

MITSUBISHI 1999 SEMICONDUCTORS

SINGLE-CHIP 8-BIT MICROCOMPUTERS


HR BOX





MITSUBISHI 1000 SEMICONDUCTORS

SINGLE-CHIP 8-BIT MICROCOMPUTERS






All values shown in this catalogue are subject to change for product improvement.

The information, diagrams and all other data included herein are believed to be correct and reliable. However, no responsibility is assumed by Mitsubishi Electric Corporation for their use, nor for any infringements of patents or other rights belonging to third parties which may result from their use.

1	GUIDANCE
2	SERIES MELPS 740 SINGLE-CHIP 8-BIT MICROCOMPUTERS
3	EXTENDED OPERATING TEMPERATURE VERSION OF MICROCOMPUTERS
4	PIGGYBACK TYPE MICROCOMPUTERS
5	BUILT-IN EPROM TYPE MICROCOMPUTERS
6	APPENDICES



MITSUBISHI MICROCOMPUTERS CONTENTS

GUIDANCE		
Index by Function ·····		1—3
Development Support Systems		·····1—7
Package Outlines ·····		1-12
	ers	
Symbology ······		·····1—25
Quality Assurance and Reliability Testing		·····1—28
2 SERIES MELPS 740 SING	ALE CHIE & DIT MICHOCOMPLITEDS	
M50740A-XXXSP/FP, M50741-XXXSP/FF	LE-CHIP 8-BIT MICROCOMPUTERS	
moor for word fir, moor in waxen fir	Single-Chip 8-Bit CMOS Microcomputer	2—3
M50742-XXXSP/FP, M50708-XXXSP/FP	Single-Chip 8-Bit CMOS Microcomputer	
M50743-XXXSP/FP	Single-Chip 8-Bit CMOS Microcomputer	
M50744-XXXSP/FP, M50746-XXXSP/FP	Single-Chip 8-Bit CMOS Microcomputer · · · · · · · · · · · · · · · · · · ·	
M50745-XXXSP/FP	Single-Chip 8-Bit CMOS Microcomputer	
M50747-XXXSP/FP	Single-Chip 8-Bit CMOS Microcomputer · · · · · · · · · · · · · · · · · · ·	
M50747H-XXXSP/FP	Single-Chip 8-Bit CMOS Microcomputer ······	
M50752-XXXSP, M50757-XXXSP, M5075		
	Single-Chip 8-Bit CMOS Microcomputer · · · · · · · · · · · · · · · · · · ·	2—175
M50753-XXXSP/FP	Single-Chip 8-Bit CMOS Microcomputer	
M50754-XXXSP/FP/GP, M50954-XXXSP/		
	Single-Chip 8-Bit CMOS Microcomputer · · · · · · · · · · · · · · · · · · ·	2-228
M50930-XXXFP, M50931-XXXFP, M50933	2-XXXFP	
	Single-Chip 8-Bit CMOS Microcomputer	2—265
M50940-XXXSP/FP, M50941-XXXSP/FP	Single-Chip 8-Bit CMOS Microcomputer	2—300
M50943-XXXSP/FP	Single-Chip 8-Bit CMOS Microcomputer	2—334
M50944-XXXSP/FP	Single-Chip 8-Bit CMOS Microcomputer	2-364
M50950-XXXSP, M50951-XXXSP	Single-Chip 8-Bit CMOS Microcomputer · · · · · · · · · · · · · · · · · · ·	2-400
M50957-XXXSP/FP, M50959-XXXSP/FP	Single-Chip 8-Bit CMOS Microcomputer · · · · · · · · · · · · · · · · · · ·	2-433
M50964-XXXSP/FP, M50963-XXXSP/FP	Single-Chip 8-Bit CMOS Microcomputer ·····	2-472
M37410M3-XXXFP, M37410M4-XXXFP	Single-Chip 8-Bit CMOS Microcomputer ·····	2-503
M37415M4-XXXFP	Single-Chip 8-Bit CMOS Microcomputer ·····	2-534
M37450M2-XXXSP/FP, M37450M4-XXXS	P/FP, M37450M8-XXXSP/FP	
	Single-Chip 8-Bit CMOS Microcomputer · · · · · · · · · · · · · · · · · · ·	2—565
M37450S1SP/FP, M37450S2SP/FP, M374	50S4SP/FP	
	8-Bit CMOS Microcomputer	
M50734SP/FP	8-Bit CMOS Microcomputer	
M50734SP-10	8-Bit CMOS Microcomputer·····	
	98 ····	
Series MELPS 740 Machine Instructions ·		2-686



3 EXTENDED OF	PERATING TEN	/PERATURE	VERSION	OF MICRO	COMPUTERS
M50744T-XXXSP	Extended Operating T				
M50747T-XXXSP	Extended Operating T	emperature Version	of M50747-XXXSF	3	3—7
M50753T-XXXSP	Extended Operating 1	emperature Version	of M50753-XXXSF	· >	3—11
M50930T-XXXFP	Extended Operating 1	emperature Version	of M50930-XXXFF		3—18
	, ,	·			
4 PIGGYBACK		COMPUTER			
M50740-PGYS	Piggyback for M50740	DA-XXXSP, M50741-	XXXSP		·····4—3
M50742-PGYS	Piggyback for M50742	2-XXXSP, M50708-X	XXSP·····		4—8
M50743-PGYS					4—13
M50745-PGYS					4—18
M50752-PGYS					4—23
M50753-PGYS					4—28
M50931-PGYS	Piggyback for M50930	D-XXXFP, M50931-X	XXFP, M50932-XX	XFP	4—34
M50941-PGYS	Piggyback for M50940	D-XXXSP, M50941-X	XXSP		4—41
M50950-PGYS					4—48
M50955-PGYS	Piggyback for M5075	4-XXXSP, M50954-X	XXSP, M50955-XX	XSP	4—54
M50964-PGYS	Piggyback for M5096	4-XXXSP, M50963-X	XXSP		·····4—60
M37450PSS	Piggyback for M37450	0M2-XXXSP, M3745	0M4-XXXSP, M374	50M8-XXXSP····	4—66
M37450PFS	Piggyback for M3745	0M2-XXXFP, M3745	0M4-XXXFP, M374	50M8-XXXFP ····	·····4—72
	•				
5 BUILT-IN EPF	ROM TYPE M	MICROCOMP			•
M50746E-XXXSP/FP	, M50746ES/EFS				·····5—3
M50747E-XXXSP/FP	, M50747ES/EFS				·····5—18
M50944E-XXXSP/FP	, M50944ES				5—32
M50957E-XXXSP, M	50957ES				·····5—47
M50963E-XXXSP/FF	, M50963ES/EFS	EPROM Version of	f M50963-XXXSP/	FP	5—57
M37410E6-XXXFP		EPROM Version of	of M37410M3-XXXF	P, M37410M4-XX	XFP5—72
M37450E4-XXXSP/F	P, M37450E4SS/FS	EPROM Version of	of M37450M4-XXXS	SP/FP	5—81
			•		
6 APPENDICES					•
Series MELPS 740 M	lask ROM Ordering N	Method ·····			6—3
Series MELPS 8-48 a	and MELPS 8-41 Mas	k ROM Ordering	Method		6—61
Mark specification fo	rm · · · · · · · · · · · · · · · · · · ·		•••••		6—65

Contact Addresses for Further Information



GUIDANCE 1



				Electric	al charac	teristics		1
			Supply	Тур.	Min.	Max.		
Туре	Circuit function and organization	Structure	voltage (V)	pwr dissipation	cycle time	fre- quency	Package	Page
			(*)	(mW)	(μs)	(MHz)		
		,						
Series MELPS 74	40 single-chip microcomputers							
M50708-XXXSP/FP	6K-Byte Mask-Prog. ROM, 128-Byte RAM, Serial I/O	C, Si	5±10%	15	2	4	64P4B/72P6	2-28
M50740A-XXXSP/FP	3K-Byte Mask-Prog. ROM, 96-Byte RAM	C, Si	5±10%	15	2	4	52P4B/50P6	2-3
M50740ASP	External ROM type, 96-Byte RAM	C, Si	5±10%	15	2	4	52P4B	2-3
M50741-XXXSP/FP	4K-Byte Mask-Prog. ROM, 96-Byte RAM	C, Si	5±10%	15	2	4	52P4B/50P6	2-3
M50742-XXXSP/FP	4K-Byte Mask-Prog. ROM, 128-Byte RAM, Serial I/O	C, Si	5±10%	15	2	4	64P4B/72P6	2-28
M50743-XXXSP/FP	4K-Byte Mask-Prog. ROM, 128-Byte RAM	C, Si	5±10%	30	1	8	64P4B/72P6	2-54
M50744-XXXSP/FP	4K-Byte Mask-Prog. ROM, 144-Byte RAM	C, Si	5±10%	15	2	4	64P4B/72P6	2-80
M50745-XXXSP/FP	6K-Byte Mask-Prog. ROM, 192-Byte RAM	C, Si	5±10%	15	2	4	64P4B/60P6	2-108
M50746-XXXSP/FP	6K-Byte Mask-Prog. ROM, 144-Byte RAM	C, Si	5±10%	15	2	4	64P4B/72P6	2-80
M50747-XXXSP/FP	8K-Byte Mask-Prog. ROM, 256-Byte RAM	C, Si	5±10%	30	1	8	64P4B/72P6	2-134
M50747H-XXXSP/FP	8K-Byte Mask-Prog. ROM, 256-Byte RAM	C, Si	5±5%	45	0.67	12	64P4B/72P6	2-164
M50752-XXXSP	4K-Byte Mask-Prog. ROM, 128-Byte RAM, High voltage port, CR oscillation type	C, Si	5±10%	15	2	4	52P4B	2-175
M50753-XXXSP/FP	6K-Byte Mask-Prog. ROM, 96-Byte RAM, 8-bit A-D converter	C, Si	5±10%	15	2	4	64P4B/60P6	2-199
M50754-XXXSP/FP/GP	6K-Byte Mask-Prog. ROM, 160-Byte RAM, PWM, High voltage port, Serial I/O	C, Si	4~5.5	20	1.90	4. 2	64P4B/72P6/ 64P6W	2-228
M50757-XXXSP	3K-Byte Mask-Prog. ROM, 96-Byte RAM, High voltage port, CR oscillation type	C, Si	5±10%	15	2	4	52P4B	2-175
M50758-XXXSP	3K-Byte Mask-Prog. ROM, 96-Byte RAM, High voltage port, Ceramic oscillation type	C, Si	5±10%	15	2	4	52P4B	2—175
M50930-XXXFP	4K-Byte Mask-Prog. ROM, 128-Byte RAM, LCD controller/driver, Serial I/O	C, Si	5±10%	20	1.86	4.3	80P6	2-265
M50931-XXXFP	4K-Byte Mask-Prog. ROM, 512-Byte RAM, LCD controller/driver, Serial I/O	C, Si	5±10%	20	1.86	4. 3	80P6	2-265
M50932-XXXFP	8K-Byte Mask-Prog. ROM, 512-Byte RAM, LCD controller/driver, Serial I/O	C, Si	5±10%	20	1.86	4.3	80P6	2-265
M50940-XXXSP/FP	4K-Byte Mask-Prog. ROM, 128-Byte RAM, 8-bit A-D converter, High voltage port, Serial I/O	C, Si	5±10%	15	2	4	64P4B/72P6	2-300
M50941-XXXSP/FP	8K-Byte Mask-Prog. ROM, 192-Byte RAM, 8-bit A-D converter, High voltage port, Serial I/O	C, Si	5±10%	15	2	4	64P4B/72P6	2-300
M50943-XXXSP/FP	8K-Byte Mask-Prog. ROM, 192-Byte RAM, 8-bit A-D converter, Serial I/O	C, Si	5±10%	30	1	8	64P4B/60P6	2-334
M50944-XXXSP/FP **	12K-Byte Mask-Prog. ROM, 192-Byte RAM, 8-bit A-D converter, Two serial I/Os	C, Si	5±10%	15	1.91	4. 19	64P4B/64P6S	2-364
M50950-XXXSP	6K-Byte Mask-Prog. ROM, 144-Byte RAM, High voltage port, Two serial I/Os	C, Si	5±10%	20	1.6	5	52P4B	2-400
M50951-XXXSP	4K-Byte Mask-Prog. ROM, 144-Byte RAM, High voltage port, Two serial I/Os	C, Si	5±10%	20	1.6	5	52P4B	2-400
M50954-XXXSP/FP/GP	8K-Byte Mask-Prog. ROM, 192-Byte RAM, PWM, High voltage port, Serial I/O	C, Si	4~5.5	20	1.90	4.2	64P4B/72P6/ 64P6W	2-228
M50955-XXXSP/FP/GP	10K-Byte Mask-Prog. ROM, 192-Byte RAM, PWM, High voltage port, Serial I/O	C, Si	4~5.5	20	1.90	4.2	64P4B/72P6/ 64P6W	2-228
M50957-XXXSP/FP	10K-Byte Mask-Prog. ROM, 256-Byte RAM, PWM, High voltage port, 4-bit comparator, Serial I/O	C, Si	4~5.5	20	1.90	4.2	64P4B/72P6	2—433
M50959-XXXSP/FP	16K-Byte Mask-Prog. ROM, 256-Byte RAM, PWM, High voltage port, 4-bit comparator Serial I/O	C, Si	4~5.5	20	1.90	4.2	64P4B/72P6	2—433
M50963-XXXSP/FP	10K-Byte Mask-Prog. ROM, 160-Byte RAM, 8-bit A-D converter, 5-bit D-A converter PWM, Serial I/O	C, Si	5±10%	15	2	4	64P4B/72P6	2—472
M50964-XXXSP/FP	6K-Byte Mask-Prog. ROM, 160-Byte RAM, 8-bit A-D converter, 5-bit D-A converter PWM, Serial I/O	C, Si	5±10%	15	2	4.	64P4B/72P6	2-472

					Electrica	al charac	teristics	<u> </u>	
Туре		Circuit function and organization		Supply voltage (V)	Typ. pwr dissipation (mW)	Min. cycle	Max. fre- quency (MHz)	Package	Page
M37410M3-XXXFP	**	6K-Byte Mask-Prog. ROM, 192-Byte RAM, Serial I/O, A-D converter, LCD controller/driver	C, Si	5±10%	30	1	8	80P6S	2-503
M37410M4-XXXFP	**	8K-Byte Mask-Prog. ROM, 256-Byte RAM	C, Si	5±10%	30	1	8	80P6S	2-503
M37415M4-XXXFP	**	8K-Byte Mask-Prog. ROM, 512-Byte RAM, LCD controller/driver, Serial I/O, DTMF generator	ator C, Si 4.5~5.5		20	2.5	3.2	80P6	2-534
M37450M2-XXXSP/FP	4K-Byte Mask-Prog. ROM, 128-Byte RAM, 8-bit A-D converter, 8-bit D-A converter, UART, DBB.3-Timer. PWM		C, Si	5±10%	30	0.8	10	64P4B/80P6	2-565
M37450M4-XXXSP/FP	*	8K-Byte Mask-Prog. ROM, 256-Byte RAM	C, Si	5±10%	30	0.8	10	64P4B/80P6	2-565
M37450M8-XXXSP/FP	*	16K-Byte Mask-Prog. ROM, 384-Byte RAM	C, Si	5±10%	30	0.8	10	64P4B/80P6	2-565
M50734SP/FP		External ROM and RAM type, 5-Timer, 8-bit A-D converter, Serial I/O	C, Si	5±10%	30	1	8	64P4B/72P6	2-625
M50734SP-10		External ROM and RAM type, 5-Timer, 8-bit A-D converter, Serial I/O	C, Si	5±10%	35	0.8	10	64P4B	2-663
M37450S1SP/FP	*	External ROM type 128-Byte RAM	C, Si	5±10%	30	0.8	10	64P4B/80P6	2-608
M37450S2SP/FP	*	External ROM type 256-Byte RAM	C, Si	5±10%	30	0.8	10	64P4B/80P6	2-608
M37450S4SP/FP	*	External ROM type 384-Byte RAM	C, Si	5±10%	30	0.8	10	64P4B/80P6	2-608

*: New product

**: Under development

I					Electric	al charac	teristics		
	Туре	Circuit function and organization	Structure	Supply voltage (V)	Typ. pwr dissipation (mW)		Max. fre- quency (MHz)	Package	Page

Extended	operating	temperature	version	Ωf	microcomputers

M50744T-XXXSP	*	4K-Byte Mask-Prog. ROM,144-Byte RAM Extended operating temperature version of M50744-XXXSP	C, Si	5±10%	15	2	4	. 64P4B	3—3
M50747T-XXXSP	*	8K-Byte Mask-Prog. ROM,256-Byte RAM Extended operating temperature version of M50747-XXXSP	C, Si	5±10%	30	1	8	64P4B	3-7
M50753T-XXXSP	*	6K-Byte Mask-Prog. ROM,96-Byte RAM Extended operating temperature version of M50753-XXXSP	C, Si	5±10%	15	2	4	64P4B	3—11
M50930T-XXXFP	*	4K-Byte Mask-Prog. ROM,128-Byte RAM Extended operating temperature version of M50930-XXXFP	C, Si	5±10%	20	1.86	4.3	80P6	3—18

■Piggyback type microcomputers (EPROM mounted type)

		-,						
M50740-PGYS	Piggyback for M50740/M50741	C, Si	5±5%	_	2	4	52S1M	4-3
M50742-PGYS	Piggyback for M50742/M50708	C, Si	5±5%	_	2	4	64S1M	4-8
M50743-PGYS	Piggyback for M50743	C, Si	5±5%	_	1	8	64S1M	4-13
M50745-PGYS	Piggyback for M50745	C, Si	5±5%	_	2	4	64S1M	4-18
M50752-PGYS	Piggyback for M50757/M50752	C, Si	5±5%	_	2	4	52S1M	4-23
M50753-PGYS	Piggyback for M50753	C, Si	5±5%	_	2	4	64S1M	4-28
M50931-PGYS	Piggyback for M50930/M50931/M50932	C, Si	5±5%	_	2	4	80S6M	4-34
M50941-PGYS	Piggyback for M50940/M50941	C, Si	5±5%	_	2	4	64S1M	4-41
M50950-PGYS	Piggyback for M50950/M50951	C, Si	5±5%	_	1.6	5	52S1M	4-48
M50955-PGYS	Piggyback for M50754/M50954/M50955	C, Si	5±5%	_	1.9	4.2	64S1M	4-54
M50964-PGYS	Piggyback for M50964/M50963	C, Si	5±5%	_	2	4	64S1M	4-60
M37450PSS	Piggyback for M37450M2/M4/M8-XXXSP	C, Si	5±5%	_	0.8	10	64S1M	4-66
M37450PFS	★ Piggyback for M37450M2/M4/M8-XXXFP	C, Si	5±5%	_	0.8	10	80S6M	4-72

■Built-in EPROM type microcomputers

M50944ES ** EPROM version of M50944-XXXSP C, Si 5±5% 15 2 4 64S1B 5—32 M50957E-XXXSP ** One time programmable version of M50957- C, Si 5±5% 20 1.9 4.2 64P4B 5—47 M50957ES ** EPROM version of M50957-XXXSP C, Si 5±5% 20 1.9 4.2 64S1B 5—47 M50963E-XXXSP/FP One time programmable version of M50963- XXXSP/FP C, Si 5±5% 15 2 4 64P4B/72P6 5—57 M50963ES/EFS EPROM version of M50963-XXXSP/FP C, Si 5±5% 15 2 4 64S1B/72P6 5—57										
M50747E-XXXSP/FP One time programmable version of M50747- C, Si 5±5% 30 1 8 64P4B/72P6 5—18 M50747ES/EFS EPROM version of M50747-XXXSP/FP C, Si 5±5% 30 1 8 64S1B/72S6 5—18 M50944E-XXXSP/FP ** Cone time programmable version of M50944- XXXSP/FP C, Si 5±5% 15 2 4 64P4B/64P6S 5—32 M50944ES ** EPROM version of M50944-XXXSP C, Si 5±5% 15 2 4 64P4B/64P6S 5—32 M50957E-XXXSP ** EPROM version of M50944-XXXSP C, Si 5±5% 20 1.9 4.2 64P4B 5—47 M50957ES ** EPROM version of M50957-XXXSP C, Si 5±5% 20 1.9 4.2 64P4B 5—47 M50963E-XXXSP/FP One time programmable version of M50963-XXXSP/FP C, Si 5±5% 15 2 4 64P4B/72P6 5—57 M37410E6-XXXFP ** One time programmable version of M37450M4-XXXSP/FP C, Si 5±5%	M50746E-XXXSP/FI	P		C, Si	5±5%	15	2	4	64P4B/72P6	5-3
M50747E-XXXSP/FP XXXSP/FP XXXSP/FP C, Si 5±5% 30 1 8 64P4B/72P6 5-18 M50747ES/EFS EPROM version of M50747-XXXSP/FP C, Si 5±5% 30 1 8 64S1B/72S6 5-18 M50944E-XXXSP/FP ** One time programmable version of M50944-XXXSP C, Si 5±5% 15 2 4 64P4B/64P6S 5-32 M50944ES ** EPROM version of M50944-XXXSP C, Si 5±5% 15 2 4 64P4B 5-32 M50957E-XXXSP ** One time programmable version of M50957-XXXSP C, Si 5±5% 20 1.9 4.2 64P4B 5-47 M50957ES ** EPROM version of M50957-XXXSP C, Si 5±5% 20 1.9 4.2 64P4B 5-47 M50963E-XXXSP/FP One time programmable version of M50963-XXXSP/FP C, Si 5±5% 15 2 4 64P4B/72P6 5-57 M37410E6-XXXFP ** One time programmable version of M37450M4-XXXSP/FP C, Si <td< td=""><td>M50746ES/EFS</td><td></td><td>EPROM version of M50746-XXXSP/FP</td><td>C, Si</td><td>5±5%</td><td>15</td><td>2</td><td>4</td><td>64S1B/72S6</td><td>5-3</td></td<>	M50746ES/EFS		EPROM version of M50746-XXXSP/FP	C, Si	5±5%	15	2	4	64S1B/72S6	5-3
M50944E-XXXSP/FP ** One time programmable version of M50944- C, Si 5±5% 15 2 4 64P4B/64P6S 5-32 M50944ES ** EPROM version of M50944-XXXSP C, Si 5±5% 15 2 4 64P4B/64P6S 5-32 M50957E-XXXSP ** Cone time programmable version of M50957- C, Si 5±5% 15 2 4 64P4B 5-47 M50957ES ** EPROM version of M50957-XXXSP C, Si 5±5% 20 1.9 4.2 64P4B 5-47 M50963E-XXXSP/FP One time programmable version of M50963-XXXSP/FP C, Si 5±5% 15 2 4 64P4B/72P6 5-57 M50963ES/EFS EPROM version of M50963-XXXSP/FP C, Si 5±5% 15 2 4 64P4B/72P6 5-57 M37410E6-XXXFP ** One time programmable version of M37410M4-XXXSP/FP C, Si 5±5% 30 1 8 80P6S 5-72 M37450E4-XXXSP/FP ** One time programmable version of M37450M4-XXXSP/FP C, Si 5±5% <td>M50747E-XXXSP/FI</td> <td>P</td> <td></td> <td>C, Si</td> <td>5±5%</td> <td>30</td> <td>1</td> <td>8</td> <td>64P4B/72P6</td> <td>5—18</td>	M50747E-XXXSP/FI	P		C, Si	5±5%	30	1	8	64P4B/72P6	5—18
M50944E-XXSP/FP XXXXSP/FP C, SI 5±5% 15 2 4 64P4B/64P6S 5-32 M50944ES ** EPROM version of M50944-XXXSP C, Si 5±5% 15 2 4 64S1B 5-32 M50957E-XXXSP ** C, Si 5±5% 20 1.9 4.2 64P4B 5-47 M50957ES ** EPROM version of M50957-XXXSP C, Si 5±5% 20 1.9 4.2 64S1B 5-47 M50963E-XXXSP/FP One time programmable version of M50963-XXXSP/FP C, Si 5±5% 15 2 4 64P4B/72P6 5-57 M37410E6-XXXFP * C, Si 5±5% 15 2 4 64S1B/72P6 5-57 M37450E4-XXXSP/FP * C, Si 5±5% 30 1 8 80P6S 5-72 M37450M4-XXXSP/FP C, Si 5±5% 30 0.8 10 64P4B/80P6 5-81	M50747ES/EFS		EPROM version of M50747-XXXSP/FP	C, Si	5±5%	30	1	. 8	64S1B/72S6	5—18
M50957E-XXXSP ** One time programmable version of M50957- M50957- M50957ES C, Si 5±5% 20 1.9 4.2 64P4B 5-47 M50957ES ** EPROM version of M50957-XXXSP C, Si 5±5% 20 1.9 4.2 64P4B 5-47 M50963E-XXXSP/FP One time programmable version of M50963-XXXSP/FP C, Si 5±5% 15 2 4 64P4B/72P6 5-57 M50963ES/EFS EPROM version of M50963-XXXSP/FP C, Si 5±5% 15 2 4 64S1B/72P6 5-57 M37410E6-XXXFP ** One time programmable version of M37410M4-XXXFP C, Si 5±5% 30 1 8 80P6S 5-72 M37450E4-XXXSP/FP One time programmable version of M37450M4-XXXSP/FP C, Si 5±5% 30 0.8 10 64P4B/80P6 5-81	M50944E-XXXSP/FP	**		C, Si	5±5%	15	2	4	64P4B/64P6S	5-32
M50957ES ** EPROM version of M50957-XXXSP C, Si 5±5% 20 1.9 4.2 64P4B 5-47 M50963E-XXXSP/FP ** EPROM version of M50957-XXXSP C, Si 5±5% 20 1.9 4.2 64S1B 5-47 M50963E-XXXSP/FP One time programmable version of M50963-XXXSP/FP C, Si 5±5% 15 2 4 64P4B/72P6 5-57 M37410E6-XXXFP ** One time programmable version of M37410M4-XXXFP C, Si 5±5% 30 1 8 80P6S 5-72 M37450E4-XXXSP/FP * One time programmable version of M37450M4-XXXSP/FP C, Si 5±5% 30 0.8 10 64P4B/80P6 5-81	M50944ES	**	EPROM version of M50944-XXXSP	C, Si	5±5%	15	2	4	64S1B	5-32
M50963E-XXXSP/FP One time programmable version of M50963- XXXSP C, Si 5±5% 15 2 4 64P4B/72P6 5-57 M50963ES/EFS EPROM version of M50963-XXXSP/FP C, Si 5±5% 15 2 4 64S1B/72P6 5-57 M37410E6-XXXFP ** M37410M4-XXXFP C, Si 5±5% 30 1 8 80P6S 5-72 M37450E4-XXXSP/FP * One time programmable version of M37450M4-XXXSP/FP C, Si 5±5% 30 0.8 10 64P4B/80P6 5-81	M50957E-XXXSP	**		C, Si	5±5%	20	1.9	4.2	64P4B	5-47
M37410E6-XXXSP/FP XXXSP C, Si 5±5% 15 2 4 64P4B/72P6 5-57 M37410E6-XXXFP EPROM version of M50963-XXXSP/FP C, Si 5±5% 15 2 4 64S1B/72P6 5-57 M37410E6-XXXFP ** One time programmable version of M37410M4-XXXFP C, Si 5±5% 30 1 8 80P6S 5-72 M37450E4-XXXSP/FP * One time programmable version of M37450M4-XXXSP/FP C, Si 5±5% 30 0.8 10 64P4B/80P6 5-81	M50957ES	**	EPROM version of M50957-XXXSP	C, Si	5±5%	20	1.9	4.2	64S1B	5-47
M37410E6-XXXFP ** One time programmable version of M37410M4-XXXFP C, Si 5±5% 30 1 8 80P6S 5-72 M37450E4-XXXSP/FP * One time programmable version of M37450M4-XXXSP/FP C, Si 5±5% 30 0.8 10 64P4B/80P6 5-81	M50963E-XXXSP/FI	Р		C, Si	5±5%	15	2	4	64P4B/72P6	5-57
M37410E6-XXXFP	M50963ES/EFS		EPROM version of M50963-XXXSP/FP	C, Si	5±5%	15	2	4	64S1B/72P6	5-57
M37450M4-XXXSP/FP C, SI 5±5% 30 0.8 10 64P4B/80P6 5-81	M37410E6-XXXFP	**		C, Si	5±5%	30	1	8	80P6S	5-72
M37450E4SS/FS ★ EPROM version of M37450M4-XXXSP/FP C, Si 5±5% 30 0.8 10 64S1B/80S6 5—81	M37450E4-XXXSP/FP	*		C, Si	5±5%	30	0.8	10	64P4B/80P6	5—81
	M37450E4SS/FS	*	EPROM version of M37450M4-XXXSP/FP	C, Si	5±5%	30	0.8	10	64S1B/80S6	5-81

^{*:} New product **: Under development



	,			Electric	al charac	teristics		
Туре	Circuit function and organization	Structure	Supply voltage (V)	Typ. pwr dissipation (mW)		Max. fre- quency (MHz)	Package	Remarks

■ Sorios	MELDS	Ω_//Ω	R-hit	microcomputer
Series	MELPS	8-48	D-DIT	microcomputer

Series MELPS	8-48 8-bit microcomputer							
M5L8048-XXXP	1K-Byte Mask-Prog. ROM, 64-Byte RAM	N,Si,ED	5±10%	325	-2.5	6	40P4	Note 2
M5L8035LP	External ROM type, 64-Byte RAM	N,Si,ED	5±10%	325	2.5	6	40P4	Note 2
M5L8049-XXXP M5L8049-XXXP-6	2K-Byte Mask-Prog. ROM, 128-Byte RAM	N,Si,ED	5±10%	500 500	1.36 2.5	11 6	40P4 .	Note 2
M5L8039P-11 M5L8039P-6	External ROM type, 128-Byte RAM	N,Si,ED	5±10%	500 500	1.36 2.5	11 6	40P4	Note 2
M5L8049H1-XXXP	2K-Byte Mask-Prog. ROM, 128-Byte RAM	N,Si,ED	5±10%	350	1.07	14	40P4	Note 2
M5L8039HLP-14	External ROM type, 128-Byte RAM	N,Si,ED	5±10%	350	1.07	14	40P4	Note 2
M5M80C49A-XXXP M5M80C49H-XXXP	2K-Byte Mask-Prog. ROM, 128-Byte RAM	C,Si	5±10%	25	1.36	11	40P4	Note 2
M5M80C39AP M5M80C39HP	External ROM type, 128-Byte RAM	C,Si	5±10%	25	1.36	11	40P4	Note 2
M5MC49A-XXXFP M5MC49H-XXXFP	2K-Byte Mask-Prog. ROM, 128-Byte RAM	C,Si	5±10%	25	1.36	11	42P6	Note 2
M5M8050H-XXXP	4K-Byte Mask-Prog. ROM, 256-Byte RAM	N,Si,ED	5±10%	350	1.36	11	40P4	Note 2
M5M8040HP	External ROM type, 256-Byte RAM	N,Si,ED	5±10%	350	1.36	11	40P4	Note 2
M5M8050L-XXXP	4K-Byte Mask-Prog. ROM, 256-Byte RAM	N,Si,ED	5±10%	250	2.5	6	40P4	Note 2
M5M8040LP	External ROM type, 256-Byte RAM	N,Si,ED	5±10%	250	2.5	6	40P4	Note 2

■Series MELPS 8-41 8-bit microcomputer

M5L8041A-XXXP	Universal peripheral interface 1K-Byte Mask-Prog. ROM, 64-Byte RAM	N,Si,ED	5±10%	300	2.5	6	40P4	Note 2
M5L8041AH-XXXP	Universal peripheral interface 1K-Byte Mask-Prog. ROM, 64-Byte RAM	N,Si,ED	5±10%	450	1. 25	12	40P4	Note 2
M5L8042-XXXP	Universal peripheral interface 2K-Byte Mask-Prog. ROM, 128-Byte RAM	N,Si,ED	5±10%	450	1.25	12	40P4	Note 2

LSIs for pheripheral circuit

M50790SP	I/O Expander(CE = low active)	C,AI	4~14	_	_	_	52P4B	Note 3
M50791SP	I/O Expander(CE = low active)	C,AI	4~11		_	_	52P4B	Note 3
M5L8243P	I/O Expander	N,Si,ED	5±10%	_	_	_	24P4	Note 2
M5M82C43P	I/O Expander	C,Si	5±10%	_	_		24P4	Note 2
M5M82C43FP	I/O Expander	C,Si	5±10%	_	. —	_	24P2W	Note 2

Note 1. Al=Aluminum gate. C=CMOS. ED=Enhancement depletion mode. N=N-channel. Si=Silicon gate

Note 2. Refor to 1987 MITSUBISHI SEMICONDUCTORS SINGLE-CHIP 8-BIT MICROCOMPUTERS Vol. 2.

Note 3. Refor to 1986 MITSUBISHI SEMICONDUCTORS SINGLE-CHIP 8-BIT MICROCOMPUTERS.



DEVELOPMENT SUPPORT SYSTEMS

Development support systems

	Development support systems	Host machine	Assembler		Debugging machine		Evaluation board
Туре		nost macinile	Assemble	Main unit	Option board	Software	or piggyback
	M50740A-XXXSP/FP					,	
	M50741-XXXSP/FP				PCA4040		M50740-PGYS
	M50740ASP	1				00.7745	
	M50742-XXXSP/FP	1		•		SDT745	
	M50708-XXXSP/FP				PCA4042		M50742-PGYS
		1			PCA4043		
	M50743-XXXSP/FP	1			PAC4043R	RTT745	M50743-PGYS
	M50744-XXXSP/FP	1					
	M50744T-XXXSP				PCA4044G02	SDT745	M50746E-XXXSP/FP
	M50746-XXXSP/FP						(Note 1
	M50746E-XXXSP/FP				DO 4 40 4 4 D 0 0 0	DTT745	M50746ES/EFS
	M50746ES/EFS				PCA4044RG02	RTT745	
		1			PCA4045	SDT745	
	M50745-XXXSP/FP				PCA4045R	RTT745	M50745-PGYS
	M50747-XXXSP/FP	1				1111740	
	M50747H-XXXSP/FP				PCA4047G02	SDT745	M50747E-XXXSP/FP
	M50747H-XXXSP/FP	1			PCA4047XG02*		(Note 1
					PCA4047RG02*		M50747ES/EFS
	M50747E-XXXSP/FP	1			PCA4047XRG02*	RTT745	WISU141ES/EFS
	M50747ES/EFS	,					
	M50752-XXXSP						
	M50757-XXXSP		1		PCA4057		M50752-PGYS
	M50758-XXXSP					CDT74E	
	M50753-XXXSP/FP	*			PCA4053	SDT745	M50753-PGYS
	M50753T-XXXSP				1 6711666		(Note 1
	M50754-XXXSP/FP/GP				PCA4054G02		
	M50954-XXXSP/FP/GP						M50955-PGYS
	M50955-XXXSP/FP/GP				PCA4054RG02	RTT745	
	M50957-XXXSP/FP				PCA4054RG02		M50957E-XXXSP/FP
01400	M50957E-XXXSP	40 54	ĺ		(Reconstruct by order)	SDT745	
CMOS	M50957ES	16-bit	ASM745		PCA4054RG02		M50957ES
8-bit	M50959-XXXSP/FP	personal	RASM745	PC4000E	(Reconstruct by order)	RTT745	
Series	M50930-XXXFP	computer	SAMS745*	•			
MELPS 740	M50930T-XXXFP	(MS-DOS)			PCA4093	SDT745	
	M50931-XXXFP	(Note 2)					M50931-PGYS
	M50932-XXXFP				PCA4093R	RTT745	(Note 1
	M50940-XXXSP/FP	1	[PCA4094	SDT745	
	M50941-XXXSP/FP				PCA4094R	RTT745	M50941-PGYS
	M50943-XXXSP/FP	-			PCA4033	1111140	PCA4333G02*
	M50944-XXXSP/FP	1			1 0/4000		M50944E-XXXSP/FP*
					PCA7044**		M50944ES**
	M50944E-XXXSP/FP	-				CDT74E	WI30944E3
	M50950-XXXSP				PCA4095	SDT745	M50950-PGYS
	M50951-XXXSP	-	}				· · · · · · · · · · · · · · · · · · ·
	M50964-XXXSP/FP				PCA4064*		M50963E-XXXSP/FP
	M50963-XXXSP/FP						M50963ES/EFS
	M50963E-XXXSP/FP				PCA4064R*	RTT745	M50964PGYS
	M50963ES/EFS				T GITTIGG III		
	M37410M3-XXXFP						
	M37410M4-XXXFP				M37410T-OPT**		M37410E6-XXXFP**
	M37410E6-XXXFP		'				
	M37415M4-XXXFP		[M37415T-OPT**	SDT745	
	M37450M2-XXXSP/FP					SDT745	
	M37450M4-XXXSP/FP				M37450T-OPT*		M07450D00450
	M37450M8-XXXSP/FP				M37450TX-OPT*		M37450PSS/FS
	M37450S1SP/FP						
	M37450S2SP/FP		·	*			M37450E4-XXXSP/F
	M37450S4SP/FP				M37450T-RTT*		
	M37450E4-XXXSP/FP				M37450TX-RTT*	RTT745	M37450E4SS/FS
	ļ.				WIO7 4301 A-1111		1
	M37450E4SS/FS	1					
	M50734SP/FP	i			PCA4034G02*	SDT745	

^{★:} Evaluation board ★New product ★★Under development

⁽Note 2) MS-DOS[®] is a registered trade-mark of Microsoft[®] Inc.



⁽Note 1) Notes on the operation temperature range when used for extended operating temperature version.

DEVELOPMENT SUPPORT SYSTEMS

Program writing adapter for EPROM version

MELPS 740 EPROM version	Program writing adapter		
microcomputers	for EPROM version		
M50746E-XXXSP	13. 2		
M50746ES	1		
M50747E-XXXSP			
M50747ES	PCA4700G02		
M50963E-XXXSP			
M50963ES			
M50746E-XXXFP	1.		
M50746EFS	1		
M50747E-XXXFP	BO 4 4704 OOO		
M50747EFS	PCA4701G02		
M50963E-XXXFP	1		
M50963EFS			
M50944E-XXXFP	PCA4714*		
M50957E-XXXSP	DC 44702		
M50957ES	PCA4703		
M37450E4-XXXSP	PCA4710		
M37450E4SS	PCA4710		
M37450E4-XXXFP	DCA4711		
M37450E4FS	PCA4711		
M37410E6-XXXFP	PCA4705*		


^{★:} New product

MITSUBISHI MICROCOMPUTERS ORDERING INFORMATION

FUNCTION CODE


Mitsubisi integrated circuits may be ordered using the following simplified alphanumeric type-codes which define the function of the IC/LSIs and the package style.

1. Mitsubishi Original Producs






MITSUBISHI MICROCOMPUTERS ORDERING INFORMATION



ORDERING INFORMATION


2. PACKAGE CODE


Package style may be specified by using the following simplified alphanumeric code.





Special-purpose secondary codes describing outline are included as necessary. For details, contact your sales representative.


MITSUBISHI MICROCOMPUTERS PACKAGE OUTLINES



















PACKAGE OUTLINES

































MITSUBISHI MICROCOMPUTERS PACKAGE OUTLINES



LETTER SYMBOLS FOR THE DYNAMIC PARAMETERS

1. INTRODUCTION

A system of letter symbols to be used to represent the dynamic parameters of intergrated circuit memories and other sequential circuits especially for single-chip microcomputers, microprocessors and LSIs for peripheral circuits has been discussed internationally in the TC47 of the International Electrotechnical Committee (IEC). Finally the IEC has decided on the meeting of TC47 in February 1980 that this system of letter symbols will be a Central Office document and circulated to all countries to vote which means this system of letter symbols will be a international standard

The system is applied in this LSI data book for the new products only. Future editions of this data book will be applied this system. The IEC document which describes "Letter symbols for dynamic parameters of sequential integrated circuits, including memories" is introduced below. In this data book, the dynamic parameters in the IEC document are applied to timing requirements and switching characteristics.

2. LETTER SYMBOLS

The system of letter symbols outlined in this document enables symbols to be generated for the dynamic parameters of complex sequential circuits, including memories, and also allows these symbols to be abbreviated to simple mnemonic symbols when no ambiguity is likely to arise

2.1. General Form

The dynamic parameters are represented by the general symbol of the form:-

t_{A(BC-DC)}F(1)

where:

Subscript A indicates the type of dynamic parameter being represented, for example; cycle time, setup time, enable time, etc.

Subscript B indicates the name of the signal or terminal for which a change of state or level (or establishment of a state or level) constitutes a signal event assumed to occur first, that is, at the beginning of the time interval. If this event actually occurs last, that is, at the end of the time interval, the value of the time interval is negative.

Subscript C indicates the direction of the transition and/or the final state or level of the signal represented by B. When two letters are used, the initial state or level is also indicated.

Subscript D indicates the name of the signal or terminal for which a change of state or level (or establishment of a state or level) constitutes a signal event assumed to occur last, that is, at the end of the time interval. If this event actually occurs first, that is, at the beginning of the time interval, the

Subscript E indicates the direction of the transition and/or the final state or level of the signal represented by D. When two letters are used, the initial state or level is also indicated

value of the time interval is negative.

Subscript F indicates additional information such as mode of operation, test conditions, etc.

Note 1: Subscripts A to F may each consists of one or more letters.

- 2: Subscripts D and E are not used for transition times
 - 3: The "-" in the symbol (1) above is used to indicate "to", hence the symbol represents the time interval from signal event B occurring to signal event D occurring, and it is important to note that this convention is used for all dynamic parameters including hold times. Where no misunderstanding can occur the hyphen may be omitted.

2.2. Abbreviated Form

The general symbol given above may be abbreviated when no misunderstanding is likely to arise. For example to:

t_{A(B-D)}

or tA(B)

or tA(D) - often used for hold times

or tag - no brackets are used in this case

or ta

or t_{BC-DE} - often used for unclassified time

2.3. Allocation of Subscripts

In allocating letter symbols for the subscripts, the most commonly used subscripts are given single letters where practicable and those less commonly used are designated by up to three letters. As far as possible, some form of mnemonic representation is used. Longer letter symbols may be used for specialised signals or terminals if this aids understanding.

3. SUBSCRIPT A (For Type of Dynamic Parameter

The subscript A represents the type of dynamic parameter to be designated by the symbol and, for memories, the parameters may be divided into two classes:

 a) those that are timing requirements for the memory and



LETTER SYMBOLS FOR THE DYNAMIC PARAMETERS

b) those that are characteristics of the memory. The letter symbols so far proposed for memory circuits are listed in sub-clauses 3.1 and 3.2 below.

All subscripts A should be in lower-case

3.1. Timing Requirements

The letter symbols for the timing requirements of semiconductor memories are as follows:

Term	Subscript
Cycle time	С
Time interval between two signal events	d
Fall time	f
Hold time	h
Precharging time	рс
Rise time	r ·
Recovery time	rec
Refresh time interval	rf
Setup time	su
Transition time	t
Pulse duration (width)	w

3.2. Characteristics

The letter symbols for the dynamic characteristics of semiconductor memories are as follows:

Characteristic	Subscript
Access time	a ,
Disable time	dis
Enable time	en
Propagation time	Р
Recovery time	rec
Transition time	Т
Valid time	V

Note: Recovery time for use as a characteristic is limited to sense recovery time

4. SUBSCRIPTS B AND D (For Signal Name or Terminal Name)

The letter symbols for the signal name or the name of the terminal are as given below.

All subscripts B and D should be in upper-case.

Signal or terminal	Subscript
Address	Α
Clock	C
Column address	CA
Column address strobe	CAS
Data input	D
Data input/output	DΩ
Chip enable	Ε .

Erasure	ER
Output enable	G
Program	PR
Data output	Q
Read	R
Row address	RA
Row address strobe	RAS
Refresh	RF
Read/Write	RW
Chip select	S
Write (write enable)	W

- Note 1: In the letter symbols for time intervals, bars over the subscripts, for example CAS, should not be used
 - 2: It should be noted, when further letter symbols are chosen, that the subscript should not end with H. K. V. X. or 7. (See clause 5)
 - 3: If the same terminal, or signal, can be used for two functions (for example Data input/output, Read/Write) the waveform should be labelled with the dual function, if appropriate, but the symbols for the dynamic parameters should include only that part of the subscript relevant to the parameter.

5. SUBSCRIPTS C AND E (For Transition of Signal)

The following symbols are used to represent the level or state of a signal:

Transition of signal	Subscript
High logic level	Н
Low logic level	L
Valid steady-state level (either low or high)	V
Unknown, changing, or 'don't care' level	X
High-impedance state of three-state output	7

The direction of transition is expressed by two letters. the direction being from the state represented by the first letter to that represented by the second letter, with the letters being as given above.

When no misunderstanding can occur, the first letter may be omitted to give an abbreviated symbol for subscripts C and E as indicated below.

All subscripts C and E should be in upper-case.

	Subscrip		
Examples	Full	Abbreviated	
Transition from high level to low level	HL	L	
Transition from low level to high level	LĦ	н	
Transition from unknown or changing state to valid state	×V	V .	
Transition from valid state to unknown or changing state	vx	x	
Transition from high-impedance state to valid state	zv	V	
Note: Since subscripts C and E may be abbreviated, a may contain an indeterminate number of letter			

LETTER SYMBOLS FOR THE DYNAMIC PARAMETERS

6. SUBSCRIPT F (For Additional Information)

If necessary, subscript F is used to represent any additional qualification of the parameter such as mode of operation, test conditions, etc. The letter symbols for subscript F are given below.

Subscript F should be in upper-case.

Modes of operation	Subscript
Power-down	PD
Page-mode read	PGR
Page-mode write	PGW
Read	R
Refresh	· RF
Read-modify-write	RMW
Read-write	RW
Write	W



FOR DIGITAL INTEGRATED CIRCUITS

New symbol	Former symbol	Parameter – definition		
Cı		Input capacitance		
Co		Output capacitance		
C _{I/o}		Input/output terminal capacitance		
C ₁ (φ)		Input capacitance of clock input		
σ (φ)		Frequency .		
4				
[†] (φ)		Clock frequency		
		Current—the current into an integrated circuit terminal is defined as a positive value and the current out of a terminal is defined as a negative value		
I _{BB}		Supply current from V _{BB}		
I _{BB} (AV)		Average supply current from V _{BB}		
lcc		Supply current from Vcc		
CC(AV)		Avarage supply current from Vcc		
CC(PD)		Power-down supply current from Vcc		
IDD		Supply current from V _{DD}		
IDD(AV)		Average supply current from V _{DD}		
IGG		Supply current from V _{GG}		
IGG(AV)		Average supply current from V _{GG}		
II ·		Input current .		
I _{IH}		High-level input current—the value of the input current when V _{OH} is applied to the input considered		
LIL		Low-level input current—the value of the input current when V _{OL} is applied to the input considered		
I _{LOAD}		Built-in resistor current		
I _{PEAK}		Peak current		
loh		High-level output current—the value of the output current when V _{OH} is applied to the output considered		
IOL		Low-level output current—the value of the output current when V _{OL} is applied to the output considered		
loz		Off-state (high-impedance state) output current—the current into an output having a three-state capability with input condition so applied that		
		it will establish according to the product specification, the off (high-impedance) state at the output		
lоzн		Off-state (high-impedance state) output current, with high-level voltage applied to the output		
lozL		Off-state (high-impedance state) output current, with low-level-voltage applied to the output		
los		Short-circuit output current		
Iss		Supply current from V _{SS}		
Pd		Power dissipation		
N_{EW}		Number of erase/write cycles		
N_{RA}		Number of read access unrefreshed		
R,	1	Input resistance		
R_L		External load resistance		
R _{OFF}		Off-state output resistance		
R _{ON}		On-state output resistance		
ta		Access time—the time interval between the application of a specified input pulse during a read cycle and the availability of valid data signal at an output		
ta(A)	ta(AD)	Address access time—the time interval between the application of an address input pulse and the availability of valid data signals at an output		
ta(CAS)		Column address strobe access time		
ta(E)	ta(CE)	Chip enable access time		
$t_{a(G)}$	ta(OE)	Output enable access time		
$t_{a(PR)}$		Data access time after program		
ta(RAS).		Row address strobe access time		
$t_{a(s)}$	ta(cs)	Chip select access time		
tc		Cycle time		
t _{cR}	t _{C(RD)}	Read cycle time—the time interval between the start of a read cylce and the start of the next cycle		
t _{CRF}	t _{C(REF)}	Refresh cycle time—the time interval between successive signals that are intended to restore the level in a dynamic memory cell to its original level		
tcPG	t _{C(PG)}	Page-mode cycle time		



New symbol	Former symbol	Parameter—definition		
		Poor modify units a valations that imprist and between the start of a pida is which the moment is read and any day in contract.		
tcrimw	I _C (RMR)	Read-modify-write cycle time—the time interval between the start of a cycle in which the memory is read and new data is entered, and the start of the next cycle		
t _{cw}	to (WD)			
t _d .	(WR)	Write cycle time—the time interval between the start of a write cycle and the start of the next cycle Delay time—the time between the specified reference points on two pulses		
$t_{d(\phi)}$		Delay time between clock pulses—e.g., symbology, delay time, clock 1 to clock 2 or clock 2 to clock 1		
td(p)		Delay time, column address strobe to row address strobe		
td (CAS-W)	td(CAS WR)	Delay time, column address strobe to write		
td (CAS-W)	-U(CAS WH)	Delay time, row address strobe to column address strobe		
td(RAS-W)	t _{d (RAS-WR)}	Delay time, row address strobe to write		
tdis(R-Q)	t _{dis(R-DA)}	Output disable time after read		
t _{dis(s)}	tpxz(cs)	Output disable time after chip select		
t _{dis(s)}	t _{PXZ(WR)}	Output disable time after write		
t _{DHL}	1 , , 2 , , , ,	High-level to low-level delay time the time interval between specified reference points on the input and on the output pulses, when the output is		
tolh		Low-level to high-level delay time going to the low (high) level and when the device is driven with a specified loading networks.		
ten(A-Q)	t _{PZV(A-DQ)}	Output enable time after address		
t _{en(R-Q)}	t _{PZV(R-DQ)}	Output enable time after read		
ten(s-o)	t _{PZX(CS-DQ)}	Output enable time after chip select		
ten(s-q)	EN(03-DQ)	Fall time		
t _h	1	Hold time—the interval of time during which a signal at a specified input terminal appears after an active fransition occurs at another specified input terminal		
t _{h (A)}	th(AD)	Address hold time		
t _{h(A-E)}	t _{h(AD-CE)}	Chip enable hold time after address		
th(A-PR)	th (AD-PRO)	Program hold time after address		
th(CAS-CA)	-ii(AD-F-110)	Column address hold time after column address strobe		
th(CAS-D)	th(CAS-DA)	Data in hold time after column address strobe		
th(CAS-Q)	th(CAS-OUT)	Data-out hold time after column address strobe		
th (CAS-RAS)	-11(0,43-001)	Row address strobe hold time after column address strobe		
th(CAS-W)	th(CAS-WR)	Write hold time after column address strobe		
t _{h(D)}	t _{h(DA)}	Data-in hold time		
t _{h(D-PR)}	th(DA-PRO)	Program hold time after data-in		
t _{h(E)}	th(CE)	Chip enable hold time		
t _{h(E-D)}	th(CE-DA)	Data-in hold time after chip enable		
th(E-G)	th(CE-OE)	Output enable hold time after chip enable		
t _{h(R)}	t _{h(RD)}	Read hold time		
th(RAS-CA)		Column address hold time after row address strobe		
th(RAS-CAS)		Column address strobe hold time after row address strobe		
th(RAS-D)	th(RAS-DA)	Data-in hold time after row address strobe		
th(RAS-W)	th(RAS-WR)	Write hold time after row address strobe		
t _{h(s)}	th(CS)	Chip select hold time		
t _{h(w)}	t _{h(WR)}	Write hold time		
th(w-cas)	th(WR-CAS)	Column address strobe hold time after write		
th(W-D)	th(WR-DA)	Data-in hold time after write		
th(w-RAS)	th(WR-RAS)	Row address hold time after write		
tpuL		High-level to low-level propagation time the time interval between specified reference points on the input and on the output pulses when the		
t _{PLH}		Low-level to high-level propagation time output is going to the low (high) level and when the device is driven and loaded by typical devices of stated type		
tr		Rise time		
t _{rec(w)}	ťwr	Write recovery time—the time interval between the termination of a write pulse and the initiation of a new cycle		
trec(PD)	t _{R(PD)}	Power-down recovery time		
t _{su}		Setup time—the time interval between the application of a signal which is maintained at a specified input terminal and a consecutive active		
		tarnsition at another specified input terminal		
t _{su(A)}	t _{SU(AD)}	Address setup time		
	L			



New symbol	Former symbol	Parameter—definition
t _{SU(A-E)}	tsu(AD-CE)	Chip enable setup time before address
t _{su(A-W)}	t _{su(AD-WR)}	Write setup time before address
t _{SU} (CA-RAS)		Row address strobe setup time before column address
t _{su(D)}	t _{su(DA)}	Data in setup time
t _{su(D-E)}	t _{SU(DA-CE)}	Chip enable setup time before data-in
t _{su(D-W)}	t _{su(DA-WR})	Write setup time before data-in
t _{su(E)}	t _{su(CE)}	Chip enable setup time
t _{su(E-P})	t _{Su(CE-P)}	Precharge setup time before chip enable
Tsu(G-E)	tsu(OE-CE)	Chip enable setup time before output enable
t _{su(P-E)}	t _{Su(P-CE)}	Chip enable setup time before precharge
t _{su(PD)}		Power-down setup time
t _{su(R)}	t _{Su(RD)}	Read setup time
tsu(R-CAS)	LSU (RA-CAS)	Column address strobe setup time before read
t _{Su (RA-CAS)}		Column address strobe setup time before row address
t _{su(s)}	t _{su(CS)}	Chip select setup time
t _{su(s-w)}	Isu(CS-WR)	Write setup time before chip select
t _{su(w)}	t _{su(WR)}	Write setup time
t _{THL}		High-level to low-level transition time the time interval between specified reference points on the edge of the output pulse when the output is going to the low (high) level and when a specified input signal is applied through a specified network and
t _{TLH}		Low-level- to high-level transition time the output is loaded by another specified network
t _{v (A)}	^t dv(AD)	Data valid time after address Data valid time after chip enable
t _{v(E)}	t _{dv(CE)}	
t _{V(E)PR}	tv(CE)PR	Data valid time after chip enable in program mode Data valid time after output enable
t _{v(G)} t _{v(PR)}	t _{v(OE)}	Data valid time after program
t _{v(S)}		Data valid time after program Data valid time after chip select
t _w	t _{v(cs)}	Pulse width (pulse duration) the time interval between specified reference points on the leading and training edges of the waveforms
t _{w(E)}	turran	Chip enable pulse width
t _{w(EH)}	tw(CE)	Chip enable high pulse width
t _{w(EL)}	tw(CEH),	Chip enable low pulse width
t _{w(PR)}	-W(EL)	Program pulse width
t _{w(R)}	t _{w(RD)}	Read pulse width
t _{w(s)}	t _{w(CS)}	Chip select pulse width
t _{w(w)}	t _{w(wR)}	Wrtie pulse width
t _{w(\$\phi\$)}	()	Clock pulse width
Та	•	Ambient temperature
Topr		Operating temperature
Tstg		Storage temperature
V _{BB}		V _{BB} supply voltage
V _{CC}		V _{CC} supply voltage
V _{DD}		V _{DD} supply voltage
V_{GG}		V _{GG} supply voltage
VI		Input voltage
VIH		High-level input voltage—the value of the permitted high-state voltage at the input
VIL		Low-level input voltage—the value of the permitted low-state voltage at the input
V _O		Output voltage
V _{OH}		High-level output voltage—the value of the guaranteed high state voltage range at the output
VoL		Low-level output voltage—the value of the guaranteed low-state voltage range at the output
Vss		V _{SS} supply voltage
I		

Note 1. These letter symbols are based on the IEC publication 148 except a part of them.



QUALITY ASSURANCE AND RELIABILITY TESTING

1 INTRODUCTION

IC & LSI have made rapid technical progress in electrical performances of high integration, high speed, and sophisticated functionality. And now they have got boundless wider applications in electronic systems and electrical appliances.

To meet the above trend of expanding utilization of IC & LSI, Mitsubishi considers that it is extremely important to supply stable quality and high reliable products to customers

Mitsubishi Electric places great emphasis on quality as a basic policy "Quality First", and has striven always to improve quality and reliability.

Mitsubishi has already developed the Quality Assurance System covering design, manufacturing, inventory and delivery for IC & LSI, and has supplied highly reliable products to customers for many years. The following articles describe the Quality Assurance System and examples of reliability control for Mitsubishi Single-chip 8-bit Microcomputer.

2. QUALITY ASSURANCE SYSTEM

The Quality Assurance System places emphasis on built-in reliability in designing and built-in quality in manufacturing. The System from development to delivery is summarized in Fig. 1.

2.1 Quality Assurance in Designing

The following steps are applied in the designing stage for a new product.

- Setting of perfomance, quality and reliability target for new product.
- (2) Discussion of performance and quality for circuit design, device structure, process, material and package.
- (3) Verification of design by CAD system to meet standardized design rule.
- (4) Functional evaluation for bread-board device to confirm electrical performance.
- (5) Reliability evaluation for TEG (Test Element Group) chip to detect basic failure mode and investigate failure mechanism.
- (6) Reliability test (In-house qualification) for new product to confirm quality and reliability target.
- (7) Decision of pre-production from the standpoint of performance, reliability, production flow/conditions, production capability, delivery and etc.

2.2 Quality Assurance in Manufacturing

Quality assurance in manufacturing is performed as follows.

- Environment control such as temperature, humidity and dust as well as deionized water and utility gases.
- (2) Maintenance and calibration control for automatized manufacturing equipments, automatic testing equipments, and measuring instruments.

- (3) Material control such as silicon wafer, lead frame, packaging material, mask and chemicals.
- (4) In-process inspections in wafer-fabrication, assembly and testing.
- (5) 100% final inspection of electrical characteristics, visual inspection and burn-in, if necessary.
- (6) Quality assurance test
 - -Electrical characteristics and visual inspection, lot by lot sampling
 - -Environment and endurance test, periodical sampling.
- (7) Inventory and shipping control, such as storage environment, date code identification, handling and ESD (Electro Static Discharge) preventive procedure.

2.3 Reliability Test

To verify the reliability of a product as described in the Mitsubishi Quality Assurance System, reliability tests are performed at three different stages in new product development, pre-production and mass-production.

At the development of a new product the reliability test plan is fixed corresponding to the quality and reliability target of each product, respectively. The test plan includes in-house qualification test and TEG evaluation, if necessary. TEG chips are designed and prepared for new device structure, new process and new material.

After the proto-type product has passed the in-house qualification test, the product advances to the pre-production. In the pre-production stage, the specific reliability tests are programmed and performed again to verify the quality of pre-production product.

In the mass production, the reliability tests are performed periodically to confirm the quality of the mass production product according to the quality assurance test program.

Table 1 shows an example of reliability test program for plastic encapsulated IC & LSI.

Table 1 TYPICAL RELIABILITY TEST PROGRAM
FOR PLASTIC ENCAPSULATED IC & LSI

Group	Test	Test condition
1	Solderability	230℃, 5sec. Rosin flux
	Soldering heat	260℃, 10sec.
2 .	Thermal shock	-55°C, 125°C, 15cycles
	Temperature cycling	-65°C, 150°C, 100cycles
3	Lead fatigue	250gr, 90°, 2arcs
	Shock	1500G, 0.5msec.
	Vibration	20G, 100~2000Hz
4		X, Y, Z direction
		4min./cycle, 4cycles/direction
	Constant acceleration	20000G, Y direction, 1 min.
. 5	Operation life	T _a =125℃, Vccmax
		1000hours
r 6	High temperature storage life	T _a =150℃, 1000hours
	High temperature and	85℃, 85%, 1000hours
. 7	high humidity	
	Pressure cooker	121℃, 100%, 100hours



QUALITY ASSURANCE AND RELIABILITY TESTING




Fig.1 FLOW CHART OF QUALITY ASSURANCE SYSTEM



2.4 Returned Product Control

When failure analysis is requested by a customer, the failed devices are returned to Mitsubishi Electric via the sales office of Mitsubishi using the form of "Analysis Request of Returned Product"

Mitsubishi provides various failure analysis equipments to analyze the returned product. A failure analysis report is

generated to the customer upon completion of the analysis. The failure analysis result enforces taking corrective action for the design, fabrication, assembly or testing of the product to improve reliability and realize lower failure rate. Fig. 2 shows the procedure of returned product control from customer.




Fig.2 PROCEDURE OF RETURNED PRODUCT CONTROL

3 RELIABILITY TEST RESULTS

The reliability test results for Mitsubishi Single-chip 8-bit Microcomputers are shown in Table 2, Table 3 and Table 4. Table 2 shows the result of endurance tests of high temparature operation life and high temperature storage life test

for representative types of Single-chip 8-bit Microcomputers, MELPS 740, MELPS 8-48, MELPS 8-41, and Peripheral LSIs

From Table 2, the combined failure rate of Mitsubishi Single-chip 8-bit Microcomputers is calculated 0.16% /1000hours at 125°C ambient temperature operation.

Table 2 ENDURANCE TEST RESULTS

	7		Test C	ondition	Number of	Device Hours	Number of
Test	Series	Type Number	T _a (℃)	V _{CC} (volt)	Samples	(Hours)	Failures
High Temperature	MELPS 740	M50740A-XXXSP	125	7	1084	1,816,000	4
Operation Life		M50743-XXXSP		7	36	36,000	o o
		M50744-XXXSP		7	132	180,000	0
		M50745-XXXFP		7	48	96,000	0
		M50747-XXXSP		7	480	732, 000	2
		M50753-XXXFP		7	48	48,000	0
		M50754-XXXSP		7	120	186,000	0
,		M50757-XXXSP		7	48	48,000	0
		M50931-XXXFP		7	48	72,000	0
		M50943-XXXFP		7	36	36,000	0
'		M50950-XXXSP		7	36	72,000	-0
·		M50734SP		7	84	132,000	0
	4	M37450M2-XXXSP		7	38	38,000	0 .
		M37450S4SP		7	38	76,000	0
		M50747ES	125	7	38	38,000	0
		M50747E-XXXSP		7	140	280, 000	1
	MELPS 8-48	M5L8049-XXXP	125	5.5	66	66,000	0
		M5L8050H-XXXP	123	5.5	72	72,000	0
		M5M80C49-XXXP		5.5	170	170,000	o
	MELPS 8-41	M5L8041A-XXXP	125	5.5	44	44,000	0
	WILLI 0 0-41	M5L8042-XXXP	125	5.5	88	88,000	0
	Peripheral	M5L8243P	125	5.5	44	44,000	0
	renplieral	M5M82C43P	125	5.5	66	66,000	0
High Temperature	MELPS 740	M50740A-XXXSP	150	3.3	448	448,000	0
Storage Life	WELPS 740	M50744A-XXXSP	150	, –	120	120,000	0
Storage Life		M50747-XXXSP			360	720,000	0
·		M50747-XXXSP			32	32,000	. 0
		M50754-XXXSP			.60	60,000	0
	,	M50931-XXXFP			32	32,000	0
		M50943-XXXFP			22	22,000	0
		M50734SP			48	48,000	0
		M37450M2-XXXSP			44	44, 000	0
		M37450S4SP			44	44,000	0
		M50747ES	250		44	44,000	0
		M50747E-XXXSP	175		66	66,000	0
	MELPS 8-48	M5L8049-XXXP	150		66		0
	MELPS 0-40	M5L8050H-XXXP	150		66	66,000	0
		M5M80C49-XXXP			88	66, 000 88, 000	0
	MELPS 8-41	M5L8041A-XXXP	150	-	44	44,000	0
,	WELPS 8-41		150	_	88	44,000 88,000	0
	Davisharal	M5L8042-XXXP	150	· · · · · · · · · · · · · · · · · · ·			
	Peripheral	M5L8243P	150	-	44	44,000	0
	- NEL BO TIO	M5M82C43P			66	66,000	0
Low Temperature	MELPS 740	M50740A-XXXSP	—55	5.5	48	44,000	0
Storage Life		M50744-XXXSP		5. 5	36	36,000	0
		M50747-XXXSP		5.5	36	36,000	0
		MEOZEO WWW.O.D.			22	22,000	0
		M50753-XXXSP		5.5	. 36	36,000	0
		M50757-XXXSP		5.5	48	48,000	0
	'	M50950-XXXSP	1	5.5	24	24,000	0
,		M50734SP			22	44,000	0
		M37450S4SP		5.5	22	22,000	
		M50747E-XXXSP	-55	5.5	44	44,000	0
	MELPS 8-48	M5L8049-XXXP	—55	_	22	22,000	0
		M5M80C49-XXXP		ļ	22	22,000	0
	MELPS 8-41	M5L8042-XXXP	—55		22	22, 000	0

Table 3 shows the results of the environment tests of thermal stress high temperature/high humidity and pressure cooker test for the same type of products in regards to en-

durance tests

Table 4 shows the results of mechanical tests for representative products of various package types.

Table 3 ENVIRONMENTAL TEST RESULTS

Test	Series	Type Number	Tes	t Condi	tion	Number of	Device Hours	Number of
rest	Series	Type Number	T _a (℃)	RH(%)	V _{CC} (volt)	Samples	(Hours)	Failures
High Temperature	MELPS 740	M50740A-XXXSP	85	85	5.5	144	288,000	1
High Humidity Life		M50744-XXXSP	1		5.5	72	144,000	0
		M50744-XXXFP			_	88	88,000	. 0
		M50745-XXXFP	1		5.5	24	48,000	0
* *		M50747-XXXSP			5.5	108	216,000	0
		M50747-XXXFP				128	128,000	0
		M50753-XXXFP	1		5.5	32	32,000	0
		M50754-XXXSP			5.5	48	48,000	0
		M50754-XXXFP			-	44	44,000	0
		M50931-XXXFP			_	66 .	66,000	0
		M50734SP			5.5	48	96,000	.0
		M37450M2-XXXSP			5.5	38	38,000	0 '
		M50747E-XXXSP	85	85	5.5	44	44,000	0
	MELPS 8-48	M5L8049-XXXP	85	85	5.5	66	66,000	0
		M5L8050H-XXXP		- 7	5.5	66	66,000	0
		M5M80C49-XXXP			5.5	88	88,000	0
		M5MC49A-XXXFP			5.5	44	44,000	0
	MELPS 8-41	M5L8041A-XXXP	85	85	5.5	32	32,000	0
		M5L8042-XXXP			5.5	88	88,000	0
:	'	M5L8042-XXXP				44	44,000	0
	Peripheral	M5L8243P	85	85	5.5	66	66,000	0
		M5M82C43P	1		5.5	44	44,000	0 .
		M5M82C43FP		1	5.5	22	22,000	0

Test	Sorion	Tuna Number	Tost Condition	Number of	Numb	er of Fa	ailures
rest	Series	Type Number	Test Condition	Samples	96Hours	240Hours	500Hours
Pressure Cooker	MELPS 740	M50740A-XXXSP	121℃, 100%	666	0	2	4
• '		M50744-XXXSP		102	- 0	0	1
	,	M50747-XXXSP		388	0	1	2
	,	M50753-XXXFP		44	. 0	0 ·	1
,		M50754-XXXSP		96	0	0	0
		M50754-XXXFP		44	0	0	1
		M50931-XXXFP		44	0	1	2
		M50734SP	1	66	0	0	0
*		M37450M2-XXXSP		- 38	0	0	0
		M37450S4SP		52	0	0	0
		M50747E-XXXSP	121℃, 100%	220	0	1	I -
	MELPS 8-48	M5L8049-XXXP	121°C, 100%	66	0	0	0
		M5L8050H-XXXP		44	0	0	1
		M5M80C49-XXXP		154	0	0	2
	MELPS 8-41	M5L8041A-XXXP	121℃, 100%	44	0	0	0
		M5L8042-XXXP		110	. 0	0	1.
	Peripheral	M5L8243P	121℃, 100%	22	0	. 0	0
		M5M82C43P	,	22	0	0	0

MITSUBISHI SINGLE-CHIP 8-BIT MICROCOMPUTERS

QUALITY ASSURANCE AND RELIABILITY TESTING

Test	Series	Type Number	Test Condition	Number of	Numb	er of Fa	ilures
1631	Series	Type Number	Test Condition	Samples	10Cycles	100Cycles	500Cycles
Temperature Cycling	MELPS 740	M50740A-XXXSP	-65°C, 30min	220	0	0	1
		M50743-XXXSP	150℃, 30min	38	0	0	0
		M50744-XXXSP		120	0	0	0
		M50745-XXXFP		38	0	0	0
		M50747-XXXSP		400	Ö	0	0
		M50747-XXXFP		38	0	0	0
1		M50753-XXXFP		38	0	0	0
		M50754-XXXSP		88	0	0	0
		M50754-XXXFP		96	0	0	0
		M50931-XXXFP		38	0	0	0
	*	M50734SP		72	0	0	0
		M37450M2-XXXSP	· ·	72	0	. 0	0
		M37450S4SP		52	0	0	0
		M50747ES	-65°C, 30min	38	0	0	0
		M50747E-XXXSP	150°C, 30min	38	0	0	0
	MELPS 8-48	M5L8049-XXXP	-65°C, 30min	88	0	0	0
		M5L8050H-XXXP	150℃, 30min	76	0	0	0
		M5M80C49-XXXP		220	0	0	0
		M5MC49-XXXFP		50	0	0	0
	MELPS 8-41	M5L8041A-XXXP	-65°C, 30min	82	0	0	0
		M5L8042-XXXP	150℃, 30min	50	0	0	0
	Peripheral	M5L8243P	-65°C, 30min	. 38	0	0	0
		M5M82C43P	150°C, 30min	38	0	0	0

Table 4 MECHANICAL TEST RESULTS

Package Pin Count		40	P4	52P4B		64F	P4B	42	P6	72P6,	80P6	
	Series		MELPS 8-48		MELPS 740		MELPS 740		MELPS 8-48		MELPS 740	
Test	Test Condition	Number of Samples	Number of Failures									
Soldering Heat	260°C,10s	44	0	250	0	600	0	44	0	230	0	
Thermal shack	-40°C,125°C, 15cycles	44	0	250	0	600	0	44	0	280	0	
Solderebility	230°C,10s	110	0	110	0	110	0	110	0	. 110	0	
Shock	1500G, 0.5ms	40	0	44	0 .	52	0	44	0	44	0	
Vibration	20G, 100~2000Hz, 4m/cycle, 4cycles/direction	40	0	44	0	52	0	44	0	44	0	
Constant Acceleration	20000G,1m	40	0	44	0	52	0 -	44	0	44	0	
Lead Integrity	250gr/125gr, 90°Berding 2times	100	0	100	0 .	100	0	100	0	100	0	
Lead integrity	500gr/250gr, Tension 30s	50	0	50	0	50	0	50	0	50	0	

4 FAILURE ANALYSIS

Accelerated reliability tests are applied to observe failures casued by temperature, voltage, humidity, current, mechanical stress and those combined stresses on chips and packages.

Examples of typical failure modes are shown below.

Wire Bonding Failure by Thermal Stress
 Fig. 3, Fig. 4 and Fig. 5 are example of a failure occurred by temperature storage test of 225°C, 1000hours.




Fig.3 Micrograph of lifted Au ball trace on Al bonding pad




Fig.4 Au-Al plague formation on bonding pad




Fig.5 Lifted Au wire ball base

Au-Al intermetallic formation so-called "Purple plague" by thermal overstress makes Au wire lift off from aluminum metallization. The activation energy of this failure mode is estimated approximately 1.0eV and no failure has been observed so far in practical uses.

 Aluminum Corrosion Failure by Temperature/Humidity Stress.

Fig. 6, Fig. 7 and Fig. 8 are an example of corroded failure of aluminum metallization in plastic encapsulated IC after accelerated temperature/humidity storage test (pressure cooker test) of 121°C, 100% RH, 1000hours duration.

Aluminum bonding pad is dissolved by penetrated water from plastic package, and chlorine concentration is observed on corroded aluminum bonding pad as shown in Fig. 8.




Fig.6 Micrograph of corroded Aluminum metallization






Fig.7 Enlarged micrograph of corroded Aluminum bonding pad





Fig.8 CI distribution on corroded Aluminum bonding pad

Destructive Failure by Electrical Overstress
 ESD have been performed to reproduce the electrical overstress failure in field uses.

Fig. 9 and Fig. 10 are an example of failure observed by surge voltage test. The trace of destruction is verified as the aluminum bridge by X-ray micro analysis.



Micrograph of surge voltage destruction




Fig.10 Aluminum trace of destructive spot

(4) Aluminum Electromigration

Fig. 11 shows an open circuit of aluminum metallization in high current density region caused by accelerated operating life test. This failure is caused by the aluminum electromigration. Voids and hillock have been formed in aluminum metallization by high current density.




Fig.11
Volds and
hillocks
formation
by Aluminum
electromigration

5 SUMMARY

The Mitsubishi quality assurance system and examples of reliability control have been discussed. Customer's interest and requirement for high reliable IC & LSI are increasing significantly. To satisfy customer's expectancy. Mitsubishi as an IC vendor, would like to make perpetual efforts in the following areas.

- Emphasis on built-in reliability at design stage and reliability evaluation to investigate latent failure modes and acceleration factors.
- (2) Execution of periodical endurance, environment and mechanical test to verify reliability target and realize higher reliability.
- (3) Focus on development of advanced failure analysis techniques. Detail failure analysis, intensive corrective action and quick response to customer's analysis request.
- (4) Collection of customer's quality data in qualification, incoming inspection, production and field use to improve PPM, fraction defective and FIT, failure rate.

Mitsubishi would highly appreciate if the customer would provide quality and reliability data of incoming inspection or field failure rate essential to verify and improve the quality/reliability of IC & LSI.

A MOS transistor has a very thin oxide insulator under the gate electrode on the silicon substrate. It is operated by altering the conductance (g_m) between source and drain to control mobile charges in the channel formed by the applied gate voltage.

If a high voltage were applied to a gate terminal, the insulator-film under the gate electrode could be destroyed, and all Mitsubishi MOS IC/LSIs contain internal protection circuits at each input terminal to prevent this. It is inherently necessary to apply reverse bias to the P-N junctions of a MOS IC/LSI.

Under certain conditions, however, it may be impossible to completely avoid destruction of the thin insulator-film due to the application of unexpectedly high voltage or thermal destruction due to excessive current from a forward biased P-N junction. Therefore the following recommendations should be followed in handling MOS devices.

1. KEEPING VOLTAGE AND CURRENT TO EACH TERMINAL BELOW MAXIMUM RATINGS

- The recommended ranges of operating conditions provide adequate safety margins. Operating within these limits will assure maximum equipment performance and quality.
- 2. Forward bias should not be applied to any terminal since excessive current may cause thermal destruction.
- Output terminals should not be connected directly to the power supply. Short-circuiting of a terminal to a power supply having low impedance may cause burn-out of the internal leads or thermal destruction due to excessive current.

2. KEEPING ALL TERMINALS AT THE SAME POTENTIAL DURING TRANSPORT AND STORAGE

When MOS IC/LSIs are not in use, both input and output terminals can be in a very high impedance state so that they are easily subjected to electrostatic induction from AC fields of the surrounding space or from charged objects in their vicinity. For this reason, MOS IC/LSIs should be protected from electrostatic charges while being transported and stored by conductive rubber foam, aluminum foil, shielded boxes or other protective precautions.

3. KEEPING ELECTRICAL EQUIPMENT, WORK TABLES AND OPERATING PERSONNEL AT THE SAME POTENTIAL

1. All electric equipment, work table surfaces and operat-

ing personnel should be grounded. Work tables should be covered with copper or aluminum plates of good conductivity, and grounded. One method of grounding personnel, after making sure that there is no potential difference with electrical equipment, is by the use of a wristwatch metallic ring, etc. attached around the wrist and grounded in series with a $1 m\Omega$ resistor. Be sure that the grounding meets national regulations on personnel safety.

 Current leakage from electric equipment must be prevented not only for personnel safety, but also to avert the destruction of MOS IC/LSIs, as described above. Items such as testers, curve-tracers and synchroscopes must be checked for current leakage before being grounded.

4. PRECAUTIONS FOR MOUNTING OF MOS IC/LSIS

- 1. The printed wiring lines between input and output terminals of MOS IC/LSIs should not be close to or parallel to high-voltage or high-power signal lines. Turning power on while the device is short-circuited, either by a solder bridge made during assembly or by a probe during adjusting and testing, may cause maximum ratings to be exceeded, which can result in the destruction of the device.
- 2. When input/output, or input and/or output, terminals of MOS IC/LSIs (now open-circuits) are connected, we must consider the possibility of current leakage and take precautions similar to §2 above. To reduce such undesirable trouble, it is recommended that an interface circuit be inserted at the input or output terminal, or a resistor with a resistance that does not exceed the output driving capability of the MOS IC/LSI be inserted between the power supply and the ground.
- A filter circuit should be inserted in the AC power supply line to absorb surges which can frequently be strong enough to destroy a MOS IC/LSI.
- Terminal connections should be made as described in the catalog while being careful to meet specifications.
- Ungrounded metal plates should not be placed near input or output terminals of any MOS IC/LSIs, since destruction of the insulation may result if they become electrostatically charged.
- 6. Equipment cases should provide shielding from electrostatic charges for more reliable operation. When a plastic case is used, it is desirable to coat the inside of the case with conductive paint and to ground it. This is considered necessary even for battery-operated equipment.



SERIES MELPS 740 SINGLE-CHIP 8-BIT MICROCOMPUTERS



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M50740A-XXXSP, M50741-XXXSP and the M50740ASP are single-chip microcomputers designed with CMOS silicon gate technology. All are housed in a 52-pin shrink plastic molded DIP (flat package type also available). These single-chip microcomputers are useful for business equipment and other consumer applications.

In addition to their simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

The differences among the M50740A-XXXSP, M50741-XXXSP and the M50740ASP are noted below. The following explanations apply to the M50740A-XXXSP. Specification variations for other chips are noted accordingly.

M50740A-XXXSP	ROM 3072bytes
1	Port P0, P1, P2·····Pull-up transistor
	option
,	Port P3·····Pull-down transistor option
	Port R·····Input exclusive option
M50741-XXXSP	ROM 4096bytes
M50740ASP	External ROM type of M50740A-XXXSP

The differences among the M50740A-XXXSP and the M50740A-XXXFP are the package outline and power dissipation ability (absolute maximum ratings).

DISTINCTIVE FEATURES


•	Number of ba	sic instructions······ 70
•	Memory size	ROM ······3072bytes (M50740A-XXXSP)
		4096bytes (M50741-XXXSP)
		RAM·····96bytes
•	Instruction exe	•
	····· 2μs	(minimum instructions at 4MHz frequency)
•	Single power	supply $f(X_{IN})=4MHz\cdots5V\pm10\%$
•	Power dissipa	ition
		ation mode (at 4MHz frequency)
	•••••	15mW (V _{CC} =5V, Typ.)

■ Interrupt·······6types, 5 vecters
■ 8-bit timer·······3

Programmable I/O (Ports P0, P1, P2, P3)······32

APPLICATION

VCR, Tuner, Audio-visual equipment



SINGLE-CHIP

8-BIT

CMOS

MICROCOMPUTER

M50740A-XXXSP BLOCK DIAGRAM Reset output Interrupt Reset Input Output Output Timing (5V) (0V) (0V) input input clock clock clock output V_{SS} $\mathsf{CNV}_{\mathsf{SS}}$ RESETOUT RESET X_{IN} V_{CC} INT X_{OUTF} X_{OUTS} φ Clock generating circuit 8-bit ROM arithmetic RAM 3072 bytes and Processor Program 96 bytes Program Accumulator logical unit Index register Index register Stack pointer (Note 1) status counter counter A(8) ·X(8) Y(8) S(8) register PS(8) PC_H(8) PC₁(8) Instruction Timer 1 register(8) T1(8) Instruction decoder Prescaler PRE12(8) Timer 2 T2(8) P3(8) P2(8) P1(8) P0(8) Control signal Prescaler PREX(8) Timer X TX(8) CE R/W CNTR I/O port R I/O port P3 Chip Read/ I/O port P2 I/O port P1 I/O port P0 Timer I/O and interrupt input enable write output Note: 1 4096 bytes for M50741-XXXSP



MITSUBISHI MICROCOMPUTERS

M50740A-XXXSP/FP,M50741-XXXSP/FP,M50740ASP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M50740A-XXXSP

	Parameter		Functions			
Number of basic instruct	tion		70			
Instruction execution tim	e .		2μs (minimum instructions, at 4MHz frequency)			
Clock frequency			4MHz			
Memory size	ROM		3072bytes (4096bytes for M50741-XXXSP)			
Wellioly Size	RAM		96bytes			
	ĪNT	Input	1-bit×1			
I/O port	P0, P1, P2, P3	1/0	8-bit×4			
i/O port	R	1/0	4-bit×1			
	CNTR	1/0	1-bit×1			
Timers			8-bit prescaler×2+8-bit timer×3			
Subroutine nesting			48 level (max.)			
Interrupts			External interrupt 2, Timer interrupt 3			
Clock generating circuit			Built-in (RC, ceramic or quartz crystal oscillator)			
Supply voltage	at operating		5V±10%			
Power dissipation	at high speed		15mW (at 4MHz frequency)			
I/O characteristics	I/O voltage		12V (ports P0, P1, P2, INT, CNTR)			
1/O characteristics	Output current		10mA (ports P0, P1, P2, P3)			
Memory expansion			Possible			
Operating temperature r	ange		-10~70°C			
Device structure			CMOS silicon gate process			
Package	M50740A-XXXSP, M50741	-XXXSP, M50740ASP	52-pin shrink plastic molded DIP			
rackage	M50740A-XXXFP, M50741	-XXXFP	50-pin plastic molded QFP			



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/	Functions
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V \pm 10% to V $_{\text{CC}}$, and 0V to V $_{\text{SS}}$.
CNVss	CNVss		This is usually connected to V _{SS} (for M50740ASP, connected to V _{CC}).
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external RC circuit is connected between the X_{IN} and X_{OUTS} or the X_{OUTF} pins, and an external ceramic or a quartz crystal oscillator is connected between the X_{IN} and X_{OUTS} pins. If an external clock is used, the clock source should be connected to the X_{IN} pin, and the X_{OUTS} and X_{OUTF} pins should be left open.
X _{outs}	Clock output	Output	This is output pin from internal clock generating circuit. The generating frequency can be controlled by connecting a RC circuit, a ceramic or a quartz crystal oscillator between this pin and X _{IN} pin.
X _{OUTF}	Clock output	Output	This is output pin from internal clock generating circuit. The generating frequency can be controlled by connecting a RC circuit between this pin and X _{IN} pin.
φ	Timing output	Output	This is the timing output pin.
CNTR	Timer I/O or interrupt input	1/0	This is in common with an I/O for the timer X and an interrupt input pin.
ĪNT	Interrupt input	Input	This is the lowest order interrupt input pin.
P0 ₀ ~P0 ₇	I/O port P0	I/O	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open drain.
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.
P3 ₀ ~P3 ₇	I/O port P3	I/O	Port P3 is an 8-bit I/O port and has basically the same functions as port P0, but the output structure is P-channel open drain.
R ₀ ~R ₃	I/O port R	I/O	Port R is a 4-bit I/O port, and is used to connect with an I/O expander. For M50740A-XXXSP, it can be only for Input.
R/W	Read/Write output	Output	This pin outputs read/write signal for I/O expander.
CE	Chip enable output	Output	This pin outputs the chip enable signal for I/O expander.
RESET _{out}	Reset output	Output	This pin outputs the reset signal for I/O expander.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

MEMORY

A memory map for the M50740A-XXXSP is shown in Figure 1. Addresses 1400₁₆ to 1FFF₁₆ are assigned to the built-in ROM area which consists of 3072 bytes.

Addresses 1000₁₆ to 1FFF₁₆ are the ROM address area assigned to the M50741-XXXSP.

Addresses 1F00₁₆ to 1FFF₁₆ are a special address area (special page). By using the special page addressing mode of the JSR instruction, subroutines addressed on this

page can be called with only 2 bytes. Addreeses 1FF4₁₆ to 1FFF₁₆ are vector addresses used for the reset and interrupts (see interrupt chapter). Addresses 0000₁₆ to 00FF₁₆ are the zero page address area. By using the zero page addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required. The RAM, I/O port, timer, etc., are assigned to this area.

Addresses 0000_{16} to $005F_{16}$ are assigned to the built-in RAM and consist of 96 bytes of static RAM. In addition to data storage, this RAM is used for the stack during subroutine calls and interrupts.




Fig.1 Memory map

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 2.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the micro-computer. Data operations such as data transfer, Input/Output, etc., are executed mainly through accumulator.

INDEX REGISTER X (X)

The index register X is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register X, specifies the real address. When the T flag in the processor status register is set to "1", the index register X itself becomes the address for the second OPERAND.

INDEX REGISTER Y (Y)

The index register Y is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register Y specifies the real address.

STACK POINTER (S)

The stack pointer (S) is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subroutine calls. The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

The contents of the stack pointer is XX_{16} , the stack address is set to $00XX_{16}$. When using this microcomputer in the

single-chip mode, the stack pointer should be set at the bottom address of the internal RAM.

When an interrupt occurs, the higher 8 bits of the program counter are pushed into the stack first, and then the lower 8 bits of the program counter are pushed into the stack. After each byte is pushed into the stack, the stack pointer is decremented by one. Next, the contents of the processor status register are pushed into the stack. When the return from interrupt instruction (RTI) is executed, the program counter are processor status register data is pulled off the stack in reverse order from above.

The Accumulator is never pushed into the stack automatically. A Push Accumulator instruction (PHA) is provided to execute this function. Restoring the Accumulator to its previous value is accomplished by the Pull Accumulator instruction (PLA). It is executed in reverse order of the PHA instruction.

The contents of the Processor Status Register (PS) are pushed (pulled) to (from) the stack with the PHP and PLP instructions, respectively. Only the program counter is pushed into the stack during a subroutine call. Therefore, any registers that should not be destroyed should be pushed into the stack manually. The RTS instruction is used to return from a subroutine.

PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L . The program counter is used to indicate the address of the next instruction to be executed. PC_H is only 5 bits long.




Fig.2 Register structure

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROCESSOR STATUS REGISTER (PS)

The processor status register is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flag (C), Zero flag (Z), Overflow flag (V) or the Negative flag (N). Each bit of the register is explained below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic and Logical operation Unit (ALU) immediately after an operation. It also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting and clearing this flag.

2. Zero flag (Z)

This flag is used to indicate if the immediate operation generated a zero result or not. If the result is zero, the zero flag will be set to "1". If the result is not zero, the zero flag will be set to "0".

3. Interrupt disable flag (1)

This flag is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is set to "0", the operations are executed in binary. Decimal correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

When the BRK instruction is executed, the same operations are performed as in an interrupt. The address of the interrupt vector of the BRK instruction is the same as that of the lowest priority interrupt. The contents of the B flag can be checked to determine which condition caused the interrupt. If the BRK instruction caused the interrupt, the break flag will be "1", otherwise it will be "0".

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i.e., operation results between memories 1 and 2 are stored in the accumulator).

The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the index X mode flag, respectively.

7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a signed binary number. When the result exceeds +127 or -128, the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the overflow flag. The overflow flag is reset by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is set to "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the negative flag. There are no instructions for directly setting or resetting the negative flag.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

INTERRUPT

The M50740A-XXXSP can be interrupted from seven souces; CNTR, timer X, timer 1, timer 2, or \overline{INT}/BRK instruction

These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same functions as the interrupts.

When an interrupt is accepted, the contents of certain registers are pushed into specified locations, (as discussed in the stack pointer section) the interrupt disable flag I is set, the program jumps to the address specified by the interrupt vector, and the interrupt request bit is cleared automatically. The reset interrupt is the highest priority interrupt and can never be inhibited. Except for the reset interrupt, all interrupt are inhibited when the interrupt disable flag is set to "1". All of the other interrupts can further be controlled indi-

vidually via the interrupt control register shown in Figure 3. An interrupt is accepted when the interrupt enable bit and the interrupt request bit are both "1" and the interrupt disable flag is "0".

The interrupt request bits are set when the following conditions occur:

- (1) When the CNTR or INT pins go from "H" to "L"
- (2) When the contents of timer X, timer 1, timer 2 go to "0" These request bits can be reset by the program but can not be set by the program. However, the interrupt enable bit can be set and reset by the program.

Since the BRK instruction and the $\overline{\text{INT}}$ interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if $\overline{\text{INT}}$ generated the interrupt.

Table 1 Interrupt vector address and priority

•		
Interrupt	Priority	Vector address
RESET	-1	1FFF ₁₆ , 1FFE ₁₆
CNTR	2	1FFD ₁₆ , 1FFC ₁₆
Timer X	3	1FFB ₁₆ , 1FFA ₁₆
Timer 1	4	1FF9 ₁₆ , 1FF8 ₁₆
Timer 2	. 5	1FF7 ₁₆ , 1FF6 ₁₆
ĪNT(BRK)	. 6	1FF516, 1FF416




Fig.3 Interrupt control

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMER

The M50740A-XXXSP has three timers; timer X, timer 1, and timer 2. Timer X has four modes which can be selected by bit 2 and 3 of the timer control register. When the timer X count stop bit (bit 5) is set to "1", the timer X will stop regardless of which mode it is in. A block diagram of timer X, timer 1 and timer 2 is shown in Figure 4.

Timer 1 and timer 2 share with a prescaler. This prescaler has an 8-bit programmable latch used as a frequency divider. The division ratio is defined as 1/(n+2), where n is the decimal contents of the prescaler latch. All three timers are down-count timers which are reloaded from the timer latch following the zero cycle of the timer (i.e. the cycle after the timer counts to zero).

The timer interrupt request bit is set to "1" during the next clock pulse after the timer reaches zero. The interrupt and timer control registers are located at addresses 00FE₁₆ and 00FF₁₆, respectively (see interrupt section). The prescaler latch and timer latch can be loaded with any number except zero.

The four modes of timer X as follows:

- (1) Timer mode [00]
 - In this mode the clock is driven by the oscillator frequency divided by 16. When the timer down-counts to zero, the timer interrupt request bit is set to "1" and the contents of the timer's latch is reloaded into the timer and the counting begins again.
- (2) Pulse output mode [01]
 - In this mode, the polarity of the CNTR signal is reversed each time the timer down-counts to zero.
- (3) Event counter mode [10]

This mode operates in the same manner as the timer mode except, the clock source is input to the CNTR pin. This mode will allow an interrupt to be generated whenever a specified number of external events have been generated. The timer down-counts every rising edge of the clock sourse.




Fig.4 Block diagram of timer X, timer 1 and timer 2

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(4) Pulse width measurement mode [11]

This mode measures the pulse width (between lows) input to the CNTR pin. The timer, driven by the oscillator frequency divided by 16, continues counting during the low cycle of the CNTR pin. When the timer contents reaches "0", the interrupt request bit is set to "1", the timer's reload latch is reloaded and the counting resumes

The structure of the timer control register is shown in Figure 5.

When the STP instruction is executed, or after reset, the prescaler and timer latch are set to FF₁₆ and 01₁₆, respectively. Also, when the STP instruction is executed, the oscillator's frequency (divided by 16) will become the counting source, regardless of the timer X mode setting. This state will be released when the timer X interrupt request bit is set to "1", or after a reset. Timer X will then enter the mode specified by its mode bits. For more details on the STP instruction, refer to the oscillation circuit section.




Fig.5 Structure of timer control register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig.7 Internal state of microcomputer at reset

RESET CIRCUIT

The M50740A-XXXSP is reset according to the sequence shown in Figure 6. It starts the program from the address formed by the content of address 1FFF $_{16}$ as the high order address and the content of the address 1FFF $_{16}$ as the low order address, when the $\overline{\mbox{RESET}}$ pin is held at "L" level for




Fig.8 Example of reset circuit

more than $2\mu s$ while the power voltage is in the recommended operating condition and the crystal oscillator oscillation is stable, and then returned to "H" level. The internal initializations following reset are shown in Figure 7. An example of the reset circuit is shown in Figure 8. When the power on reset is used, the $\overline{\text{RESET}}$ pin must be held "L" until the oscillation of X_{IN} - X_{OUT} becomes stable.




Fig.6 Timing diagram at reset

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with N-channel open drain output.

Pull-up transistor can be specified as an option for M50740A-XXXSP. As shown in the memory map (Figure 1), port P0 can be accessed at zero page memory address 00E0₁₆. Port P0 has a directional register (address 00E116) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a previously output value to be read correctly even though the output voltage level is shifted up or down. Pins set as input are in the floating state and the signal levels can thus be read. When data is written into the input port, the data is latched only to the port latch and the pin still remains in the floating state. Depending on the contents of the processor status reqister (bit 0 and bit 1 at address 00FF₁₆), four different modes can be selected; single chip mode, memory expanding mode, microprocessor mode and eva-chip mode. These modes (excluding single-chip mode) have a multiplexed address output function in addition to the I/O function. For more details, see the processor mode information.

(2) Port P1

In the single-chip mode, port P1 has the same function as P0. In the other modes, P1's functions are slightly different from P0's. For more details, see the processor mode information.

(3) Port P2

In the single-chip mode, port P2 has the same function as P0. In the other modes, P2's functions are slightly different from P0's.

For more details, see the processor mode information.

(4) Port P3

Port P3 is an 8-bit I/O port with P-channel open drain outputs. This port also has the pull-down transistor option for M50740A-XXXSP.

(5) Port R

Port R communicates with an I/O expander. When ϕ goes to level "H", port R outputs the port address to that of the I/O expander. When ϕ goes to "L", it outputs/inputs data to from the I/O expander. The above data is effective only when $\overline{\text{CE}}$ pin goes to "L". For the M50740A-XXXSP, this port can be an input port as an option. The timing diagram is shown in Figure 9.

(6) \overline{CE} pin

The $\overline{\text{CE}}$ pin goes to "L" when addresses are moved to the I/O expander addresses ($00\text{D0}_{16} \sim 00\text{DF}_{10}$). This port is used to determine whether the address or data of port R is effective.

(7) R/\overline{W} pin

The R/\overline{W} pin goes to "L" when the operation is executed. The R/\overline{W} signal tells an external device that the CPU wants to write or read.

In normal conditions, the oscillator frequency divided by four is output as ϕ . When \overline{CE} pin goes to "L", the oscillator frequency divided by eight is output as ϕ . This is to synchronize with I/O expander.

(9) RESETOUT pin

Whe the RESET pin goes to level "L", the $\overline{RESET_{OUT}}$ pin also goes to "L". On the other hand, when the \overline{RESET} pin goes to "H" the \overline{RESET}_{OUT} pin also goes to "H" after $8{\sim}15$ clock cycles. This output is used to reset the external devices.

(10) INT pin

The INT pin is an interrupt input pin. The INT interrupt request bit (bit 7 at address $00FE_{16}$) is set to "1" when the input level of this pin changes from "H" to "L".

(11) CNTR pin

The CNTR pin is an I/O pin of timer X and also an interrupt input pin. The CNTR interrupt request bit (bit 7 at address $00FE_{16}$) is set to "1" when the input level of this pin changes from "H" to "L".

In the event counter mode, CNTR becomes the input pin of the external pulse. In the pulse output mode, the CNTR output changes polarity each time the contents of timer X goes to "0". In the pulse width measurement mode, the pulse to be measured is input to this pin.




Fig. 9 Timing diagram of port R

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig.10 Block diagram of port P0~P3 (singl-chip mode) and output formats of port R, CNTR, φ, R/W, CE, RESET_{OUT}

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROCESSOR MODE

By changing the contents of the processor mode bit (bit 0 and 1 at address $00FF_{16}$), four different operation modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and evaluation chip (evachip) mode. In the memory expanding mode, microprocessor mode and eva-chip mode, ports $P0 \sim P2$ can be used as multiplexed I/O for address, data and control signals, as well as the normal functions of the I/O ports.

Figure 11 shows the functions of ports P0~P2.

The memory map for the single-chip mode is illustrated in Figure 1 and for other modes, in Figure 12.

By connecting CNV_{SS} to V_{SS} , all four modes can be selected through software by changing the processor mode bits.

Supplying "H" level to CNV_{SS} places the microcomputer in the eva-chip mode. The four different modes are explained as follows:

(1) Single-chip mode [00]

The microcomputer will automatically be in the single-chip mode when started from reset, if CNV_{SS} is connected to V_{SS} . Ports P0 \sim P2 will work as original I/O ports.

(2) Memory expanding mode [01]

The microcomputer will be placed in the memory expanding mode when CNV_{SS} is connected to V_{SS} and the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient.

The lower 8 bits of address data for port P0 is output when ϕ goes to "H" state. When ϕ goes to the "L" state, P0 retains its original I/O functions.

Port P1's higher 5 bits of address data are output when ϕ goes to "H" state and as it changes back to the "L" state it retains its original I/O functions.

Pins P1₆ and P1₅ output the SYNC and R/ \overline{W} control signals, respectively while ϕ is in the "H" state. \overline{RDY} signal is input from P1₇. When in the "L" state, P1₅, P1₆, and P1₇ retain their original I/O function.

The R/W output is used to read/write from/to the outside. When this pin is in the "H" state, the CPU reads data, and when in the "L" state, the CPU writes data.

The SYNC is a synchronous signal which goes to the "H" state when it fetches the OP CODE.

The RDY is a ready signal input and, when it goes to "L", internal clock stops and the CPU waits the data. However, the oscillation does not stop.

Port P2 retains its original output functions while ϕ is at the "H" state, and works as a data bus of $D_7 \sim D_0$ (including instruction code) while at the "L" state.

(3) Microprocessor mode [10]

In this mode, port P0 and P1 are used as the system address bus and the original function of the I/O pins is lost. Port P1₅, P1₆ and P1₇ become the R/W, SYNC and RDY pins, respectively and the normal I/O functions are lost. Port P2 becomes the data bus (D₇ ~ D₀) and loses its normal I/O functions. Internal memory (00E1₁₆ to 00E0₁₆) cannot be used, and an external memory is needed if the address where normal I/O function have lost

(4) Eva-chip mode [11]

When "H" level is supplied to CNV_{SS} pin, the microcomputer is forced into the eva-chip mode. The main purpose of this mode is to evaluate ROM programs prior to masking them into the microcomputer's internal ROM.

With the exceptions that the internal ROM is disabled and that external memory must be attached, this mode is the same as the memory expanding mode.

The relationship between the input level of CNV_{SS} and the processor mode is shown in Table 2.

Table 2 Relationship between CNV_{SS} pin input level and processor mode

CNV _{ss}	M5074	M50741-XXXSP		0A-XXXSP	M50740ASP		
V _{SS}	Single-chip Memory expanding Eva-chip Microprocessor	After reset, processor mode is single chip mode. All modes can be selected by changing the processor mode bit in the program.	Sar	ne as left			
V _{cc}	• Eva-chip	Eva-chip mode only	Microprocessor Eva-chip	After reset, processor mode is microprocessor mode. Eva chip mode also can be selected by changing the processor mode bit in the program.	Microprocessor	Microprocessor mode only. (Do not change the processor mode bit in the program).	
+10V		- 11	• Eva-chip	Eva-chip mode only		_	

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig.11 Processor mode and functions of ports P0~P2

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig.12 External memory area in processor mode

CLOCK GENERATING CIRCUIT

The built-in clock generating circuits are shown in Figure 13

When the STP instruction is executed, the oscillation of internal clock ϕ is stopped in the "H" state.

Also, the prescaler X and timer X are loaded with FF_{16} and 01_{16} , respectively. The oscillator (dividing by 16) is then connected to the prescaler input. This connection is cleared when timer X overflows or the reset is in, as discussed in the timer section.

The oscillator is restarted when an interrupt is accepted. However, the internal clock ϕ keeps its "H" level until timer X overflows.

This is because the oscillator needs a set-up period if a ceramic or a quartz crystal oscillator is used.

To return from the stop status, the interrupt enable bit must be set to "1" before executing STP instruction. To return from the stop status, the timer X count stop bit (bit 5 of address $00FF_{16}$) must be set to "0" before executing STP instruction.




Fig.13 Block diagram of clock generating circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

When FST instructions are executed, SW_{OSC} closes and when SLW instructions are executed, it opens. These instructions are used for CR oscillation and changes oscillation fequency. The SW_{OSC} closes at reset.

The SW $_{\phi}$ is connected to the output of oscillation frequency divided by 8 (CE=1) when addresses are I/O expanders (00D0 $_{16}$ \sim 00DF $_{16}$), otherwise it is connected to the output devided by 4 (CE=0). Therefore the frequency of the internal clock ϕ differs depending on addresses.

This is to retain enough time for communication between I/ O expander and signals.

The circuit example using a ceramic oscillator (or a quartz crystal oscillator) is shown in Figure 14.

The constant capacitance will differ depending on which oscillator is used, and should be set to the manufacturs suggested value.

The example of external clock usage is shown in Figure 15. X_{IN} is the input, and X_{OUT} is open.

PROGRAMMING NOTES

- (1) The frequency ratio of the timer and the prescaler is 1/(n+2).
- (2) Set a value other than "0" for the timer and the prescaler
- (3) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (4) Reading the timer and prescaler must be avoided while the input to the prescaler is changing.
- (5) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (6) A NOP instruction must be used after the execution of a PLP instruction.
- (7) The timer X and prescaler X must be set "FF₁₆" immediately before the execution of a STP instruction.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) Mask ROM confirmation form
- (2) Mark specification form
- (3) ROM data EPROM 3sets Write the following option on the mask ROM confirmation form
- Port P0 pull-up transistor bit
- · Port P1 pull-up transistor bit
- Port P2 pull-up transistor bit
- Port P3 pull-up transistor bit
- · Port R I/O mode




Fig.14 External ceramic resonator circuit




Fig.15 External clock input cirucit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		0.3∼7	٧
Vı	Input voltage R ₀ ~R ₃ , CNV _{SS} (Note 1), RESET, X _{IN}		−0.3~7	V
Vı	Input voltage P3 ₀ ~P3 ₇		-3.0~V _{CC} +0.3	V
V _I	Input voltage INT, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , CNTR		-0. 3∼13	V
Vo	Output voltage R ₀ ∼R ₃	With respect to V _{SS} .	−0.3~7	٧
Vo	Output voltage P3 ₀ ~P3 ₇ , X _{OUTF} , X _{OUTS} , φ, R/W, CE, RESET _{OUT}	Output transistors cut-off.	-0.3~V _{cc} +0.3	V
Vo	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , CNTR		−0.3~13	V
Pd	Power dissipation	T _a =25℃	1000(Note 2)	mW
Topr	Operating temperature		−10~70	$^{\circ}$
T _{sta}	Storage temperature		−40~125	℃

Note 1: -0.3~13V for M50740A-XXXSP. 2: 300mW for QFP types.

RECOMMENDED OPERATING CONDITIONS (Ta=-10~70°C, V_{CC}=5V±10%, unless otherwise noted)

C hl	Parameter			Unit		
Symbol			Min.	Nom.	Max.	Onit
Vcc	Supply voltage		4.5	5	5.5	V
Vss	Supply voltage			0		V
V _{IH}	"H" input voltage, P0 ₀ ~P0 ₇ , P3 ₀ ~P3 ₇	P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , R ₀ ~R ₃ , CNV _{SS}	0.8V _{CC}		V _{cc}	V
V _{IH}	"H" input voltage, CNTR, IN	ĪŢ	0.8V _{cc}		Vcc	V
, V _{IH}	"H" input voltage, RESET	M50740A-XXXSP M50740ASP	0.8V _{CC}		Vçc	٧
		M50741-XXXSP	0.48V _{CC}		Vcc	V
V _{IH}	"H" input voltage, X _{IN}		0.8V _{CC}		V _{CC}	٧
VIL	"L" input voltage, P0 ₀ ~P0 ₇ , P3 ₀ ~P3 ₇ ,	P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , R ₀ ~R ₃ , CNV _{SS}	0		0.2V _{CC}	V
VIL	"L" input voltage, CNTR, IN	T	0		0.2V _{CC}	٧
V _{IL} .	"L" input voltage, RESET		0		0.12V _{CC}	V
V _{IL}	"L" input voltage, X _{IN}		. 0		0.12V _{CC}	V
I _{OL(peak)}	"L" peak output current, P0 P2	₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , ₀ ~P2 ₇			10	mA
I _{OL(avg)}	"L" average output current,	P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇			5	mA
I _{OH} (peak)	"H" peak output current, P3	l ₀ ~P3 ₇			-10	mA
I _{OH(avg)}	"H" average output current,	P3 ₀ ~P3 ₇			-5	mA
f _(XIN)	Internal clock oscillating fre	qency			4	MHz

Note 3: High-level input voltage of up to +12V may be applied to permissible for ports P0, P1, P2, CNTR, and INT

4: The total of low-level peak output current should be 60mA max. for ports P0 and P2

The total of low-level peak output current should be 30mA max, for port P1

The total of low-level peak output current should be 80mA max. for port P3

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS (V_{CC}=5V, V_{SS}=0V, f_(X_{IN})=4MHz, unless otherwise noted)

0	Parameter	Test conditions		Limits			Unit
Symbol	Parameter			Min.	Тур.	Max.	Unit
V _{OH}	"H" output voltage, P3₀ ~ P3₁	$T_a = 25^{\circ}C$ $I_{OH} = -10 \text{mA}$		3			V
V _{OH}	"H" output voltage, φ, R/W, CE, RESET _{OUT}	$T_a = 25^{\circ}C$ $I_{OH} = -2.5 \text{mA}$		3			. V
V _{OL}	"L" output voltage, P00 \sim P07, P10 \sim P17, P20 \sim P27 $R_0 \sim R_3, \text{CNTR}$	$T_a = 25^{\circ}C$, $I_{OL} = 10 \text{mA}$				2	٧
V _{OL}	"L" output voltage, φ, R/W, CE, RESET _{OUT}	$T_a = 25^{\circ}C$ $I_{OL} = 5mA$				2	٧
$V_{T+} - V_{T-}$	Hysteresis, CNTR, INT	Ta =25℃		0.3		1	V
$V_{T+} - V_{T-}$	Hysteresis, RESET	T _a =25℃			0.5	0.7	٧
$V_{T+} - V_{T-}$	Hysteresis, X _{IN}	T _a =25℃		0.1		0.5	٧
I ₁	Input leak current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ INT, CNTR	$T_a = 25^{\circ}C$ $0 \le V_1 \le 12V$, without	port option	-12		12	μΑ
l _i	Input leak current, P3 ₀ ~ P3 ₇ , R ₀ ~ R ₃ , CNV _{SS} , RESET, X _{IN}	$T_a = 25^{\circ}$ C $0 \le V_1 \le 5V$, without port option		-5		5	μΑ
IIL	"L" input current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇	$T_a = 25^{\circ}C$ $V_1 = 0V$, with port option		-60		-200	μΑ
I _{IH}	"H" input current, P3 ₀ ~P3 ₇	$T_a = 25^{\circ}C$ $V_1 = 5V$, with port option		60		200	μΑ
V _{RAM}	RAM retention voltage	Stop mode		2			V
		P-channel open	f _(X_{IN}) =4MHz Square wave		3	6	mA
Icc	Supply current	drain input/output to V _{CC} , output termin-	Stop mode T _a =25°C			1	μΑ
		als are opened, others to V _{SS}	Stop mode T _a =70℃			10	μΑ

TIMING REQUIREMENTS

Single-chip mode ($V_{cc}=5V\pm10\%$, $V_{ss}=0V$, $T_a=25^{\circ}C$, $f_{(X_{IN})}=4MHz$, unless otherwise noted)

Cumb at	Parameter		11-14		
Symbol		Min.	Тур.	Max.	Unit
t _{SU(POD-ø)}	Port P0 input setup time	270			ns
t _{SU(P1D-ø)}	Port P1 input setup time	270			ns
t _{SU(P2D-ø)}	Port P2 input setup time	270			ns
t _{SU(P3D-ø)}	Port P3 input setup time	270			ns
t _{SU(RD-ø)}	Port R input setup time	330			ns
th(ø-POD)	Port P0 input hold time	. 0			ns
t _{h(≠P1D)}	Port P1 input hold time	0			ns
t _{h(∳—P2D)}	Port P2 input hold time .	0			ns
t _{h(∳—P3D)}	Port P3 input hold time	0			ns
t _{h(≠-RD)}	Port R input hold time	0			ns
tc	External clock input cycle time	250			ns
t _w	External clock input pulse width	. 75			ns
tr	External clock rising edge time			25	ns
tf	External clock falling edge time			25	ns

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Memory expanding mode and eva-chip mode

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=25^{\circ}C, f_{(X_{NL})}=4MHz, unless otherwise noted)$

0	Parameter		Unit		
Symbol		Min.	Тур.	Max.	Onit
tsu(POD-#)	Port P0 input setup time	270			ns.
t _{SU(P1D-ø)}	Port P1 input setup time	270			ns
t _{SU(RDY-ø)}	RDY input setup time	150			ns
tsu(P2D-ø)	Port P2 input setup time	270			ns
th(≠_P0D)	Port P0 input hold time	0			ns
th(#_P1D)	Port P1 input hold time	0			ns
th(≠_RDY)	RDY input hold time	500			ns
th(#_P2D)	Port P2 input hold time	0			ns .

$\begin{array}{ll} \textbf{Microprocessor} & \textbf{mode} \; (v_{cc} = 5V \pm 10\%, \, V_{ss} = 0V, \, T_a = 25^{\circ}\text{C}, \, f_{(X_{IN})} = 4MHz, \, unless \; otherwise \; noted) \end{array}$

Symbol	Parameter		Limits			
Symbol	Faranietei	Min.	Тур.	Max.	Unit	
tsu(≠_RDY)	RDY input setup time	150			ns	
t _{su(P2D-ø)}	Port P2 input setup time	270			ns	
th(ø-RDY)	RDY input hold time	500			ns	
t _{h(} ← P2D)	Port P2 input hold time	0			ns .	

 $\begin{array}{ll} \textbf{SWITCHING} & \textbf{CHARACTERISTICS} \\ \textbf{Single-chip} & \textbf{mode} \ (V_{cc} = 5V \pm 10\%, \ V_{ss} = 0V, \ T_a = 25\,^{\circ}\text{C}, \ f_{(x_{iN})} = 4\text{MHz}, \ \text{unless otherwise noted}) \end{array}$

Symbol	Parameter	Test conditions	Limits			Unit
Symbol		l est conditions	Min.	Тур.	Max.	Unit
td(ø-P0Q)	Port P0 data output delay time				230	ns
td(ø-P1Q)	Port P1 data output delay time	Fig.17			230	ns
t _{d(ø-P2Q)}	Port P2 data output delay time				230	ns
td(ø-P3Q)	Port P3 data output delay time	Fig.18			200	ns
td(ø-RA)	Port R address output delay time				200	ns
td(ø-RAF)	Port R address output delay time	Fig.17	0		200	ns
t _{d(∲-RQ)}	Port R data output delay time	rig.17			200	ns
td(ø-RQF)	Port R data output delay time	<u> </u>			200	ns
t _{d(ø-CE)}	CE output delay time	Fig.19			200	ns
td(ø-RW)	R/W output delay time	rig.19			100	ns

Memory expanding mode and eva-chip mode

(V_{CC} =5 $V\pm10\%$, V_{SS} =0V, T_a =25 $^{\circ}$ C, $f_{(X_{IN})}$ =4MHz, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits .			
Symbol		l est conditions	` Min.	Тур.	Max.	Unit
td(ø-POA)	Port P0 address output delay time	*			250	ns
td(ø-POAF)	Port P0 address output delay time				250	ns
t _{d(≠-P0Q)}	Port P0 data output delay time				200	ns
td(ø-PoQF)	Port P0 data output delay time				200	ns
td(ø-P1A)	Port P1 address and control signal delay time	Fi- 17			250	ns
td(ø-P1AF)	Port P1 address and control signal delay time	Fig.17			250	ns
td(ø-P1Q)	Port P1 data output delay time				200	ns
td(ø-P1QF)	Port P1 data output delay time				200	ns
td(ø-P2Q)	Port P2 data output delay time				200	ns
td(ø-P2QF)	Port P2 data output delay time				200	ns

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Microprocessor mode (V_{CC}=5V±10%, V_{SS}=0V, T_a=25°C, f_(X_{IN})=4MHz, unless otherwise noted)

Symbol	Danisation	Test conditions		11-14			
Symbol	nbol Parameter Test condi		Min.	Тур.	Max.	Unit	
td(ø-POA)	Port P0 address output delay time				250	ns	
td(ø-P1A)	Port P1 address and control signal delay time	F:- 17			250	ns	
t _{d(ø-P2Q)}	Port P2 data output delay time	Fig.17			200	ns	
td(ø-P2QF)	Port P2 data output delay time				200	ns	




Fig.17 Ports P0~P2, R test circuit




Fig.18 Port P3 test circuit





Fig.19 CE and R/W test circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER


TIMING DIAGRAMS

In single-chip mode




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

In single-chip mode (continued from the preceding page)




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

In memory expanding mode and eva-chip mode



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

In microprocessor mode



M50742-XXXSP/FP M50708-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M50742-XXXSP and the M50708-XXXSP are single-chip microcomputers designed with CMOS silicon gate technology. Both are housed in a 64-pin shrink plastic molded DIP (flat package type also available). These single-chip microcomputers are useful for business equipment and other consumer applications.

In addition to their simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

The differences between the M50742-XXXSP and the M50708-XXXSP are noted below. The following explanations apply to the M50742-XXXSP. Specification variations for other chips are noted accordingly.

Type name	ROM size
M50742-XXXSP	4096bytes
M50708-XXXSP	6144bytes


The differences between the M50742-XXXSP and the M50742-XXXFP are the package outline and power dissipation ability (absolute maximum ratings).


DISTINCTIVE FEATURES

•	Number of basic instructions 69
•	Memory size ROM ·······4096bytes (M50742-XXXSP)
	6144bytes (M50708-XXXSP)
	RAM······128bytes
•	Instruction execution time
	$\cdots 2\mu$ s (minimum instructions at 4MHz frequency)
•	Single power supply $f(X_{IN})=4MHz\cdots\cdots5V\pm10\%$
•	Power dissipation
	normal operation mode (at 4MHz frequency)
	15mW (V _{CC} =5V, Typ.)
•	Subroutine nesting ······64 levels (Max.)
•	Interrupt7 types, 5 vecters
•	8-bit timer ······3 (2 when used as serial I/O)
•	Programmable I/O (Ports P0, P1, P2, P3, P4) ······· 40
•	Input port (Port P5)8
•	Output port (Port P6)8
•	Serial I/O(8-bit)1

APPLICATION

Office automation equipment VCR, Tuner, Audio-visual equipment





M50742-XXXSP/FP M50708-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M50742-XXXSP

	Parameter		Functions		
Number of basic instructions			69		
Instruction execution time			2μs (minimum instructions, at 4MHz frequency)		
M	ROM		4096bytes (6144bytes for M50708-XXXSP)		
Memory size	RAM		128bytes		
	ĪNT ₁	Input	1-bit×1		
Innut/outnut nort	P0, P1, P2, P3, P4	1/0	8-bit×5 (part of P3 are in common with serial I/O)		
Input/output port	P5	Input	8-bit×1		
	P6 .	Output	8-bit×1		
Serial I/O			8-bit×1		
Timers			8-bit prescaler×2+8-bit timer×3 (8-bit timer×2 when serial I/O is used)		
Subroutine nesting			64 levels (max.)		
Intervente			Two external interrupts (1 of external interrupt is in common with port P3 ₂)		
Interrupts			Three timer interrupts (or timerX2, serial I/OX1)		
Clock generating circuit			Built-in (ceramic or quartz crystal oscillator)		
Supply voltage			5V±10%		
Power dissipation	At high-speed mode		15mW (at 4MHz frequency)		
Input/output characteristics	Input/output voltage		9V (Ports P0, P1, P2, P3, P4, P5, P6, INT ₁)		
input/output characteristics	Output current		5mA (Ports P0, P1, P2, P3, P4, P6)		
Memory expansion			Possible		
Operating temperature range	9		-10~70℃		
Device structure			CMOS silicon gate process		
Doolroop	M50742-XXXSP, M50708	-XXXSP	64-pin shrink plastic molded DIP		
Package	M50742-XXXFP, M50708	-XXXFP	72-pin plastic molded QFP		

M50742-XXXSP/FP M50708-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V±10% to V _{CC} , and 0V to V _{SS} .
CNV _{ss}	CNV _{SS}		This is usually connected to V _{SS} .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be main tained for the required time.
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a
Хоит	Clock output	Output	quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the clock source should be connected the X_{IN} pin and the X_{OUT} pin should be left open.
φ	Timing output	Output	This is the timing output pin.
CNTR	Timer I/O	1/0	This is an I/O pin for the timer X.
ĪNT ₁	Interrupt input	Input	This is the highest order interrupt input pin.
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed a input or output. At reset, this port is set to input mode. The output structure is N-channel open drain.
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. When serial I/O is used, P3-P36, P35, and P34 work as $\overline{S_{RDY}}$, CLK, S_{OUT} , and S_{IN} pins, respectively. Also P33 and P32 work as CNTR pin and the lowest order interrupt input pin $(\overline{INT_2})$, respectively.
P4 ₀ ~P4 ₇	I/O port P4	1/0	Port P4 is an 8-bit I/O port and has basically the same functions as port P0, but the output structure is P channel open drain.
P5 ₀ ∼P5 ₇	Input port P5	Input .	Port P5 is an 8-bit input port.
P6 ₀ ~P6 ₇	Output port P6	Output	Port P6 is an 8-bit output port. The output structure is N-channel open drain.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

MEMORY -

A memory map for the M50742-XXXSP is shown in Figure 1. Addresses F000₁₆ to FFFF₁₆ are assigned to the built-in ROM area which consists of 4096 bytes.

Addresses $E800_{16}$ to $FFFF_{16}$ are the ROM address area assigned to the M50708-XXXSP.

Addresses FF00₁₆ to FFFF₁₆ are a special address area (special page). By using the special page addressing mode of the JSR instruction, subroutines addressed on this

page can be called with only 2 bytes. Addresses FFF4 $_{16}$ to FFFF $_{16}$ are vector addresses used for the reset and interrupts (see interrupt chapter). Addresses 0000_{16} to $00FF_{16}$ are the zero page address area. By using the zero page addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required. The RAM, I/O port, timer, etc.. are assigned to this area.

Addresses 0000₁₆ to 007F₁₆ are assigned to the built-in RAM and consist of 128 bytes of static RAM. In addition to data storage, this RAM is used for the stack during subroutine calls and interrupts.




Fig.1 Memory map

CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 2.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the micro-computer. Data operations such as data transfer, Input/Output, etc., are executed mainly through accumulator.

INDEX REGISTER X (X)

The index register X is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register X, specifies the real address. When the T flag in the processor status register is set to "1", the index register X itself becomes the address for the second OPERAND.

INDEX REGISTER Y (Y)

The index register Y is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register Y specifies the real address.




Fig.2 Register structure

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

STACK POINTER (S)

The stack pointer (S) is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subroutine calls. The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

The location of the stack can be determined by the stack page bit (bit 4 at address $00FF_{16}$). When bit 4 is "0" and the contents of the stack pointer is XX_{16} , the stack address is set to $00XX_{16}$. When bit 4 is "1", the stack address is set to $01XX_{16}$. When using this microcomputer in the single-chip mode, the stack page bit must be "0" and the stack pointer should be set at the bottom address of the internal RAM

When an interrupt occurs, the higher 8 bits of the program counter are pushed into the stack first, and then the lower 8 bits of the program counter are pushed into the stack. After each byte is pushed into the stack, the stack pointer is decremented by one. Next, the contents of the processor status register are pushed into the stack. When the return from interrupt instruction (RTI) is executed, the program counter are processor status register data is pulled off the stack in reverse order from above.

The Accumulator is never pushed into the stack automatically. A Push Accumulator instruction (PHA) is provided to execute this function. Restoring the Accumulator to its previous value is accomplished by the Pull Accumulator instruction (PLA). It is executed in reverse order of the PHA instruction.

The contents of the Processor Status Register (PS) are pushed (pulled) to (from) the stack with the PHP and PLP instructions, respectively. Only the program counter is pushed into the stack during a subroutine call. Therefore, any registers that should not be destroyed should be pushed into the stack manually. The RTS instruction is used to return from a subroutine.

PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L . The program counter is used to indicate the address of the next instruction to be executed.

PROCESSOR STATUS REGISTER (PS)

The processor status register is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flag (C), Zero flag (Z), Overflow flag (V) or the Negative flag (N). Each bit of the register is explained below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic and Logical operation Unit (ALU) immediately after an operation. It also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting and clearing this flag.

2. Zero flag (Z)

This flag is used to indicate if the immediate operation generated a zero result or not. If the result is zero, the zero flag will be set to "1". If the result is not zero, the zero flag will be set to "0".

3. Interrupt disable flag (I)

This flag is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is set to "0", the operations are executed in binary. Decimal correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

When the BRK instruction is executed, the same operations are performed as in an interrupt. The address of the interrupt vector of the BRK instruction is the same as that of the lowest priority interrupt. The contents of the B flag can be checked to determine which condition caused the interrupt. If the BRK instruction caused the interrupt, the break flag will be "1", otherwise it will be "0".

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i.e., operation results between memories 1 and 2 are stored in the accumulator). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the index X mode flag, respectively.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a signed binary number. When the result exceeds +127 or -128, the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the overflow flag. The overflow flag is reset by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is set to "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the negative flag. There are no instructions for directly setting or resetting the negative flag.

Table 1 Interrupt vector address and priority

Interrupt	Priority	Vector address
RESET	1 '	FFFF ₁₆ , FFFE ₁₆
ĪNT ₁	2	FFFD ₁₆ , FFFC ₁₆
Timer X	3	FFFB ₁₆ , FFFA ₁₆
Timer 1	4	FFF9 ₁₆ , FFF8 ₁₆
Timer 2 or serial I/O	5	FFF7 ₁₆ , FFF6 ₁₆
INT ₂ (BRK)	6	FFF5 ₁₆ , FFF4 ₁₆

INTERRUPT

The M50742-XXXSP can be interrupted from seven souces; $\overline{INT_1}$, timer X, timer 1, timer 2/serial I/O, or $\overline{INT_2}/BRK$ instruction

However, the $\overline{\text{INT}_2}$ pin is used with port P3₂ and the corresponding directional register bit should be set to "0" when P3₂ is used as an interrupt input pin.

The value of bit 2 of the serial I/O mode register (address $00F6_{16}$) determine whether the interrupt is from timer 2 or from serial I/O. When bit 2 is "0" the interrupt is from timer 3, and when bit 2 is "1" the interrupt is from serial I/O. Also, when the bit 2 is "1", parts of port P3 are used for serial I/O. These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same functions as the interrupts.

When an interrupt is accepted, the contents of certain registers are pushed into specified locations, (as discussed in the stack pointer section) the interrupt disable flag I is set, the program jumps to the address specified by the interrupt vector, and the interrupt request bit is cleared automatically. The reset interrupt is the highest priority interrupt and can never be inhibited. Except for the reset interrupt, all interrupt are inhibited when the interrupt disable flag is set to "1". All of the other interrupts can further be controlled individually via the interrupt control register shown in Figure 3. An interrupt is accepted when the interrupt enable bit and




Fig.3 Interrupt control

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

the interrupt request bit are both "1" and the interrupt disable flag is "0".

The interrupt request bits are set when the following conditions occur:

- (1) When the $\overline{INT_1}$ or $\overline{INT_2}$ pins go from "H" to "L"
- (2) When the contents of timer X, timer 1, timer 2 (or the serial I/O counter) go to "0"

These request bits can be reset by the program but can not be set by the program. However, the interrupt enable bit can be set and reset by the program.

Since the BRK instruction and the $\overline{\text{INT}_2}$ interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if $\overline{\text{INT}_2}$ generated the interrupt.

TIMER

The M50742-XXXSP has three timers; timer X, timer 1, and timer 2. Since P3 (in serial I/O mode) and timer 2 use some of the same architecture, they cannot be used at the same time (see serial I/O section). Timer X has four modes which can be selected by bit 2 and 3 of the timer control register. When the timer X count stop bit (bit 5) is set to "1", the timer X will stop regardless of which mode it is in. A block diagram of timer X, timer 1 and timer 2 is shown in Figure 4.

The $P3_3/CNTR$ pin cannot be used as CNTR when $P3_3$ is being used in the normal I/O mode.

Timer 1 and timer 2 share with a prescaler. This prescaler has an 8-bit programmable latch used as a frequency di-




Fig.4 Block diagram of timer X, timer 1 and timer 2

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

vider. The division ratio is defined as 1/(n+1), where n is the decimal contents of the prescaler latch. All three timers are down-count timers which are reloaded from the timer latch following the zero cycle of the timer (i.e. the cycle after the timer counts to zero).

The timer interrupt request bit is set to "1" during the next clock pulse after the timer reaches zero. The interrupt and timer control registers are located at addresses $00FE_{16}$ and $00FF_{16}$, respectively (see interrupt section). The prescaler latch and timer latch can be loaded with any number except zero.

The four modes of timer X as follows:

- (1) Timer mode [00]
 - In this mode the clock is driven by the oscillator frequency divided by 16. When the timer down-counts to zero, the timer interrupt request bit is set to "1" and the contents of the timer's latch is reloaded into the timer and the counting begins again.
- (2) Pulse output mode [01] In this mode, the polarity of the CNTR signal is reversed each time the timer down-counts to zero.
- (3) Event counter mode (10) This mode operates in the same manner as the timer mode except, the clock source is input to the CNTR pin. This mode will allow an interrupt to be generated whenever a specified number of external events have been generated. The timer down-counts every rising edge of the clock sourse.
- (4) Pulse width measurement mode [11]

This mode measures the pulse width (between lows) input to the CNTR pin. The timer, driven by the oscillator frequency divided by 16, continues counting during the low cycle of the CNTR pin. When the timer contents reaches "0", the interrupt request bit is set to "1", the timer's reload latch is reloaded and the counting resumes.

The structure of the timer control register is shown in Figure 5.

When the STP instruction is executed, or after reset, the prescaler and timer latch are set to FF₁₆ and 01₁₆, respectively. Also, when the STP instruction is executed, the oscillator's frequency (divided by 16) will become the counting source, regardless of the timer X mode setting. This state will be released when the timer X interrupt request bit is set to "1", or after a reset. Timer X will then enter the mode specified by its mode bits. For more details on the STP instruction, refer to the oscillation circuit section.




Fig.5 Structure of timer control register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O


A block diagram of the serial I/O is shown in Figure 6. In the serial I/O mode the receive raady signal $(\overline{S_{RDY}})$, synchronous input/output clock (CLK), and the serial I/O pins (S_{OUT} , S_{IN}) are used as P3₇, P3₆, P3₅, and P3₄, respectively. The serial I/O mode register (address 00F6₁₆) is 4-bit register. Bits 1 and 0 of this register is used to select a synchronous clock source.

When these bits are (00) or (01), an external clock from P3₆ is selected. When these bits are (10), the overflow signal from timer 2, divided by two, becomes the synchronous clock. Therefore, changing the timer period will change the transfer speed. When the bits are (11), oscillator frequency divided by 16, becomes the clock.

Bit 2 and 3 decide whether parts of P3 will be used as a serial I/O or not. When bit 2 is a "1", P36 becomes an I/O

pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from P3 $_6$. If an external synchronous clock is selected, the clock is input to P3 $_6$ and P3 $_5$ will be a serial output and P3 $_4$ will be a serial input. To use P3 $_4$ as a serial input, set the directional register bit which corresponds to P3 $_4$ to "0". For more information on the directional register, refer to the I/O pin section.

To use the serial I/O, bit 2 needs to be set to "1", if it is "0" $P3_6$ will function as a normal I/O. Interrupts will be generated from the serial I/O counter instead of timer 2. Bit 3 determines if $P3_7$ is used as an output pin for the receive data ready signal (Bit 3=1, $\overline{S_{RDY}}$) or used as normal I/O pin (Bit 3=0). The serial I/O function is discussed below. The function of the serial I/O differs depending on the clock source; external clock or internal clock.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Internal Clock—The $\overline{S_{RDY}}$ signal becomes "H" during transmission or while dummy data is stored in the serial I/O register (address $00F7_{16}$). After the falling edge of the write signal, the $\overline{S_{RDY}}$ signal becomes low signaling that the M50742-XXXSP is ready to receive the external serial data. The $\overline{S_{RDY}}$ signal goes "H" at the next falling edge of the transfer clock. The serial I/O counter is set to 7 when data is stored in the serial I/O register. At each falling edge of the transfer clock, serial data is output to P3₅. During the rising edge of this clock, data can be input from P3₄ and the data in the serial I/O register will be shifted 1 bit.

Data is output starting with the LSB. After the transfer clock has counted 8 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interrpt request bit will be set.

External Clock—If an external clock is used, the interrupt request will be sent after the transfer clock has counted 8 times but transfer clock will not stop.

Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 250kHz at a duty cycle of 50%. The timing diagram is shown in Figure 7. An example of communication between two M50742-XXXSPs is shown in Figur 8.




Fig.7 Serial I/O timing




Fig.8 Example of serial I/O connection

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

The M50742-XXXSP is reset according to the sequence shown in Figure 9. It starts the program from the address formed by using the content of address FFFF₁₆ as the high order address and the content of the address FFFF₁₆ as the low order address, when the RESET pin is held at "L" level for more than 2µs while the power voltage is in the recom-

mended operating condition and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 10. An example of the reset circuit is shown in Figure 11. When the power on reset is used, the $\overline{\text{RESET}}$ pin must be held "L" until the oscillation of $X_{\text{IN-}}X_{\text{OUT}}$ becomes stable.




Fig.9 Timing diagram at reset




Fig.10 Internal state of microcomputer at reset




Fig.11 Example of reset circuit



M50742-XXXSP/FP M50708-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with N-channel open drain output.

Pull-up transistor can be specified as an option. As shown in the memory map (Figure 1), port P0 can be accessed at zero page memory address 00E016. Port P0 has a directional register (address 00E1₁₆) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a previously output value to be read correctly even though the output voltage level is shifted up or down. Pins set as input are in the floating state and the signal levels can thus be read. When data is written into the input port, the data is latched only to the port latch and the pin still remains in the floating state.

Depending on the contents of the processor status register (bit 0 and bit 1 at address 00FF₁₆), four different modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and eva-chip mode. These modes (excluding single-chip mode) have a multiplexed address output function in addition to the I/O function. For more details, see the processor mode information.

(2) Port P1

In the single-chip mode, port P1 has the same function as P0. In the other modes, P1's functions are slightly different from P0's. For more details, see the processor mode information.

- (3) Port P2
 - In the single-chip mode, port P2 has the same function as P0. In the other modes, P2's functions are slightly different from P0's.
 - For more details, see the processor mode information.
- (4) Port P3

In the single-chip mode, port P3 has the same function as P0. In the other modes, P3's functions are slightly different from P0's. Port P3 can also be used as serial I/O, $\overline{|NT_2|}$ and I/O pins for timer X. For more details, see the processor mode information.

- (5) Port P4
 - Port P4 is an 8-bit I/O port with P-channel open drain outputs. This port also has the pull-down transistor option.
- (6) Port P5
 - Port P5 is and input port with pull-up transistor option.
- (7) Port P6

Port P6 is an output port. It has N-channel open drain output with pull-up transistor option. See Figure 12 for more details.

- - In normal conditions, the oscillator frequency divided by four is output as ϕ .
- (9) INT₁ pin

The $\overline{\text{INT}_1}$ pin is an interrupt input pin. The $\overline{\text{INT}_1}$ interrupt request bit (bit 7 at address 00FE_{16}) is set to "1" when the input level of this pin changes from "H" to "I"

(10) INT₂ pin (P3₂/INT₂ pin)

The $\overline{\text{INT}_2}$ pin is an interrupt input pin used with P3₂. To use this pin as an interrupt pin, set the corresponding bit in the directional register to input ("0"). When this signal level changes from "H" to "L", the interrupt request bit (bit 1 at address 00FE_{16}) is set to "1".

(11) CNTR pin (P3₃/CNTR pin)

The P3₃/CNTR pin is an I/O pin of timer X. To use this pin as the timer X input pin, set the corresponding directional register bit to input ("0"). In the event counter mode, CNTR becomes the input pin of the external pulse. In the pulse output mode, the CNTR output changes polarity each time the contents of timer X goes to "0". In the pulse width measurement mode, the pulse to be measured is input to this pin.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig.12 Block diagram of ports P0 \sim P6 (single-chip mode) and output format of ϕ



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROCESSOR MODE

By changing the contents of the processor mode bit (bit 0 and 1 at address $00FF_{16}$), four different operation modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and evaluation chip (evachip) mode. In the memory expanding mode, microprocessor mode and eva-chip mode, ports $P0 \sim P3$ can be used as multiplexed I/O for address, data and control signals, as well as the normal functions of the I/O ports.

Figure 14 shows the functions of ports P0~P3.

The memory map for the single-chip mode is illustrated in Figure 1 and for other modes, in Figure 13.

By connecting CNV_{SS} to V_{SS} , all four modes can be selected through software by changing the processor mode bits. Connecting CNV_{SS} to V_{CC} automatically forces the microcomputer into microprocessor mode. Supplying 10V to CNV_{SS} places the microcomputer in the eva-chip mode. The four different modes are explained as follows:




Fig.13 External memory area in processor mode

(1) Single-chip mode (00)

The microcomputer will automatically be in the single-chip mode when started from reset, if CNV_{SS} is connected to V_{SS} . Ports $\text{P0} \sim \text{P3}$ will work as original I/O ports.

(2) Memory expanding mode [01]

The microcomputer will be placed in the memory expanding mode when CNV_{SS} is connected to V_{SS} and the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient.

In this mode, port P0 and port P1 are as a system address bus and the original I/O pin function is lost. Port P2 becomes the data bus of $D_7{\sim}D_0$ (including instruction code) and loses its nomal I/O functions. P32 of port P3 becomes the input port. Pins P31 and P30 output the SYNC and R/W control signals, respectively when ϕ enters into the "H" state. Port P32 functions as an input port during this same transition.

(3) Microprocessor mode [10]

After connecting CNV_{SS} to V_{CC} and initiating a reset, the microcomputer will automatically default to this mode.

In this mode, port P0 and P1 are used as the system address bus and the original function of the I/O pins is lost. Port P2 becomes the databus ($D_7 \sim D_0$) and loses its normal I/O functions. Port P3 $_1$ and P3 $_0$ become the SYNC and R/W pins, respectively and the normal I/O functions are lost.

(4) Eva-chip mode [11]

When 10V is supplied to CNV_{SS} pin, the microcomputer is forced into the eva-chip mode. The main purpose of this mode is to evaluate ROM programs prior to masking them into the microcomputer's internal ROM.

In this mode, the internal ROM is inhibited so the external memory is requierd.

The lower 8 bits of address data for port P0 is output when ϕ goes to "H" state. When ϕ goes to the "L" state, P0 retains its original I/O functions.

Port P1's higher 8 bits of address data are output when ϕ goes to "H" state and as it changes back to the "L" state it retains its original I/O functions. Port P2 retains its original output functions while ϕ is at the "H" state, and works as a data bus of $D_7 \sim D_0$ (including instruction code) while at the "L" state. Pins P3₁ and P3₀ output the SYNC and R/ \overline{W} control signals, respectively while ϕ is in the "H" state. When in the "L" state, P3₂, P3₁ and P3₀ retain their original I/O function.

The R/\overline{W} output is used to read/write from/to the outside. When this pin is in the "H" state, the CPU reads data, and when in the "L" state, the CPU writes data.

The SYNC is a synchronous signal which goes to the "H" state when it fetches the OP CODE.

The relationship between the input level of CNV_{SS} and the processor mode is shown in Table 2.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig.14 Processor mode and functions of ports P0~P3

Table 2 Relationship between CNV_{SS} pin input level and processor mode

CNVss	Mode	Explanation
V _{SS}	Single-chip mode	The single-chip mode is set by the reset.
	Memory expanding mode	All modes can be selected by changing the processor mode bit with the program.
	Eva-chip mode	
	Microprocessor mode	
V _{cc}	Eva-chip mode	The microprocessor mode is set by the reset.
	Microprocessor mode	Eva-chip mode can be also selected by changing the processor mode bit with the program.
10V	Eva-chip mode	Eva-chip mode only.



CLOCK GENERATING CIRCUIT

The built-in clock generating circuits are shown in Figure 17

When the STP instruction is executed, the oscillation of internal clock ϕ is stopped in the "H" state.

Also, the prescaler X and timer X are loaded with FF_{16} and 01_{16} , respectively. The oscillator (dividing by 16) is then connected to the prescaler input. This connection is cleard when timer X overflows or the reset is in, as discussed in the timer section.

The oscillator is restarted when an interrupt is accepted. However, the internal clock ϕ keeps its "H" level until timer X overflows.

This is because the oscillator needs a set-up period if a ceramic or a quartz crystal oscillator is used.

When the WIT instruction is executed, the internal clock ϕ stops in the "H" level but the oscillator continues running. This wait state is cleared when an interrupt is accepted. Since the oscillation does not stop, the next instructions are executed at once.

To return from the stop or the wait status, the interrupt enable bit must be set to "1" before executing STP or WIT instruction. Especially, to return from the stop status, the timer X count stop bit (bit 5 of address $00FF_{16}$) must be set to "0" before executing STP instruction.

The circuit example using a ceramic oscillator (or a quartz crystal oscillator) is shown in Figure 15.

The constant capacitance will differ depending on which oscillator is used, and should be set to the manufactures




Fig.15 External ceramic resonator circuit




Fig.16 External clock input circuit

suggested value.

The example of external clock uasge is shown in Figure 16. X_{IN} is the input, and X_{OUT} is open.




Fig.17 Block diagram of clock generating circuit



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROGRAMMING NOTES

- (1) The frequency ratio of the timer and the prescaler is 1/(n+1).
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) Reading the timer and prescaler must be avoided while the input to the prescaler is changing.
- (4) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (5) A NOP instruction must be used after the execution of a PLP instruction.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) Mask ROM confirmation form
- (2) Mark specification form
- (3) ROM data ····· EPROM 3sets

Write the following option on the mask ROM confirmation form

- Port P0 pull-up transistor bit
- Port P1 pull-up transistor bit
- Port P2 pull-up transistor bit
- Port P3 pull-up transistor bit
- Port P4 pull-down transistor bit
- · Port P5 pull-up transistor bit
- Port P6 pull-up transistor bit

M50742-XXXSP/FP M50708-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		−0.3~7	V
Vı	Input voltage, RESET, X _{IN}	VP37, With respect to Vss. Output transistors are at "off" state.	-0.3~7	V
Vı	Input voltage, P4 ₀ ~P4 ₇		$-0.3 \sim V_{cc} + 0.3$	V
V _I	Input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , CNTR, INT ₁		−0, 3 ~ 11	٧
Vı	Input voltage, CNV _{SS}	Output transistors are at oil state.	−0. 3 ~ 13	V
Vo	Output voltage, P4 ₀ ~P4 ₇ , X _{OUT} , φ		-0.3~V _{cc} +0.3	V
Vo	Output voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P6 ₀ ~P6 ₇	, ,	−0.3~11	٧.
Pd	Power dissipation	T _a = 25℃	1000(Note 1)	mW
Topr	Operating temperature		-10~70	°C
Tstg	Storage temperature		−40~125	°C '

Note 1: 300mW for QFP types.

RECOMMENDED OPERATING CONDITIONS ($v_{cc} = 5\dot{v} \pm 10\%$, $\tau_a = -10 \sim 70^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameter		Limits		11-14
Syllibol	Parameter	Min.	Nom.	Max.	Unit
Vcc	Supply voltage	4.5	5	5.5	V ·
Vss	Supply voltage		0		٧.
V _{IH}	"H" input voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P5_0 \sim P5_7$,	0.8V _{CC}		Vcc	V
	INT ₁ , RESET, X _{IN} , CNV _{SS}				-
	"L" input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,				
VIL	$P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P5_0 \sim P5_7$,	0		0. 2V _{CC}	V
	INT ₁ , CNV _{SS}				
VIL	"L" input voltage, RESET	0		0.12V _{CC}	V
VIL	"L" input voltage, X _{IN}	0		0.16V _{cc}	V
1	"L" peak output current, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$,			10	A
lo _L (peak)	P3 ₀ ~P3 ₇ , P6 ₀ ~P6 ₇			10	mA
	"L" average output current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ ,				
loL(avg)	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ ,			5	mA
	P6 ₀ ~P6 ₇ (Note 2)				
I _{он(peak)}	"H" peak output current, P40~P47			-10	mA
I _{OH(avg)}	"H" average output current, P4 ₀ ~P4 ₇ (Note 2)			— 5	mA
f _(XIN)	Internal clock oscillating frequency			4	MHz

Note 2: IoL(avg), IoH(avg) is the average current in 100ms.
3: The total of IoL(peak) of P0, P1, P2, P3, P6 should be 80mA max, and the total of IoH(peak) of P4 should be 80mA max.

4: "H" input voltage of ports P0, P1, P2, P3, P5 and $\overline{INT_1}$ is available up to +9 V. (For ports, it is only when pull-up transistor is omitted.)

M50742-XXXSP/FP M50708-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{cc} = 5V$, $V_{ss} = 0V$, $T_a = 25^{\circ}C$, $f_{(x_{in})} = 4MHz$, unless otherwise noted)

				Limits		
Symbol	Parameter	Test condi	Min.	Тур.	Max.	Unit
V _{OH}	"H" output voltage, P40~P47	$I_{OH} = -10 \text{mA}$. 3			V
V _{OH}	"H" output voltage, ϕ	$I_{OH} = -2.5 \text{mA}$. 3			V
V _{OL}	"L" output voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P6_0 \sim P6_7$	I _{OL} = 10mA			. 2	· V
VoL	"L" output voltage, ϕ	I _{OL} = 5mA			2	V
$V_{T+}-V_{T-}$	Hysteresis, P3 ₆	When used as CLK input	0.3		1	٧
$V_{T+}-V_{T-}$	Hysteresis, INT ₁		0.3		1	٧
$V_{T+}-V_{T-}$	Hysteresis, P3 ₂	When used as INT ₂ input	0.3		1	· V
V _{T+} V _{T-}	Hysteresis, P3 ₃	When used as CNTR inp	ut 0.3		-1	V
V _{T+} -V _{T-}	Hysteresis, RESET			0.5	0.7	٧
$V_{T+} - V_{T-}$	Hysteresis, X _{IN}		0.1		0.5	V
I _{IL}	"L" input current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,	V ₁ = 0V			-5	μA
	P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇	without pull-up transistor	·	+		
I ₁ _	"L" input current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇	V _I = 0V with pull-up transistor	-40	—70	-125	μΑ
I _{IL}	"L" input current, P4 ₀ ~P4 ₇	$V_1 = 0V$			-5	μА
I _{IL}	"L" input current, INT ₁ , RESET, X _{IN}	$V_1 = 0V$			— 5	μА
	"H" input current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,	V _I = 9V			-	
I _{IH}	P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇	without pull-up transistor		1 .	9	μΑ
	"H" input current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,	$V_1 = 5V$			_	
I _{IH}	P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇	with pull-up transistor			5	μA
Int	"H" input current, P4 ₀ ~P4 ₇	V _I = 5V	tor		5	μА
		without pull-down transis $V_1 = 5V$		+	-	,
l _{IH}	"H" input current, P4 ₀ ~P4 ₇	with pull-down transistor	40	70	125	μА
I _{tH}	"H" input current, INT ₁ , RESET, X _{IN}	V ₁ = 5V			5	μА
V _{RAM}	RAM retention voltage	At clock stop	2			V
`		P-channel open- f	(X _{IN}) = 4MHz	3	6	A
		drain output pins are s	quare wave	3		mA
L	Supply current	to V _{CC} , output pins T	a = 25℃		1	μА
Icc	Supply current	are open, other I/O A	t clock stop			μΑ
		[]	a = 70°C		.10	μА
		to V _{SS} .	t clock stop			,

M50742-XXXSP/FP M50708-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS

Single-chip mode ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, $T_a = 25\%$, $f_{(X_{IN})} = 4MHz$, unless otherwise noted)

Comple of	Description .		Limits		
Symbol	Parameter	Min.	Тур.	Max.	Unit
t _{SU} (POD-ø)	Port P0 input setup time	270			. ns
t _{SU (P1D-ø)}	Port P1 input setup time	270			ns
t _{SU (P2D-ø)}	Port P2 input setup time	270			ns
t _{SU (P3D-\$)}	Port P3 input setup time	270			ns
t _{SU (P4D-\$)}	Port P4 input setup time	270			ns
tsu (P5D-#)	Port P5 input setup time	270			ns
th (4-POD)	Port P0 input hold time	20			ns
th (/-P1D)	Port P1 input hold time	20			ns
th (#-P2D)	Port P2 input hold time	20			ns
th (ø-P3D)	Port P3 input hold time	20			ns .
th (ø-P4D)	Port P4 input hold time	20			ns
th (ø-P5D)	Port P5 input hold time	20			ns
t _C	External clock input cycle time	250			ns
tw	External clock input pulse width	75			ns
t _r .	External clock rising edge			25 .	ns
tf	External clock falling edge			25	ns

Eva-chip mode ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 4MHz$, unless otherwise noted)

Cumb al	D				
Symbol	Parameter ·		Тур.	Max.	Unit
t _{SU (POD-¢)}	Port P0 input setup time	270			ns
tsu (P1D-ø)	Port P1 input setup time	270			ns
tsu (P2D-ø)	Port P2 input setup time	270			ns
th (φ-P0D)	Port P0 input hold time	20			ns
th (ø-P1D)	Port P1 input hold time	20			ns
th (ø-P2D)	Port P2 input hold time	20			ns

Memory expanding mode and microprocessor mode

($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 25^{\circ}\text{C}$, $f_{(X_{IN})} = 4\text{MHz}$, unless otherwise noted)

0	Description		Limits		
Symbol	Parameter	Min.	Тур.	Max.	Unit
t _{SU (P2D-ø)}	Port P2 input setup time	270			ns
t _h (φ-P2D)	Port P2 input hold time	20		311	ns

SWITCHING CHARACTERISTICS

Single-chip mode ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 4MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		
	rarameter	rest conditions	Min.	Тур.	Max.	Unit
t _{d(ø-P0Q)}	Port P0 data output delay time				230	ns
t _{d(ø-P1Q)}	Port P1 data output delay time	Fi- 10			230	ns
t _{d(ø-P2Q)}	Port P2 data output delay time	Fig.18			230	ns
t _{d(∳-P3Q)}	Port P3 data output delay time				230	ns
t _{d(ø-P4Q)}	Port P4 data output delay time	Fig.19			230	ns
td(ø-P6Q)	Port P6 data output delay time	Fig.18			230	ns

Eva-chip mode ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, $T_a = 25^{\circ}C$, $f_{(x_{IN})} = 4MHz$, unless otherwise noted)

Cumbal	Parameter	Test conditions		Limits		Unit
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
t _{d(∲-P0A)}	Port P0 address output delay time				250	ns
td(ø-POAF)	Port P0 address output delay time				250	ns
t _{d(ø-P0Q)}	Port P0 data output delay time				200	ns
td(ø-POQF)	Port P0 data output delay time				200	ns
td(ø-P1A)	Port P1 address output delay time				250	ns
td(ø-P1AF)	Port P1 address output delay time				250	ns
t _{d(φ-P1Q)}	Port P1 data output delay time				200	ns
t _{d(∲-P1QF)}	Port P1 data output delay time				200	ns
t _{d(∳-P2Q)}	Port P2 data output delay time				300	ns
t _{d(ø-P2QF)}	Port P2 data output delay time	Fig.18			300	ns
t _{d(ø-R/W)}	R/W signal output delay time	rig.io .			250	ns
t _{d(ø-R/WF)}	R/W signal output delay time	· ·			250	ns
t _{d(∲-P30Q)}	Port P3 ₀ data output delay time				200	ns
td(ø-P30QF)	Port P3 ₀ data output delay time				200	ns
td(ø-sync)	SYNC signal output delay time				250	ns
td(ø-synce)	SYNC signal output delay time				250	ns
t _{d(∳-P31Q)}	Port P3 ₁ data output delay time				200	ns
td(ø-P31QF)	Port P3 ₁ data output delay time				200	ns
td(ø-P32Q)	Port P3 ₂ data output delay time				200	ns
. td(ø-P32QF)	Port P3 ₂ data output delay time	,			200	ns

Memory expanding mode and microprocessor mode

 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, T_a = 25\%, f_{(X_{IN})} = 4MHz, unless otherwise noted)$

Symbol	Parameter	Test conditions	Limits			11-14
	Farameter	rest conditions	Min.	Тур.	Max.	Unit
t _{d(≠-P0A)}	Port P0 address output delay time				250	ns .
t _{d(∳-P1A)}	Port P1 address output delay time				250	ns
t _{d(∳-P2Q)}	Port P2 data output delay time	Fig.18			300	ns
td(ø-P2QF)	Port P2 data output delay time	Fig.16			300	ns
td(≠-8/w)	R/W signal output delay time				250	ns
td(ø-sync)	SYNC signal output delay time				250	ns




Fig.18 Ports P0, P1, P2, P3, P6 test circuit





Fig.19 Port P4 test circuit




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

In eva-chip mode



M50742-XXXSP/FP M50708-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Port P1 output

Port P2 output

Port P2 input

Port P2 input

Port P2 input

Port P3 input

Port P4 input

Port P4 input

Port P5 input

Port P5 input

Port P6 input

Port P7 input

Port P7 input

Port P8 input

Port P9 input

P0 i

- td (ø-sync)

Port P3₀ output (R/W)

Port P3₁ output (SYNC)



M50743-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M50743-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP (flat package type also available). This single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.


The differences between the M50743-XXXSP and the M50743-XXXFP are the package outline and power dissipation ability (absolute maximum ratings).

DISTINCTIVE FEATURES


•	Number of basic instructions 69
0	Memory size ROM ······ 4096bytes
	RAM······128bytes
•	Instruction execution time
	1µs (minimum instructions at 8MHz frequency)
•	Single power supply $f(X_{IN})=8MHz\cdots5V\pm10\%$
•	Power dissipation
	normal operation mode (at 8MHz frequency) ···· 30mW
•	Subroutine nesting ······64 levels (Max.)
•	Interrupt······7 types, 5 vectors
•	8-bit timer ······ 3 (2 when used as serial I/O)
•	Programmable I/O (Ports P0, P1, P2, P3, P4) ······· 40
•	Input ports (Port P5)······
•	Output ports (Port P6) ······
0	Serial I/O (8-bit)

APPLICATION

Office automation equipment VCR, Tuner, Audio-visual equipment







MITSUBISHI MICROCOMPUTERS M50743-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M50743-XXXSP

Parameter			Functions		
Number of basic instructions			69		
Instruction execution time			1µs (minimum instructions, at 8MHz frequency)		
Memory size	ROM		4096bytes		
Memory size	RAM		128bytes		
	INT ₁ , INT ₂	Input	1-bit×1		
Innut/outnut nests	P0, P1, P2, P3, P4	1/0	8-bit×5 (part of P3 is used for serial I/O, timer I/O and interrupt input)		
Input/output ports	P5	Input	8-bit×1		
	P6	Output	8-bit×1		
Serial I/O			8-bit×1		
Timers			8-bit prescalers×2+8-bit timer×3 (2 when serial I/O is used)		
Subroutine nesting			64 levels (max.)		
Interrupts			Two external interrupts, three internal timer interrupts (or timerX2, serial I/OX1)		
Clock generating circuit			Built-in (externally connected ceramic or quartz crystal oscillator)		
Supply voltage			5V±10%		
Power dissipation	At high-speed operation		30mW (at 8MHz frequency)		
Input/Output characteristics	Input/Output voltage		5V		
input/Output characteristics	Output current		5mA (ports P0, P1, P2, P3, P4, P6)		
Memory expansion			Possible		
Operating temperature range			−10~70°C		
Device structure			CMOS silicon gate process		
Dankana	M50743-XXXSP		64-pin shrink plastic molded DIP		
Package	M50743-XXXFP		72-pin plastic molded QFP		



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER M50743-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions	
V _{cc} V _{ss}	Supply voltage		Power supply inputs 5V±10% to V _{CC} , and 0V to V _{SS} .	
CNV _{ss}	CNVss		This is usually connected to V _{SS} .	
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions).If more time is needed for the crystal oscillator to stabilize, this "L" condition should be mained for the required time.	
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock source should be connected the X _{IN} pin and the X _{OUT} pin should be left open.	
X _{OUT}	Clock output	Output		
φ	Timing output	Output	This is the timing output pin.	
CNTR	Timer I/O	1/0	This is an output pin for the timer X.	
ĪNT ₁	Interrupt input	Input	This is the highest order interrupt input pin.	
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed input or output. At reset, this port is set to input mode. The output structure is CMOS output.	
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.	
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.	
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. When serial I/O is used, P3 ₇ , P3 ₆ , P3 ₅ , and P3 ₄ work as $\overline{S_{RDY}}$, CLK, S_{OUT} , and S_{IN} pins, respectively. Also P3 ₃ and P3 ₂ work as CNTR pin and the lowest order order interrupt input pin $(\overline{INT_2})$, respectively.	
P4 ₀ ~P4 ₇	I/O port P4	1/0	Port P4 is an 8-bit I/O port and has basically the same functions as port P0.	
P5 ₀ ~P5 ₇	Input port P5	Input	Port P5 is an 8-bit input port.	
P6 ₀ ~P6 ₇	Output port P6	Output	Port P6 is an 8-bit output port. The output structure is CMOS output.	



BASIC FUNCTION BLOCKS

MEMORY

A memory map for the M50743-XXXSP is shown in Figure 1. Addresses F000₁₆ to FFFF₁₆ are assigned to the built-in ROM area which consists of 4096 bytes.

Addresses $FF00_{16}$ to $FFFF_{16}$ are a special address area (special page). By using the special page addressing mode of the JSR instruction, subroutines addressed on this page can be called with only 2 bytes. Addresses $FFF4_{16}$ to $FFFF_{16}$ are vector addresses used for the reset and inter-

rupts (see interrupt chapter). Addresses 0000_{16} to $00FF_{16}$ are the zero page address area. By using the zero page addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required. The RAM, I/O port, timer, etc., are assigned to this area.

Addresses 0000_{16} to $007F_{16}$ are assigned to the built-in RAM and consist of 128 bytes of static RAM. In addition to data storage, this RAM is used for the stack during subroutine calls and interrupts.




Fig.1 Memory map

CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 2.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the micro-computer. Data operations such as data transfer, Input/Out-put, etc., are executed mainly through accumulator.

INDEX REGISTER X (X)

The index register X is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register X, specifies the real address. When the T flag in the processor status register is set to "1", the index register X itself becomes the address for the second OPERAND.

INDEX REGISTER Y (Y)

The index register Y is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register Y specifies the real address.




Fig.2 Register structure

STACK POINTER (S)

The stack pointer (S) is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subroutine calls. The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

The location of the stack can be determined by the stack page bit (bit 4 at address $00FF_{16}$). When bit 4 is "0" and the contents of the stack pointer is XX_{16} , the stack address is set to $00XX_{16}$. When bit 4 is "1", the stack address is set to $01XX_{16}$. When using this microcomputer in the single-chip mode, the stack page bit must be "0" and the stack pointer should be set at the bottom address of the internal RAM.

When an interrupt occurs, the higher 8 bits of the program counter are pushed into the stack first, and then the lower 8 bits of the program counter are pushed into the stack. After each byte is pushed into the stack, the stack pointer is decremented by one. Next, the contents of the processor status register are pushed into the stack. When the return from interrupt instruction (RTI) is executed, the program counter are processor status register data is pulled off the stack in reverse order from above.

The Accumulator is never pushed into the stack automatically. A Push Accumulator instruction (PHA) is provided to execute this function. Restoring the Accumulator to its previous value is accomplished by the Pull Accumulator instruction (PLA). It is executed in reverse order of the PHA instruction.

The contents of the Processor Status Register (PS) are pushed (pulled) to (from) the stack with the PHP and PLP instructions, respectively. Only the program counter is pushed into the stack during a subroutine call. Therefore, any registers that should not be destroyed should be pushed into the stack manually. The RTS instruction is used to return from a subroutine.

PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L . The program counter is used to indicate the address of the next instruction to be executed.

PROCESSOR STATUS REGISTER (PS)

The processor status register is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flag (C), Zero flag (Z), Overflow flag (V) or the Negative flag (N). Each bit of the register is explained below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic and Logical operation Unit (ALU) immediately after an operation. It also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting and clearing this flac.

2. Zero flag (Z)

This flag is used to indicate if the immediate operation generated a zero result or not. If the result is zero, the zero flag will be set to "1". If the result is not zero, the zero flag will be set to "0".

3. Interrupt disable flag (1)

This flag is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is set to "0", the operations are executed in binary. Decimal correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

When the BRK instruction is executed, the same operations are performed as in an interrupt. The address of the interrupt vector of the BRK instruction is the same as that of the lowest priority interrupt. The contents of the B flag can be checked to determine which condition caused the interrupt. If the BRK instruction caused the interrupt, the break flag will be "1", otherwise it will be "0".

Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i.e., operation results between memories 1 and 2 are stored in the accumulator). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the index X mode flag, respectively.



7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a signed binary number. When the result exceeds +127 or -128, the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the overflow flag. The overflow flag is reset by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is set to "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the negative flag. There are no instructions for directly setting or resetting the negative flag.

Table 1 Interrupt vector address and priority

Interrupt	Priority	Vector address
RESET	1	FFFF ₁₆ , FFFE ₁₆
ĪNT ₁	2	FFFD ₁₆ , FFFC ₁₆
Timer X	3	FFFB ₁₆ , FFFA ₁₆
Timer 1	4	FFF9 ₁₆ , FFF8 ₁₆
Timer 2 or serial I/O	5	FFF7 ₁₆ , FFF6 ₁₆
INT ₂ (BRK)	6	FFF5 ₁₆ , FFF4 ₁₆

INTERRUPT

The M50743-XXXSP can be interrupted from seven souces; $\overline{\text{INT}_1}$, timer X, timer 1, timer 2/serial I/O, or $\overline{\text{INT}_2}/\text{BRK}$ instruction

However, the $\overline{INT_2}$ pin is used with port P3₂ and the corresponding directional register bit should be set to "0" when P3₂ is used as an interrupt input pin.

The value of bit 2 of the serial I/O mode register (address $00F6_{16}$) determine whether the interrupt is from timer 2 or from serial I/O. When bit 2 is "0" the interrupt is from timer 2, and when bit 2 is "1" the interrupt is from serial I/O. Also, when the bit 2 is "1", parts of port P3 are used for serial I/O. These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same functions as the interrupts.

When an interrupt is accepted, the contents of certain registers are pushed into specified locations, (as discussed in the stack pointer section) the interrupt disable flag I is set, the program jumps to the address specified by the interrupt vector, and the interrupt request bit is cleared automatically. The reset interrupt is the highest priority interrupt and can never be inhibited. Except for the reset interrupt, all interrupt are inhibited when the interrupt disable flag is set to "1". All of the other interrupts can further be controlled individually via the interrupt control register shown in Figure 3. An interrupt is accepted when the interrupt enable bit and




Fig.3 Interrupt control



M50743-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

the interrupt request bit are both "1" and the interrupt disable flag is "0".

The interrupt request bits are set when the following conditions occur:

- (1) When the $\overline{INT_1}$ or $\overline{INT_2}$ pins go from "H" to "L"
- (2) When the contents of timer X, timer 1, timer 2 (or the serial I/O counter) go to "0"

These request bits can be reset by the program but can not be set by the program. However, the interrupt enable bit can be set and reset by the program.

Since the BRK instruction and the $\overline{\text{INT}_2}$ interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if $\overline{\text{INT}_2}$ generated the interrupt.

TIMER

The M50743-XXXSP has three timers; timer X, timer 1, and timer 2. Since P3 (in serial I/O mode) and timer 2 use some of the same architecture, they cannot be used at the same time (see serial I/O section). Timer X has four modes which can be selected by bit 2 and 3 of the timer control register. When the timer X count stop bit (bit 5) is set to "1", the timer X will stop regardless of which mode it is in. A block diagram of timer X, timer 1 and timer 2 is shown in Figure 4.

The $P3_3/CNTR$ pin cannot be used as CNTR when $P3_3$ is being used in the normal I/O mode.

Timer 1 and timer 2 share with a prescaler. This prescaler has an 8-bit programmable latch used as a frequency divider. The division ratio is defined as 1/(n+1), where n is the decimal contents of the prescaler latch. All three timers are down-count timers which are reloaded from the timer latch following the zero cycle of the timer (i.e. the cycle after the timer counts to zero).




Fig. 4 Block diagram of timer X, timer1, timer2

The timer interrupt request bit is set to "1" during the next clock pulse after the timer reaches zero. The interrupt and timer control registers are located at addresses 00FE₁₆ and 00FF₁₆, respectively (see Interrupt section). The four modes of timer X as follows:

(1) Timer mode [00]

In this mode the clock is driven by the oscillator frequency divided by 16. When the timer down-counts to zero, the timer interrupt request bit is set to "1" and the contents of the timer's latch is reloaded into the timer and the counting begins again.

- (2) Pulse output mode [01]
 - In this mode, the polarity of the CNTR signal is reversed each time the timer down-counts to zero.
- (3) Event counter mode [10]

This mode operates in the same manner as the timer mode except, the clock source is input to the CNTR pin. This mode will allow an interrupt to be generated whenever a specified number of external events have been generated. The timer down-counts every rising edge of the clock sourse.

(4) Pulse width measurement mode [11]

This mode measures the pulse width (between lows) input to the CNTR pin. The timer, driven by the oscillator frequency divided by 16, continues counting during the low cycle of the CNTR pin. When the-timer contents reaches "0", the interrupt request bit is set to "1", the timer's reload latch is reloaded and the counting resumes.

The structure of the timer control register is shown in Figure 5.

When the STP instruction is executed, or after reset, the prescaler and timer latch are set to FF₁₆ and 01₁₆, respectively. Also, when the STP instruction is executed, the oscillator's frequency (divided by 16) will become the counting source, regardless of the timer X mode setting. This state will be released when the timer X interrupt request bit is set to "1", or after a reset. Timer X will then enter the mode specified by its mode bits. For more details on the STP instruction, refer to the oscillation circuit section.




Fig.5 Structure of timer control register



SERIAL I/O

A block diagram of the serial I/O is shown in Figure 6. In the serial I/O mode the receive raady signal $(\overline{S_{RDY}})$, synchronous input /output clock (CLK), and the serial I/O pins (S_{OUT} , S_{IN}) are used as P3₇, P3₆, P3₅, and P3₄, respectively. The serial I/O mode register (address 00F6₁₆) is 4-bit register. Bits 1 and 0 of this register is used to select a synchronous clock source.

When these bits are (00) or (01), an external clock from P3₆ is selected. When these bits are (10), the overflow signal from timer 2, divided by two, becomes the synchronous clock. Therefore, changing the timer period will change the

transfer speed. When the bits are (11), oscillator frequency divided by 16, becomes the clock

Bit 2 and 3 decide whether parts of P3 will be used as a serial I/O or not. When bit 2 is a "1", $P3_6$ becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from $P3_6$. If an external synchronous clock is selected, the clock is input to $P3_6$ and $P3_5$ will be a serial output and $P3_4$ will be a serial input. To use $P3_4$ as a serial input, set the directional register bit which corresponds to $P3_4$ to "0". For more information on the directional register, refer to the I/O pin section.

To use the serial I/O, bit 2 needs to be set to "1", if it is "0"




Fig.6 Block diagram of serial I/O

 $P3_6$ will function as a normal I/O. Interrupts will be generated from the serial I/O counter instead of timer 2. Bit 3 determines if $P3_7$ is used as an output pin for the receive data ready signal (bit 3=1, $\overline{S_{RDY}}$) or used as normal I/O pin (bit 3=0). The serial I/O function is discussed below. The function of the serial I/O differs depending on the clock source; external clock or internal clock.

Internal Clock—The \overline{S}_{RDY} signal becomes "H" during transmission or while dummy data is stored in the serial I/O register (address $00F7_{16}$). After the falling edge of the write signal, the \overline{S}_{RDY} signal becomes low signaling that the M50743-XXXSP is ready to receive the external serial data. The \overline{S}_{RDY} signal goes "H" at the next falling edge of the transfer clock. The serial I/O counter is set to 7 when data is stored in the serial I/O register. At each falling edge of

the transfer clock, serial data is output to $P3_5$. During the rising edge of this clock, data can be input from $P3_4$ and the data in the serial I/O register will be shifted 1 bit.

Data is output starting with the LSB. After the transfer clock has counted 8 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interrpt request bit will be set.

External Clock—If an external clock is used, the interrupt request will be sent after the transfer clock has counted 8 times but transfer clock will not stop.

Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 500kHz at a duty cycle of 50%. The timing diagram is shown in Figure 7. An example of communication between two M50743-XXXSPs is shown in Figure 8.




Fig.7 Serial I/O timing




Fig.8 Example of serial I/O connection

RESET CIRCUIT

The M50743-XXXSP is reset according to the sequence shown in Figure 9. It starts the program from the address formed by using the content of address FFFF₁₆ as the high order address and the content of the address FFFF₁₆ as the low order address, when the $\overline{\text{RESET}}$ pin is held at "L" level for more than $2\mu s$ while the power voltage is in the recom-

mended operating condition and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 10. An example of the reset circuit is shown in Figure 11. When the power on reset is used, the $\overline{\text{RESET}}$ pin must be held "L" until the oscillation of $X_{\text{IN-}}X_{\text{OUT}}$ becomes stable.





Fig.9 Timing diagram at reset



M50743-XXXSP
RESET V_{CC}
28

M50743-XXXSP
RESET V_{CC}
28

Supply voltage detection circuit

Fig.11 Example of reset circuit

Fig.10 Internal state of microcomputer at reset



M50743-XXXSP/FP

I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with CMOS output.

As shown in the memory map (Figure 1), port P0 can be accessed at zero page memory address $00E0_{16}$. Port P0 has a directional register (address $00E1_{16}$) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a previously output value to be read correctly even though the output voltage level is shifted up or down. Pins set as input are in the floating state and the signal levels can thus be read. When data is written into the input port, the data is latched only to the port latch and the pin still remains in the floating state.

Depending on the contents of the processor status register (bit 0 and bit 1 at address $00FF_{16}$), four different modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and evaluation chip mode. These modes (excluding single-chip mode) have a multiplexed address output function in addition to the I/O function. For more details, see the processor mode information.

(2) Port P1

In the single-chip mode, port P1 has the same function as P0. In the other modes, P1's functions are slightly different from P0's. For more details, see the processor mode information.

(3) Port P2

In the single-chip mode, port P2 has the same function as P0. In the other modes, P2's functions are slightly different from P0's.

For more details, see the processor mode information.

(4) Port P3

In the single-chip mode, port P3 has the same function as P0. In the other modes, P3's functions are slightly different from P0's. Port P3 can also be used as serial I/O, $\overline{INT_2}$ and I/O pins for timer X. For more details, see the processor mode information.

(5) Port P4

Port P4 has the same function as port P0 in the singlechip mode. This function does not change even though the processor mode changes.

(6) Port P5

Port P5 is an input port.

(7) Port P6

Port P6 is a CMOS output port. See Figure 12 for more details.

(8) Clock φ output pin

In normal conditions, the oscillator frequency divided by four is output as ϕ .

(9) INT pin

The $\overline{INT_1}$ pin is an interrupt input pin. The $\overline{INT_1}$ interrupt request bit (bit 7 at address $00FE_{16}$) is set to "1" when the input level of this pin changes from "H" to "L".

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(10) $\overline{INT_2}$ pin (P3₂/ $\overline{INT_2}$ pin)

The $\overline{INT_2}$ pin is an interrupt input pin used with P3₂. To use this pin as an interrupt pin, set the corresponding bit in the directional register to input ("0"). When this signal level changes from "H" to "L", the interrupt request bit (bit 1 at address $00FE_{16}$) is set to "1".

(11) CNTR pin (P3₃/CNTR pin)

The P3₃/CNTR pin is an I/O pin of timer X. To use this pin as the timer X input pin, set the corresponding directional register bit to input ("0"). In the event counter mode, CNTR becomes the input pin of the external pulse. In the pulse output mode, the CNTR output changes polarity each time the contents of timer X goes to "0". In the pulse width measurement mode, the pulse to be measured is input to this pin.






Fig.12 Block diagram of port P0 \sim P6 (single-chip mode) and output format of ϕ

M50743-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROCESSOR MODE

By changing the contents of the processor mode bit (bit 0 and 1 at address $00FF_{16}$), four different operation modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and evaluation chip (evachip) mode. In the memory expanding mode, microprocessor mode and eva-chip mode, ports $P0 \sim P3$ can be used as multiplexed I/O for address, data and control signals, as well as the normal functions of the I/O ports.

Figure 14 shows the functions of ports P0~P3.

The memory map for the single-chip mode is illustrated in Figure 1 and for other modes, in Figure 13.

By connecting CNV_{SS} to V_{SS} , all four modes can be selected through software by changing the processor mode bits. Connecting CNV_{SS} to V_{CC} automatically forces the microcomputer into microprocessor mode. Supplying 10V to CNV_{SS} places the microcomputer in the eva-chip mode. The four different modes are explained as follows:




Fig.13 External memory area in processor mode

(1) Single-chip mode [00]

The microcomputer will automatically be in the single-chip mode when started from reset, if CNV_{SS} is connected to V_{SS} . Ports $P0 \sim P3$ will work as original I/O ports

(2) Memory expanding mode [01]

The microcomputer will be placed in the memory expanding mode when CNV_{SS} is connected to V_{SS} and the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient.

In this mode, port P0 and port P1 are as a system address bus and the original I/O pin function is lost. Port P2 becomes the data bus of $D_7 \sim D_0$ (including instruction code) and loses its normal I/O functions. Pins P3₁ and P3₀ output the SYNC and R/W control signals, respectively when ϕ enters into the "H" state. Port P3₂ functions as an input port during this same transition.

3) Microprocessor mode [10]

After connecting CNV_{SS} to V_{CC} and initiating a reset, the microcomputer will automatically default to this mode

In this mode, port P0 and P1 are used as the system address bus and the original function of the I/O pins is lost. Port P2 becomes the databus $(D_7 \sim D_0)$ and loses its normal I/O functions. Port P3₁ and P3₁ and P3₀ become the SYNC and R/\overline{W} pins, respectively and the normal I/O functions are lost.

(4) Eva-chip mode [11]

When 10V is supplied to CNV_{SS} pin, the microcomputer is forced into the eva-chip mode. The main purpose of this mode is to evaluate ROM programs prior to masking them into the microcomputer's internal ROM.

In this mode, the internal ROM is inhibited so the external memory is requierd.

The lower 8 bits of address data for port P0 is output when ϕ goes to "H" state. When ϕ goes to the "L" state, P0 retains its original I/O functions.

Port P1's higher 8 bits of address data are output when ϕ goes to "H" state and as it changes back to the "L" state it retains its original I/O functions. Port P2 retains its original output functions while ϕ is at the "H" state, and works as a data bus of $D_7 \sim D_0$ (including instruction code) while at the "L" state. Pins P3₁ and P3₀ output the SYNC and R/W control signals, respectively while ϕ is in the "H" state. When in the "L" state, P3₁ and P3₀ retain their original I/O function.

The R/W output is used to read/write from/to the outside. When this pin is in the "H" state, the CPU reads data, and when in the "L" state, the CPU writes data.

The SYNC is a synchronous signal which goes to the "H" state when it fetches the OP CODE.

The relationship between the input level of CNV_{SS} and the processor mode is shown in Table 2.



	CM ₁	0	1.	0	1
	СМ₀	0	1	1	0
Port	Mode	Single-chip mode	Eva-chip mode	Memory expanding mode	Microprocessor mode
Port F	20	ports P0 ₇ ~P0 ₀ 1/O port	Ports $P0_7 \sim P0_0$	Ports $P0_7 \sim P0_0$ Address $A_7 \sim A_0$	Same as left
Port F	21	ø∫ Ports P1 ₇ ∼P1 ₀ X I/O port	Ports $P1_7 \sim P1_0$ $Address A_{15} \sim A_8$ I/O port	Ports $P1_7 \sim P1_0$ $Address A_{15} \sim A_8$	Same as left
Port F	P2	Ports $P2_7 \sim P2_0$ 1/O port	Ports $P2_7 \sim P2_0$ $ \begin{array}{c} \text{Output} \\ \text{port} \end{array} $ $ \begin{array}{c} \text{Data} \\ \text{D}_7 \sim \text{D}_0 \end{array} $	Ports $P2_7 \sim P2_0$	Same as left
Port P	3	Ports P3 ₇ ~P3 ₀	Ports P3 ₇ ~P3 ₂ I/O port Port P3 ₁ SYNC I/O port Port P3 ₀ R/W I/O port	Ports P3 ₇ ~P3 ₂ X I/O port Port P3 ₁ X SYNC Port P3 ₀ R/W	Same as left

Fig.14 Processor mode and functions of port P0~P3

Table 2 Relationship between CNV_{SS} pin input level and processor mode

CNVss	Mode	Explanation
Vss	Single-chip mode	The single-chip mode is set by the reset.
	Memory expanding mode	All modes can be selected by changing the processor mode bit with the program.
	Eva-chip mode	
	Microprocessor mode	
V _{cc}	Eva-chip mode	The microprocessor mode is set by the reset.
	Microprocessor mode	Eva-chip mode can be also selected by changing the processor mode bit with the program.
10V	Eva-chip mode	Eva-chip mode only.



CLOCK GENERATING CIRCUIT

The built-in clock generating circuits are shown in Figure 17.

When the STP instruction is executed, the oscillation of internal clock ϕ is stopped in the "H" state.

Also, the prescaler X and timer X are loaded with FF_{16} and 01_{16} , respectively. The oscillator (dividing by 16) is then connected to the prescaler input. This connection is cleard when timer X overflows or the reset is in, as discussed in the timer section

The oscillator is restarted when an interrupt is accepted. However, the internal clock ϕ keeps its "H" level until timer X overflows.

This is because the oscillator needs a set-up period if a ceramic or a quartz crystal oscillator is used

When the WIT instruction is executed, the internal clock ϕ stops in the "H" level but the oscillator continues running. This wait state is cleared when an interrupt is accepted. Since the oscillation does not stop, the next instructions are executed at once.

To return from the stop or the wait status, the interrupt enable bit must be set to "1" before executing STP or WIT instruction. Especially, to return from the stop status, the timer X count stop bit (bit 5 of address $00FF_{16}$) must be set to "0" before executing STP instruction.

The circuit example using a ceramic oscillator (or a quartz crystal oscillator) is shown in Figure 15.

The constant capacitance will differ depending on which oscillator is used, and should be set to the manufactures

suggested value.

The example of external clock uasge is shown in Figure 16. X_{IN} is the input, and X_{OUT} is open.




Fig.15 External ceramic resonator circuit




Fig.16 External clock input circuit




Fig.17 Block diagram of clock generating circuit

MITSUBISHI MICROCOMPUTERS M50743-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROGRAMMING NOTES

- (1) The frequency ratio of the timer and the prescaler is 1/(n+1)
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) Reading the timer and prescaler must be avoided while the input to the prescaler is changing.
- (4) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (5) A NOP instruction must be used after the execution of a PLP instruction.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mark specification form
- (3) ROM data ······ EPROM 3sets

MITSUBISHI MICROCOMPUTERS M50743-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		-0.3~7	٧
Vı	Input voltage, RESET, XIN, INT1, P50~P57		-0.3~7	٧
Vı	Input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇		-0.3~V _{cc} +0.3	V
Vı	Input voltage, CNVss	With respect to V _{SS} .	-0.3~13	V
Vo	Output voltage, P0 ₀ \sim P0 ₇ , P1 ₀ \sim P1 ₇ , P2 ₀ \sim P2 ₇ P3 ₀ \sim P3 ₇ , P4 ₀ \sim P4 ₇ , P6 ₀ \sim P6 ₇ X _{OUT} , ϕ	Output transistors cut-off.	-0.3~V _{cc} +0.3	٧
Pd	Power dissipation	T _a = 25℃	1000(Note 1)	mW
Topr	Operating temperature		-10~70	°C
Tstg	Storage temperature		−40~125	°C

Note 1: 300mW for QFP types.

RECOMMENDED OPERATING CONDITIONS ($T_a = -10 \sim 70^{\circ}C$, $V_{cc} = 5V \pm 10\%$, unless otherwise noted)

0	Parameter		Limits			
Symbol	Parameter	Min.	Nom.	Max.	Unit	
V _{cc}	Supply voltage	4.5	5	5.5	V	
V _{SS}	Supply voltage		0		V	
	"H" input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇					
V_{IH}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇	0.8V _{CC}		Vcc	V	
	INT ₁ , RESET, X _{IN} , CNV _{SS}					
	"L" input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇					
VIL	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇	0		0. 2V _{CC}	V	
	INT ₁ , CNV _{SS}					
VIL	"L" input voltage, RESET	0		0.12V _{cc}	V	
VIL	"L" input voltage, X _{IN}	0		0.16V _{cc}	V	
	"L" peak output current, P00~P07, P10~P17					
I _{OL} (peak)	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			10	mA	
	P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇					
	"L" average output current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇					
IoL(avg)	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			5	mA	
	P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇ (Note 3)					
	"H" peak output current, P00~P07, P10~P17					
I _{OH} (peak)	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			-10	mA	
	P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇					
	"H" average output current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇					
I _{он(avg)}	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			-5	mA	
	P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇ (Note 3)					
f _(XIN)	Internal clock oscillating frequency			8	MHz	

Note 2 : I_{oL(avg)}, I_{oH(avg)} is the average current in 100ms.
3 : The total of I_{oL(peak)} of P0, P1, P2, P3, P4 and P6 should be 80mA max.

The total of lon(peak) of P0 and P1 should be 30mA max.

The total of lon(peak) of P2 should be 50mA max.

The total of lon(peak) of P3, P4 and P6 should be 30mA max.

M50743-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($v_{cc} = 5v$, $v_{ss} = 0v$, $\tau_a = 25^{\circ}c$, $f_{(x_{IN})} = 8$ MHz, unless otherwise noted)

Symbol	Parameter	er Test conditions		Limits			Unit
Symbol	. Parameter	Test co	rest conditions		Тур.	Max.	Unit
V _{OH}	"H" output voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇	$I_{OH} = -10$ mA		3			٧
V _{OH}	"H" output voltage; φ	$I_{OH} = -2.5 \text{mA}$		3			V
V _{OL}	"L" output voltage, P0 ₀ ~ P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇	I _{OL} = 10mA				2	V
VoL	"L" output voltage, φ	$I_{OL} = 5mA$				2	V
$V_{T+}-V_{T-}$	Hysteresis, P3 ₆	When used as CLK in	put	0.3		1	V
V _{T+} -V _{T-}	Hysteresis, INT ₁			0.3		1	. V
$\overline{V_{T+}-V_{T-}}$	Hysteresis, P3 ₂	When used as INT ₂		0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis, P3 ₃	When used as CNTR		0.3		1 ·	V
$V_{T+}-V_{T-}$	Hysteresis, RESET				0.5	0.7	V
$V_{T+}-V_{T-}$	Hysteresis, X _{IN}			0.1		0.5	V
IIL	"L" input current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ P6 ₀ ~P6 ₇ , INT ₁ , RESET, X _{IN}	$V_i = 0V$				— 5	μΑ
l _{IH}	"H" input current, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$ $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P5_0 \sim P5_7$ $P6_0 \sim P6_7$, $\overline{INT_1}$, \overline{RESET} , X_{IN}	$V_1 = 5V$				5	μА
V _{RAM}	RAM holding voltage	When clock stops		2			V
		Output ned enen	f _(XIN) = 8MHz Square wave		6	12	mA
Icc	Supply current , ,	Output port open; other ports are con-	T _a =25℃ At clock stops			1	μΑ
		nected to V _{SS} .	T _a =70°C At clock stops			10	μΑ

TIMING REQUIREMENTS

Single-chip mode ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, $T_a = 25^{\circ}$ C, $f_{(X_{IN})} = 8MHz$, unless otherwise noted)

0 1 1	Decemptor			1111	
Symbol	Parameter	· Min.	`Тур.	Max.	Unit
t _{Su (POD-ø)}	Port P0 input setup time	200			ns
t _{Su (P1D-ø)}	Port P1 input setup time	200			ns
t _{Su (P2D-ø)}	Port P2 input setup time	200			ns
t _{su (P3D-ø)}	Port P3 input setup time	200			ns
t _{SU (P4D-¢)}	Port P4 input setup time	200			ns
t _{SU (P5D-ø)}	Port P5 input setup time	200	,.		ns
t _{h (φ-P0D)}	Port P0 input hold time	20			ns
t _{h (φ-P1D)}	Port P1 input hold time	20			ns
t _{h (ø-P2D)}	Port P2 input hold time	20			ns
t _{h (φ-P3D)}	Port P3 input hold time	20			ns
t _{h (φ-P4D)}	Port P4 input hold time	20			ns
t _{h (φ-P5D)}	Port P5 input hold time	20			ns
t _C	External clock input cycle time	125			ns
t _W	External clock input pulse width	62			ns
tr	External clock rising edge			20	ns
t _f	External clock falling edge			20	ns

Eva-chip mode ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 8MHz$, unless otherwise noted)

	P		Limits		
Symbol	Parameter	Min.	Тур.	Max.	Unit
t _{SU} (POD-¢)	Port P0 input setup time	200			ns
t _{SU (P1D-¢)}	Port P1 input setup time	200			ns
t _{SU (P2D-¢)}	Port P2 input setup time	200			ns
th (#-POD)	Port P0 input hold time	20			ns
th (#-P1D)	Port P1 input hold time	. 20			ns
th (4-P2D)	Port P2 input hold time	20			ns

Memory expanding mode and microprocessor mode

 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, T_a = 25^{\circ}C, f_{(X_{IN})} = 8MHz, unless otherwise noted)$

Combal		Limits			Unit
Symbol	Parameter	Min.	Тур.	Max.	Unit
t _{Su (P2D-≠)}	Port P2 input setup time	150			ns
th (d-P2D)	Port P2 input hold time	20			ns

SWITCHING CHARACTERISTICS

Single-chip mode ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 8MHz$, unless otherwise noted)

0		T 1		11-11			
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t _{d(ø-P0Q)}	Port P0 data output delay time				200	ns	
t _{d(ø-P1Q)}	Port P1 data output delay time				200	ns	
t _{d(∳-P2Q)}	Port P2 data output delay time	F:- 10			200	ns	
t _{d(φ-P3Q)}	Port P3 data output delay time	- Fig.18			200	ns	
t _{d(∳-P4Q)}	Port P4 data output delay time	1			200	ns	
td(ø-P6Q)	Port P6 data output delay time	1			200	ns	

Eva-chip mode ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 8MHz$, unless otherwise noted)

	Parameter	T	Limits			
Symbol		Test conditions	Min.	Тур.	Max.	Unit
t _{d(ø-P0A)}	Port P0 address output delay time				150	ns
td(ø-POAF)	Port P0 address output delay time				150	ns
td(ø-POQ)	Port P0 data output delay time				200	ns
td(ø-POQF)	Port P0 data output delay time				150	ns
td(ø-P1A)	Port P1 address output delay time				150	ns
td(ø-P1AF)	Port P1 address output delay time				150	ns
td(ø-P1Q)	Port P1 data output delay time				200	ns
td(ø-P1QF)	Port P1 data output delay time				150	ns
t _{d(ø-P2Q)}	Port P2 data output delay time	T 10			150	ns
td(ø-P2QF)	Port P2 data output delay time	Fig.18			150	ns
t _{d(ø-R/W)}	R/W signal output delay time				150	ns
t _{d(ø-R/WF)}	R/W signal output delay time				150	ns
t _{d(ø-P30Q)}	Port P3 ₀ data output delay time				200	ns
td(ø-P3nQF)	Port P3 ₀ data output delay time				150	ns
td(ø-sync)	SYNC signal output delay time				150	ns
td(ø-SYNCF)	SYNC signal output delay time				150	ns
t _{d(ø-P31Q)}	Port P3 ₁ data output delay time				200	ns
td(ø-P31QF)	Port P3 ₁ data output delay time				150	ns

Memory expanding mode and microprocessor mode

 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, T_a = 25^{\circ}C, f_{(X_{IN})} = 8MHz, unless otherwise noted)$

0	· Parameter	To all and distance	Limits			
Symbol		Test conditions	Min.	Тур.	Max.	Unit
td(ø-POA)	Port P0 address output delay time				150	ns
t _{d(ø-P1A)}	Port P1 address output delay time	1			150	ns
t _{d(ø-P2Q)}	Port P2 data output delay time	F:- 10			200	ns
td(ø-P2QF)	Port P2 data output delay time	Fig.18	40		150	ns
t _{d(ø-R/W)}	R/W signal output delay time				150	ns
td(ø-sync)	SYNC signal output delay time				150	ns






Fig.18 Port P0~P4 and port P6 test circuit






In eva-chip mode



In memory expanding mode and microprocessor mode



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M50744-XXXSP and the M50746-XXXSP are single-chip microcomputers designed with CMOS silicon gate technology. Both are housed in a 64-pin shrink plastic molded DIP (flat package type also available). These single-chip microcomputers are useful for business equipment and other consumer applications.

In addition to their simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

The differences between the M50744-XXXSP and the M50746-XXXSP are noted below. The following explanations apply to the M50744-XXXSP. Specification variations for other chips are noted accordingly.

Type name	ROM size
M50744-XXXSP	4096bytes
M50746-XXXSP	6144bytes


The differences between the M50744-XXXSP and the M50744-XXXFP are the package outline and power dissipation ability (absolute maximum ratings).

DISTINCTIVE FEATURES

•	Number of basic in	structions 69
•	Memory size RO	M ······4096 bytes (M50744-XXXSP)
		6144 bytes (M50746-XXXSP)
	RAN	// 144bytes
•	Instruction execution	on time
	······ 2μs (min	mum instructions at 4MHz frequency)
•	Single power supp	$Iy f(X_{IN}) = 4MHz \cdots 5V \pm 10\%$
•	Power dissipation	
	normal operation	mode (at 4MHz frequency) ···· 15mW
•	Subroutine nesting	72 levels (Max.)
•		·····6 types, 5 vecters
•	8-bit timer ·······	3
•	Programmable I/O	(Ports P0, P1, P2, P3, P4) ····· 40
•	Input ports (Port P	5)8
•	Output ports (Port	P6) ······4
•	A-D converter ······	······ 8-bit successive approximation
•	D-A converter	
•	8-bit PWM function	· · · · · · · · · · · · · · · · · · ·
•	Watchdog timer	

APPLICATION

Office automation equipment VCR, Tuner, Audio-visual equipment




SINGLE-CHIP

8-BIT

CMOS

MICROCOMPUTER



MITSUBISHI MICROCOMPUTERS

M50744-XXXSP/FP M50746-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M50744-XXXSP

Parameter			Functions		
Number of basic instructions			69		
Instruction excution time			2μs (minimum instructions at 4MHz frequency)		
	ROM		4096bytes (6144bytes for M50746-XXXSP)		
Memory size	RAM		144bytes		
	INT ₁	Input	1-bitX1		
1/0	P0, P1, P2, P3, P4	1/0	8-bit×5(Part of P3 used with timer I/O and interrupt input)		
I/O ports	P5	Input	8-bit×1		
	P6	Output	4-bit×1		
Timers			8-bit prescaler×2+8-bit timer×3		
A-D converter			8-bit× 1 (4 channels)		
D-A converter			5-bit×1		
Pulse width modulator		*	8-bit×1		
Watchdog timer			15-bit×1		
Subroutine nesting			72 levels (max.)		
Interrupt			2 external interrupts, 3 internal timer interrupts		
Clock generating circuit			Built-in (externally connected ceramic or quartz crystal oscillator)		
Supply voltage			5V±10%		
Power dissipation	High-speed operation		15mW (at 4MHz frequency)		
1/0 -1	I/O voltage		12V (Ports P0, P1, P3, P4, P5, P6, INT ₁)		
I/O characteristics	Output current		5mA (Ports P0, P1, P2, P3, P4)		
Memory expansion			Possibe		
Operating temperature range			-10~70℃		
Device structure			CMOS silicon gate process		
	M50744-XXXSP, M50746-X	XXSP	64-pin shrink plastic molded DIP		
Package	M50744-XXXFP, M50746-X	XXFP	72-pin plastic molded QFP		



MITSUBISHI MICROCOMPUTERS

M50744-XXXSP/FP M50746-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions	
V _{cc} V _{ss}	Supply voltage		Power supply inputs 5V \pm 10% to V _{CC1} and 0V to V _{SS} .	
CNVss	CNV _{SS}		This is usually connected to V _{SS} .	
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 2μ s (under normal V conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be matained for the required time.	
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a	
X _{OUT}	Clock output	Output	quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the clock source should be connected the X_{IN} pin and the X_{OUT} pin should be left open.	
φ	Timing output	Output	This is the timing output pin.	
ĪNT ₁	Interrupt input	Input	This is the highest order interrupt input pin.	
AV _{SS}	Voltage input for A-D and D-A		This is GND input pin for the A-D and D-A converters.	
V _{REF}	Reference voltage input	Input	This is reference voltage input pin for the A-D and D-A converters.	
D-A	D-A output	Output	This is output pin from the D-A converter.	
PWM	PWM output	Output	This is output pin from the pulse width modulator. The output structure is N-channel open drain.	
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open drain.	
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.	
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0, but the output structure is CMOS output.	
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. P3 ₃ and P3 ₂ work as CNTR pin and the lowest interrupt input pin (INT ₂), respectively.	
P4 ₀ ~P4 ₇	I/O port P4	1/0	Port P4 is an 8-bit I/O port and has basically the same functions as port P0. P4 ₄ ~P4 ₇ work as analog in port AN ₄ ~AN ₇ .	
P5 ₀ ~P5 ₇	Input port P5	Input	Port P5 is an 8-bit input port. P5 ₄ ~P5 ₇ can be used as the edge sense inputs.	
P6 ₀ ~P6 ₃	Output port P6	Output	Port P6 is a 4-bit output port. The output structure is N-channel open drain.	



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

MEMORY

A memory map for the M50744-XXXSP is shown in Figure 1. Addresses F000₁₆ to FFFF₁₆ are assigned to the built-in ROM area which consists of 4096 bytes.

Addresses $E800_{16}$ to $FFFF_{16}$ are the ROM address area assigned to the M50746-XXXSP.

Addresses FF00₁₆ to FFFF₁₆ are a special address area (special page). By using the special page addressing mode of the JSR instruction, subroutines addressed on this page can be called with only 2 bytes. Addresses FFF4₁₆ to

FFFF₁₆ are vector addresses used for the reset and interrupts (see interrupt chapter). Addresses 0000₁₆ to 00FF₁₆ are the zero page address area. By using the zero page addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required. The RAM, I/O port, timer, etc., are assigned to this area.

Addresses 0000_{16} to $008F_{16}$ are assigned to the built-in RAM and consist of 144 bytes of static RAM. In addition to data storage, this RAM is used for the stack during subroutine calls and interrupts.




Fig.1 Memory map

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 2.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the micro-computer. Data operations such as data transfer, Input/Out-put, etc., are executed mainly through accumulator.

INDEX REGISTER X (X)

The index register X is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register X, specifies the real address. When the T flag in the processor status register is set to "1", the index register X itself becomes the address for the second OPERAND.

INDEX REGISTER Y (Y)

The index register Y is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register Y specifies the real address.




Fig.2 Register structure

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

STACK POINTER (S)

The stack pointer (S) is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subroutine calls. The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

The location of the stack can be determined by the stack page bit (bit 4 at address $00FF_{16}$). When bit 4 is "0" and the contents of the stack pointer is XX_{16} , the stack address is set to $00XX_{16}$. When bit 4 is "1", the stack address is set to $01XX_{16}$. When using this microcomputer in the single-chip mode, the stack page bit must be "0" and the stack pointer should be set at the bottom address of the internal RAM.

When an interrupt occurs, the higher 8 bits of the program counter are pushed into the stack first, and then the lower 8 bits of the program counter are pushed into the stack. After each byte is pushed into the stack, the stack pointer is decremented by one. Next, the contents of the processor status register are pushed into the stack. When the return from interrupt instruction (RTI) is executed, the program counter are processor status register data is pulled off the stack in reverse order from above.

The Accumulator is never pushed into the stack automatically. A Push Accumulator instruction (PHA) is provided to execute this function. Restoring the Accumulator to its previous value is accomplished by the Pull Accumulator instruction (PLA). It is executed in reverse order of the PHA instruction.

The contents of the Processor Status Register (PS) are pushed (pulled) to (from) the stack with the PHP and PLP instructions, respectively. Only the program counter is pushed into the stack during a subroutine call. Therefore, any registers that should not be destroyed should be pushed into the stack manually. The RTS instruction is used to return from a subroutine.

PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L . The program counter is used to indicate the address of the next instruction to be executed.

PROCESSOR STATUS REGISTER (PS)

The processor status register is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flag (C), Zero flag (Z), Overflow flag (V) or the Negative flag (N). Each bit of the register is explained below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic and Logical operation Unit (ALU) immediately after an operation. It also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting and clearing this flag.

2. Zero flag (Z)

This flag is used to indicate if the immediate operation generated a zero result or not. If the result is zero, the zero flag will be set to "1". If the result is not zero, the zero flag will be set to "0".

3. Interrupt disable flag (I)

This flag is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is set to "0", the operations are executed in binary. Decimal correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

When the BRK instruction is executed, the same operations are performed as in an interrupt. The address of the interrupt vector of the BRK instruction is the same as that of the lowest priority interrupt. The contents of the B flag can be checked to determine which condition caused the interrupt. If the BRK instruction caused the interrupt, the break flag will be "1", otherwise it will be "0".

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i.e., operation results between memories 1 and 2 are stored in the accumulator). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the index X mode flag, respectively.



7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a signed binary number. When the result exceeds +127 or -128, the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the overflow flag. The overflow flag is reset by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is set to "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the negative flag. There are no instructions for directly setting or resetting the negative flag.

Table 1 Interrupt vector address and priority

Interrupt	Priority	Vector address		
RESET	1	FFFF ₁₆ , FFFE ₁₆		
ĪNT ₁	. 2	FFFD ₁₆ , FFFC ₁₆		
Timer X	3	FFFB ₁₆ , FFFA ₁₆		
Timer 1	4	FFF9 ₁₆ , FFF8 ₁₆		
Timer 2	5	FFF7 ₁₆ , FFF6 ₁₆		
INT ₂ (BRK)	6	FFF5 ₁₆ , FFF4 ₁₆		

INTERRUPT

The M50744-XXXSP can be interrupted from seven souces; INT₁, timer X, timer 1, timer 2, or INT₂/BRK instruction.

However, the $\overline{INT_2}$ pin is used with port P3₂ and the corresponding directional register bit should be set to "0" when P3₂ is used as an interrupt input pin.

These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same functions as the interrupts.

When an interrupt is accepted, the contents of certain registers are pushed into specified locations, (as discussed in the stack pointer section) the interrupt disable flag I is set, the program jumps to the address specified by the interrupt vector, and the interrupt request bit is cleared automatically. The reset interrupt is the highest priority interrupt and can never be inhibited. Except for the reset interrupt, all interrupt are inhibited when the interrupt disable flag is set to "1". All of the other interrupts can further be controlled individually via the interrupt control register shown in Figure 3. An interrupt is accepted when the interrupt enable bit and the interrupt request bit are both "1" and the interrupt disable flag is "0".

The interrupt request bits are set when the following conditions occur:

- (1) When the $\overline{INT_1}$ or $\overline{INT_2}$ pins go from "H" to "L"
- (2) When the contents of timer X, timer 1, timer 2 go to "0"
 These request bits can be reset by the program but can not




Fig. 3 Interrupt control

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

be set by the program. However, the interrupt enable bit can be set and reset by the program.

Since the BRK instruction and the $\overline{\text{INT}_2}$ interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if $\overline{\text{INT}_2}$ generated the interrupt.

TIMER

The M50744-XXXSP has three timers; timer X, timer 1, and timer 2. Timer X has four modes which can be selected by bit 2 and 3 of the timer control register. When the timer X count stop bit (bit 5) is set to "1", the timer X will stop regardless of which mode it is in. A block diagram of timer X, timer 1 and timer 2 is shown in Figure 4.

The $P3_3/CNTR$ pin cannot be used as CNTR when $P3_3$ is being used in the normal I/O mode.

Timer 1 and timer 2 share with a prescaler. This prescaler has an 8-bit programmable latch used as a frequency divider. The division ratio is defined as 1/(n+1), where n is the decimal contents of the prescaler latch. All three timers are down-count timers which are reloaded from the timer latch following the zero cycle of the timer (i.e. the cycle after the timer counts to zero).

The timer interrupt request bit is set to "1" during the next clock pulse after the timer reaches zero. The interrupt and timer control registers are located at addresses $00FE_{16}$ and $00FF_{16}$, respectively (see interrupt section).

The four modes of timer X as follows:




Fig.4 Block diagram of timer X, timer 1, timer 2

(1) Timer mode [00]

In this mode the clock is driven by the oscillator frequency divided by 16. When the timer down-counts to zero, the timer interrupt request bit is set to "1" and the contents of the timer's latch is reloaded into the timer and the counting begins again.

- (2) Pulse output mode [01]
 - In this mode, the polarity of the CNTR signal is reversed each time the timer down-counts to zero.
- (3) Event counter mode [10]

This mode operates in the same manner as the timer mode except, the clock source is input to the CNTR pin. This mode will allow an interrupt to be generated whenever a specified number of external events have been generated. The timer down-counts every rising edge of the clock source.

(4) Pulse width measurement mode [11]

This mode measures the pulse width (between lows) input to the CNTR pin. The timer, driven by the oscillator frequency divided by 16, continues counting during the low cycle of the CNTR pin. When the timer contents reaches "0", the interrupt request bit is set to "1", the timer's reload latch is reloaded and the counting

The structure of the timer control register is shown in Figure 5.

When the STP instruction is executed, or after reset, the prescaler and timer latch are set to FF₁₆ and 01₁₆, respectively. Also, when the STP instruction is executed, the oscillator's frequency (divided by 16) will become the counting source, regardless of the timer X mode setting. This state will be released when the timer X interrupt request bit is set to "1", or after a reset. Timer X will then enter the mode specified by its mode bits. For more details on the STP instruction, refer to the oscillation circuit section.




Fig.5 Structure of timer control registe

M50744-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

A-D CONVERTER

An 8-bit successive approximation method of A-D conversion is employed providing a precision of \pm 3LSB. A block diagram of the A-D convertor is shown in Figure 6. Conversion is automatic once it is started with the program.

The four analog inputs are used in common with pins $P4_{7}$, $P4_{6}$, $P4_{5}$, and $P4_{4}$ of port 4. Bits 1 and 0 of the A-D control regsiter (address $00F3_{16}$) are used to select which pins are used for A-D conversion. The input condition is accomplished by setting to "0" the bit in the directional register that corresponds to the pin where A-D conversion is to take place. Bit 4 of the A-D control regsiter is the A-D conversion end bit. During A-D conversion, this bit is "0", and upon completion becomes "1". Thus, it can be ascertained whether or not A-D conversion has been completed or not by inspecting this bit. The relation between the contents of the A-D control register and the selection of input pins are shown in Figure 7.

The results of the conversion can be found be reading the contents of the successive approximation register (address $00F2_{16}$) which stores the results of the conversion. The procedure for executing A-D conversion is next explained. Firstly, the pin that is to be used for the A-D conversion is selected by setting bit 1 and bit 0 of the A-D control register. Next, the successive approximation is written to upon which the A-D conversion starts. Since actual data is not

written to the successive approximation, any type of may be written. Simultaneous with its being written, the A-D conversion end bit (bit 4 of address $00F3_{16}$) is cleared to "0" signifying that A-D conversion operations are being conducted. A-D conversion completes after 198 clock cycles upon which the A-D conversion end bit is set to "1" and the results of the conversion can be found in the successive approximation. Since the comparator consists of the capacitive coupled configuration, $f(X_{IN})$ is needed larger than 1MHz during A-D conversion.




Fig.7 Structure of A-D control register




Fig.6 Block diagram of A-D converter



MITSUBISHI MICROCOMPUTERS

M50744-XXXSP/FP M50746-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

D-A CONVERTER

The R-2R method is used for D-A conversion. The block diagram is shown in Figure 8. An analog voltage is output that corresponds to the contents of the D-A conversion register (address 00F0₁₆). Ideally, the relation of the analog output

voltage V and the content n of the D-A conversion register is $V=V_{RFF} \times n/32(n=0~31)$.

Reset operation clears the contents (n) of the D-A conversion register to $\mathbf{0}_{16}$.




Fig.8 Block diagram of the D-A converter

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PULSE WIDTH MODULATOR

The pulse width modulation register (address 00F1₁₆) is configured of an 8-bit counter. The period of repetition is 4080 clock cycles. With the content of the pulse width modulation register m, the PWM pin becomes high-level for the

period of 4080 \times m/255 (m=0 \sim 255). Figure 9 shows that relationship. An N-channel open drain output is used for the PWM pin.

Reset sets the content m of the pulse width modulation register to 00_{16} .




Fig.9 Relation between m and PWM output

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

WATCHDOG TIMER

The watchdog timer provides the means to return to a reset condition when a program runs wild and the program will not run the normal loops.

The watchdog timer (address 00F4₁₆) is a 15-bit counter. The watchdog timer counts 1/16th the output frequency of the oscillator. The watchdog timer is set to 7FFF₁₆ when a reset is accomplished or a write operation has been made to it. As well as any of the instructions that generate a write signal, such as STA, LDM, and CLB, can be used to write data to the watchdog timer. An output of the most significant bits of the watchdog timer is input to the reset circuit. When 262144 clock cycles have been counted, the most significant bit becomes "0" and reset is carried out. When reset is carried out, the watchdog timer is set to 7FFF₁₆ and reset is released. The program then begins again from reset vector address. Normally, the program is written so that a writing operation is made to the watchdog timer prior to the most significant bit's becoming "0". Application of a + 10V to the RESET pin will disable the watchdog timer func-

Since execution of the STP instruction causes both the clock and the watchdog timer to stop, an option is offered where the STP instruciotn can be disabled.

RESET CIRCUIT

The M50744-XXXSP is reset according to the sequence shown in Figure 10. It starts the program from the address formed by using the content of address FFFF $_{16}$ as the high order address and the content of the address FFFF $_{16}$ as the low order address, when the RESET pin is held at "L" level for more than $2\mu s$ while the power voltage is in the recommended operating condition and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 11. An example of the reset circuit is shown in Figure 12. When the power on reset is used, the RESET pin must be

When the power on reset is used, the $\overline{\text{RESET}}$ pin must be held "L" until the oscillation of X_{IN} - X_{OUT} becomes stable.




Fig.10 Timing diagram at reset

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

	_					
		Address		•		
(1) Port P0 directional registe	r (E 1 16) …	0 0 16		
(2) Port P1 directional registe	r (E 3 16)	0 0 16		
(3) Port P2 directional registe	r (E 5 ₁₆)	0 0 16		
(4) Port P3 directional registe	r (E 9 16)	0 0 16		
(5) Port P4 directional registe	r (E B 16)	0 0 16		
(6) Port 6 (Note 1)	(E E 16)	F F 16		
(7) D-A conversion register	(F 0 16)	0 0 0 0		
(8) Pulse width modulation register	(F 1 16	, ,	0 0 16		
(9) Watchdog timer	(F 4 ₁₆)	7 F F F ₁₆		
(10) Prescaler	(F C 16)	F F 16		
(11) Timer X	(F D 16)	0 1 16		
(12) Interrupt control register	(F E 16)	0 0 16		
(13) Timer control register	(F F 16) …	0 0 16		
(14) Processor status register (only the interrupt disable flag is set.)	(PS)	1		
(15) Program counter	(Contents of address FFFF ₁₆		
	(PCL)	Contents of address FFFF ₁₆		
Note 1: Port P6 is the high-impedance state during reset. After return from reset, it is "FF _{1s} ".						

Fig.11 Internal state of microcomputer at reset




Fig.12 Example of reset circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with N-channel open drain output.

As shown in the memory map (Figure 1), port P0 can be accessed at zero page memory address $00E0_{16}$. Port P0 has a directional register (address $00E1_{16}$) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a previously output value to be read correctly even though the output voltage level is shifted up or down. Pins set as input are in the floating state and the signal levels can thus be read. When data is written into the input port, the data is latched only to the port latch and the pin still remains in the floating state.

Depending on the contents of the processor status register (bit 0 and bit 1 at address 00FF₁₆), four different modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and eva-chip mode. These modes (excluding single-chip mode) have a multiplexed address output function in addition to the I/O function. For more details, see the processor mode information

(2) Port P1

In the single-chip mode, port P1 has the same function as P0. In the other modes, P1's functions are slighlty different from P0's. For more details, see the processor mode information.

(3) Port P2

In the single-chip mode, port P2 has the same function as P0, but it has CMOS output. In the other modes, P2's functions are slightly different from P0's.

For more details, see the processor mode information.

(4) Port P3

In the single-chip mode, port P3 has the same function as P0. In the other modes, P3's functions are slightly different from P0's. Port P3 can also be used as $\overline{\text{INT}_2}$ and I/O pins for timer X. For more details, see the processor mode information.

(5) Port P4

Port P4 has the same function as port P0 in the single-chip mode. But $P4_7$ through $P4_4$ can also be used as analog input pins AN_7 through AN_4 .

(6) Port P5

Port P5 is an input port. P5 $_4$ through P5 $_7$ can also be used as edge sence inputs. In such a case, reading is begun from 00ED_{16} . 00ED_{16} is provided with a latch which is set to "1" when the input changes from highlevel to low-level. The input pulse width must be at least 7 clock cycle wide. The latch is reset by using

such instructions as LDM and CLB to write a "0" to the latch. When $00{\rm ED_{16}}$ is read, the lower order 4 bits are always zero.

When port P5 is used as level sence input, read the contents of the address 00EC₁₆.

(7) Port P6

Port P6 is a 4-bit output port. It has N-channel open drain output. See Figure 13 for more details.

(8) Clock φ output pin In normal conditions, the oscillator frequency divided by four is output as φ.

(9) INT₁ pin

The $\overline{\text{INT}_1}$ pin is an interrupt input pin. The $\overline{\text{INT}_1}$ interrupt request bit (bit 7 at address 00FE_{16}) is set to "1" when the input level of this pin changes from "H" to "L".

(10) $\overline{INT_2}$ pin (P3₂/ $\overline{INT_2}$ pin)

The $\overline{\text{INT}_2}$ pin is an interrupt input pin used with P3₂. To use this pin as an interrupt pin, set the corresponding bit in the directional register to input ("0"). When this signal level changes from "H" to "L", the interrupt request bit (bit 1 at address $00FE_{16}$) is set to "1".

(11) CNTR pin (P3₃/CNTR pin)

The $P3_3/CNTR$ pin is an I/O pin of timer X. To use this pin as the timer X input pin, set the corresponding directional register bit to input ("0"). In the event counter mode, CNTR becomes the input pin of the external pulse. In the pulse output mode, the CNTR output changes polarity each time the contents of timer X goes to "0". In the pulse width measurement mode, the pulse to be measured is input to this pin.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig.13 Block diagram of port P0 \sim P6 (single-chip mode) and ϕ output format



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROCESSOR MODE

By changing the contents of the processor mode bit (bit 0 and 1 at address $00FF_{16}$), four different operation modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and evaluation chip (evachip) mode. In the memory expanding mode, microprocessor mode and eva-chip mode, ports $P0 \sim P3$ can be used as multiplexed I/O for address, data and control signals, as well as the normal functions of the I/O ports.

Figure 15 shows the functions of ports P0~P3.

The memory map for the single-chip mode is illustrated in Figure 1 and for other modes, in Figure 14.

By connecting CNV_{SS} to V_{SS} , all four modes can be selected through software by changing the processor mode bits. Connecting CNV_{SS} to V_{CC} automatically forces the microcomputer into microprocessor mode. Supplying 10V to CNV_{SS} places the microcomputer in the eva-chip mode. The four different modes are explained as follows:




Fig.14 External memory area in processor mode

(1) Single-chip mode (00)

The microcomputer will automatically be in the single-chip mode when started from reset, if CNV_{SS} is connected to V_{SS} . Ports $\text{P0} \sim \text{P3}$ will work as original I/O ports.

(2) Memory expanding mode (01)

The microcomputer will be placed in the memory expanding mode when CNV_{SS} is connected to V_{SS} and the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient.

In this mode, port P0 and port P1 are as a system address bus and the original I/O pin function is lost. Port P2 becomes the data bus of $D_7 \sim D_0$ (including instruction code) and loses its normal I/O functions. Pins P3₁ and P3₀ output the SYNC and R/ \overline{W} control signals, respectively when ϕ enters into the "H" state. Port P3₂ functions as an input port during this same transition.

(3) Microprocessor mode [10]

After connecting CNV_{SS} to V_{CC} and initiating a reset, the microcomputer will automatically default to this mode.

In this mode, port P0 and P1 are used as the system address bus and the original function of the I/O pins is lost. Port P2 becomes the databus ($D_7 \sim D_0$) and loses its normal I/O functions. Port P3₁ and P3₀ become the SYNC and R/ \overline{W} pins, respectively and the normal I/O functions are lost.

(4) Eva-chip mode [11]

When 10V is supplied to CNV_{SS} pin, the microcomputer is forced into the eva-chip mode. The main purpose of this mode is to evaluate ROM programs prior to masking them into the microcomputer's internal ROM.

In this mode, the internal ROM is inhibited so the external memory is requierd.

The lower 8 bits of address data for port P0 is output when ϕ goes to "H" state. When ϕ goes to the "L" state, P0 retains its original I/O functions.

Port P1's higher 8 bits of address data are output when ϕ goes to "H" state and as it changes back to the "L" state it retains its original I/O functions. Port P2 retains its original I/O functions while ϕ is at the "H" state, and works as a data bus of $D_7 \sim D_0$ (including instruction code) while at the "L" state. Pins P3₁ and P3₀ output the SYNC and R/ \overline{W} control signals, respectively while ϕ is in the "H" state. When in the "L" state, P3₁ and P3₀ retain their original I/O function.

The R/\overline{W} output is used to read/write from/to the outside. When this pin is in the "H" state, the CPU reads data, and when in the "L" state, the CPU writes data.

The SYNC is a synchronous signal which goes to the "H" state when it fetches the OP CODE.

The relationship between the input level of $\mbox{CNV}_{\mbox{\footnotesize SS}}$ and the processor mode is shown in Table 2.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CM,	0	1	0	1
CM₀	0	1	1	0
Mode	Single-chip mode	Eva-chip mode	Memory expanding mode	Microprocessing mode
Port P0	Ports P0 ₇ ~P0 ₀	$ \begin{array}{c} \phi \\ \text{Ports P0}_7 \sim \text{P0}_0 \\ \text{Address} \\ \text{A}_7 \sim \text{A}_0 \end{array} $ I/O port	Ports $P0_7 \sim P0_0$ Address $A_7 \sim A_0$	Same as left
Port P1	Ports P1,~P10	Ports $P1_7 \sim P1_0$ $Address$ $A_{15} \sim A_8$ I/O port	Ports $P1_7 \sim P1_0$ Address $A_{15} \sim A_8$	Same as left
Port P2	ports P2 ₇ ~P2 ₀ NO port	Ports $P2_7 \sim P2_0$ Output Data $D_7 \sim D_0$	Ports $P2_7 \sim P2_0$	Same as left
Port P3	ports P3 ₇ ∼P3 ₀ I/O port	Ports P3 ₇ ~P3 ₂ I/O port Port P3 ₁ SYNC I/O port Port P3 ₀ R/W I/O port	Ports P3 ₇ ~P3 ₂ I/O port Port P3 ₁ SYNC Port P3 ₀ R/W	Same as left

Fig.15 Processor mode and functions of Ports P0~P3

Table 2 Relationship between CNV_{SS} pin input level and processor mode

CNVss	Mode	Explanation
V _{SS}	Single-chip mode	The single-chip mode is set by the reset.
	Memory expanding mode	All modes can be selected by changing the processor mode bit with the program.
	Eva-chip mode	
	Microprocessor mode	
V _{CC}	Eva-chip mode	The microprocessor mode is set by the reset.
	Microprocessor mode	Eva-chip mode can be also selected by changing the processor mode bit with the program.
10 V	Eva-chip mode	Eva-chip mode only.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATING CIRCUIT

The built-in clock generating circuits are shown in Figure

When the STP instruction is executed, the oscillation of internal clock ϕ is stopped in the "H" state.

Also, the prescaler X and timer X are loaded with FF_{16} and 01_{16} , respectively. The oscillator (dividing by 16) is then connected to the prescaler input. This connection is cleard when timer X overflows or the reset is in, as discussed in the timer section.

The oscillator is restarted when an interrupt is accepted. However, the internal clock ϕ keeps its "H" level until timer X overflows.

This is because the oscillator needs a set-up period if a ceramic or a quartz crystal oscillator is used.

When the WIT instruction is executed, the internal clock ϕ stops in the "H" level but the oscillator continues running. This wait state is cleared when an interrupt is accepted. Since the oscillation does not stop, the next instructions are executed at once.

To return from the stop or the wait status, the interrupt enable bit must be set to "1" before executing STP or WIT instruction. Especially, to return from the stop status, the timer X count stop bit (bit 5 of address $00FF_{16}$) must be set to "0" before executing STP instruction.

The circuit example using a ceramic oscillator (or a quartz crystal oscillator) is shown in Figure 16.

The constant capacitance will differ depending on which oscillator is used, and should be set to the manufactures




Fig.16 External ceramic resonator circuit




Fig.17 External clock input circuit

suggested value.

The example of external clock uasge is shown in Figure 17. X_{IN} is the input, and X_{OUT} is open.




Fig.18 Block diagram of the clock generating circuit



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROGRAMMING NOTES

- The frequency ratio of the timer and the prescaler is 1/(n+1).
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) Reading the timer and prescaler must be avoided while the input to the prescaler is changing.
- (4) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (5) A NOP instruction must be used after the execution of a PLP instruction.
- (6) Since the comparator consists of the capacitive coupled configuration, f(X_{IN}) is needed lager than 1MHz during A-D conversion. And during A-D conversion, don't use STP or WIT instruction.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mark specification form
- (3) ROM data EPROM 3sets Write the following option on the mask ROM confirmation
- STP instruction option



MITSUBISHI MICROCOMPUTERS

M50744-XXXSP/FP M50746-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		−0.3~7	V
Vı	Input voltage X _{IN}		−0.3~7	٧
Vı	Input voltage P2 ₀ ~P2 ₇ , P4 ₄ ~P4 ₇		-0.3~V _{cc} +0.3	V
Vı	Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , P5 ₀ ~P5 ₇ , INT ₁	With respect to V _{SS} With the output transistor cut-off	-0.3~13	V
Vı	Input voltage CNV _{SS} , RESET		-0.3~13	V
Vo	Output voltage P2 ₀ ~P2 ₇ , P4 ₄ ~P4 ₇ , X _{OUT} , ϕ , D-A		-0.3~V _{cc} +0.3	V
Vo	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , P6 ₀ ~P6 ₃ , PWM		-0.3~13	٧
Pd	Power dissipation	Ta=25°C	1000(Note 1)	mW
Topr	Operating temperature		-10~70	°C
Tstg	Storage temperature		-40~125	° °C

Note 1: 300mW for QFP types

RECOMMENDED OPERATING CONDITIONS (V_{CC}=5V±10%, T_a=-10~70°C, unless otherwise noted)

0	Parameter	Limits			Unit
Symbol	Farameter		Nom.	Max.	Unit
V _{CC}	Supply voltage	4.5	5	5.5	٧
V _{SS}	Supply voltage		0		V
V _{REF}	Reference voltage	4		Vcc	V
	"H" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,				
V _{IH}	$P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P5_0 \sim P5_7$, $\overline{INT_1}$, \overline{RESET} , X_{IN} , CNV_{SS}	0.8V _{CC}		V _{cc}	V
	"L" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,				
VIL	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ , INT ₁ , CNV _{SS}	0		0.2V _{CC}	٧
V _{IL}	"L" input voltage RESET	0		0.12V _{CC}	V
V _{IL}	"L" input voltage X _{IN}			0.16V _{CC}	V
	"L" peak output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ ,				
loL(peak)	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , PWM (Note 3)			10	mA
I _{oL(peak)}	"L" peak output current P6 ₀ ~P6 ₃ (Note 3)			15	mA
	"L" average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ ,				
I _{OL(avg)}	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ ,			5	mA
	P4 ₀ ~P4 ₇ , PWM (Note 2)				
l _{oL(avg)}	"L" average output current P6 ₀ ~P6 ₃ (Note 2)		•	. 7	mA
I _{он(peak)}	"H" peak output current P2 ₀ ~P2 ₇ (Note 3)			-10	mA
I _{он(avg)}	"H" average output current P2 ₀ ~P2 ₇ (Note 2)			- 5	mA
f _(XIN)	Internal clock oscillator frequency			4	MHz

Note 2: The average output currents I_{OL(avg)} and I_{OH(avg)} are the average value of a period of 100ms.

3: Do not allow the combined low-level output current of ports P0, P1, P2, P3, P4, P6, and PWM to

Do not allow the combined high- level output current of port P2 to exceed 50mA.

4: "H" input voltage of ports' P0, P1, P3, P4₀~P4₃, P5 and INT₁ is available up to +12V.

MITSUBISHI MICROCOMPUTERS

M50744-XXXSP/FP M50746-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

$\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \; (\texttt{T}_a = 25\text{°C}, \, \texttt{V}_{\text{CC}} = 5\texttt{V}, \, \texttt{V}_{\text{SS}} = 0\texttt{V}, \, \texttt{f}_{(\texttt{X}_{\text{IN}})} = 4\texttt{MHz}, \, \text{unless otherwise noted})$

		T4		Limits		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{OH}	"H" output voltage P2 ₀ ~P2 ₇	I _{OH} =-10mA	3			V
VoH	"H" output voltage ϕ	I _{OH} =-2.5mA	3			٧
V _{OL}	"L" output voltage $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P6_0 \sim P6_3$, PWM	I _{OL} =10mA			2	V
VoL	"L" output voltage ϕ	I _{OL} =5mA			2	V
$V_{T+} - V_{T-}$	Hysteresis INT ₁		0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis P3 ₂	When used as INT ₂ input	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis P3 ₃	When used as CNTR input	0.5	1		V
$V_{T+}-V_{T-}$	Hysteresis RESET			0.5	0.7	V
$V_{T+}-V_{T-}$	Hysteresis X _{IN}		0.1		0.5	V
IIL	"L" input current $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P5_0 \sim P5_7$, $P6_0 \sim P6_3$, PWM	V ₁ =0V			5	μΑ
I _{IL}	"L" input current INT ₁ , RESET, X _{IN}	V _I =0V			-5	μА
, I _{IH}	"H" input current $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_3$, $P5_0 \sim P5_7$, $P6_0 \sim P6_3$, PWM	V _I =12V			12	μA
I _{IH}	"H" input current INT ₁ , RESET, X _{IN} , P2 ₀ ~P2 ₇ , P4 ₄ ~P4 ₇	V _I =5V			5	μA
V _{RAM}	RAM retention voltage	When clock disabled	2			V
		ϕ , X _{OUT} , and D-A pins $f_{(X_{IN})}$ =4MHz Square wave		3	6	mA
l _{oc}	Supply current	opened, other pins at V_{SS} , and A-D conver- T_a =25°C			1	μА
		ter in the finished at clock stop condition.			10	μΑ

A-D CONVERTER CHARACTERISTICS (Ta=25°C, Vcc=5V, Vss=0V, f(xiN)=4MHz, unless otherwise noted)

	Parameter Test conditions	T distant		Limits		
Symbol		Min.	Тур.	Max.	Unit	
	Resolution	V _{REF} =V _{CC}			8	Bits
_	Absolute precision	V _{REF} =V _{CC} , with the output transistor cut-off			±3 .	· LSB
R _{LADDER}	Ladder resistance	V _{REF} =V _{CC}	2		10	kΩ
t _{CONV}	Conversion time				50	μs
V _{REF}	Reference voltage		2		Vcc	V
VIA	Analog input voltage		0		V _{REF}	V

$\textbf{D-A} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (\tau_a=25^{\circ}\text{C}, \; V_{cc}=5\text{V}, \; V_{ss}=0\text{V}, \; f_{(x_{iN})}=4\text{MHz}, \; \text{unless otherwise noted})$

Symbol	Parameter Test conditions	Limits			11-14	
	Parameter Lest conditions		Min.	Тур.	Max.	Unit
_	Resolution	V _{REF} =V _{CC}			5	Bits
_	Error in full scale range	V _{REF} =V _{CC} , with the output transistor cut-off			±1	%
t _{su}	Setup time	V _{REF} =V _{CC}			3	μs
Ro	Output resistance	V _{REF} =V _{CC}			3	kΩ
V _{REF}	Reference voltage		4		V _{CC}	V

MITSUBISHI MICROCOMPUTERS

M50744-XXXSP/FP M50746-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS

Single-chip mode ($T_a=25^{\circ}C$, $V_{cc}=5V\pm10\%$, $V_{ss}=0V$, $f_{(X_{IN})}=4MHz$, unless otherwise noted)

Symbol	Parameter		Limits		
Symbol	Parameter	Min.	Тур.	Max.	Unit
t _{Su(POD} −ø)	Port P0 input setup time	270			ns
t _{SU(P1D-ø)}	Port P1 input setup time	270			ns
t _{Su(P2D-ø)}	Port P2 input setup time	270			ns
t _{Su(P3D} −ø)	Port P3 input setup time	270			ns
t _{SU(P4D-ø)}	Port P4 input setup time	270			ns
t _{SU(P5D-#)}	Port P5 input setup time	270			ns
th(ø-POD)	Port P0 input hold time	20			ns
th(ø-PID)	Port P1 input hold time	20			ns
th(ø-P2D)	Port P2 input hold time	20			ns
th(ø-P3D)	Port P3 input hold time	20			ns
th(ø-P4D)	Port P4 input hold time	20			ns
th(ø-P5D)	Port P5 input hold time	20			ns
t _C	External clock input cycle time	250			ns
t _w	External clock input pulse width	75			ns .
tr	External clock rise-time			25	ns
tf	External clock fall-time			25	, ns

$\textbf{Eva-chip} \quad \textbf{mode} \ (\textbf{T}_{a} = 25 \text{`C}, \ \textbf{V}_{\text{CC}} = 5 \text{V} \pm 10\%, \ \textbf{V}_{\text{SS}} = 0 \text{V}, \ \textbf{f}_{(\textbf{X}_{\text{IN}})} = 4 \text{MHz}, \ \text{unless otherwise noted})$

Comple at	Parameter	.]	Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	
t _{SU(POD- ϕ)}	Port P0 input setup time	270			ns	
t _{SU(P1D-ø)}	Port P1 input setup time	270			ns	
t _{SU(P2D-ø)}	Port P2 input setup time	270			ns	
th(ø-POD)	Port P0 input hold time	20			ns	
t _{h(\$-P1D)}	Port P1 input hold time	20			ns	
th(ø-P2D)	Port P2 input hold time	20			ns	

Memory expanding and microprocessor modes

 $(T_a = 25 \text{ C}, \ V_{\text{CC}} = 5 \text{V} \pm 10\%, \ V_{\text{SS}} = 0 \text{V}, \ f_{(X_{\text{IN}})} = 4 \text{MHz}, \ \text{unless otherwise noted})$

Symbol		Parameter	,		Limits		Unit
Symbol		raidiletei	Farameter		Тур.	Max.	Onit
t _{SU(P2D-ø)}	Port P2 input setup time			270			ns
th(ø-P2D)	Port P2 input hold time			30			ns

SWITCHING CHARACTERISTICS

Single-chip mode $(\tau_a=25^{\circ}\text{C}, V_{cc}=5V\pm10\%, V_{ss}=0V, f_{(x_{in})}=4MHz, unless otherwise noted)$

Cumbal	Parameter	Test conditions		Unit		
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
td(≠-P0Q)	Port P0 data output delay time	Fig. 19			230	ns
t _{d(ø−P1Q)}	Port P1 data output delay time	Fig. 19			230	ns
t _{d(∳-P2Q)}	Port P2 data output delay time	Fig. 20			230	ns
t _{d(∳-P3Q)}	Port P3 data output delay time	1 .			230	ns
t _{d(ø-P4Q)}	Port P4 data output delay time	Fig. 19			. 230	ns
t _{d(∳-P6Q)}	Port P6 data output delay time				230	ns

$\textbf{Eva-chip} \quad \textbf{mode} \ \, (\text{T_a=25°C}, \ \, \text{V_{CC}=5V\pm10\%, V_{SS}=0$V, $f_{(X_{\text{IN}})}$=4MHz, unless otherwise noted) }$

	December	Tool and divine	Limits			11-14	
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
td(ø-POA)	Port P0 address output delay time				250 -	ns	
td(ø-POAF)	Port P0 address output delay time				250	ns	
td(ø-POQ)	Port P0 data output delay time			,	200	ns	
td(ø-POQF)	Port P0 data output delay time	Fig. 19		*	200	ns	
t _{d(ø-P1A)}	Port P1 address output delay time	Fig. 15			250	ns	
td(ø-P1AF)	Port P1 address output delay time				250	ns ·	
td(ø-P1Q)	Port P1 data output delay time				200	ns	
td(ø-P1QF)	Port P1 data output delay time	· · · · · · · · · · · · · · · · · · ·			200	ns	
t _{d(\$P2Q)}	Port P2 data output delay time	F:= 20			300	ns	
td(ø-P2QF)	Port P2 data output delay time	Fig. 20			300	ns	
td(ø-R/W)	R/W signal output delay time				250	ns	
td(ø-R/WF)	R/W signal output delay time				250	ns	
td(ø-P30Q)	Port P3 data output delay time	7			200	ns	
td(ø-P30QF)	Port P3 data output delay time	F:- 10			200	ns	
td(ø-sync)	SYNC signal output delay time	Fig. 19			250	ns	
td(ø-synce)	SYNC signal output delay time	,			250	ns	
t _{d(ø-P31Q)}	Port P3 ₁ data output delay time				200	ns	
td(ø-P31QF)	Port P3 ₁ data output delay time	1			200	ns	

Memory expanding and microprocessor modes

		T		Limit		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
td(ø-POA)	Port P0 address output delay time	Fig. 19			250	ns
t _{d(∲−P1A)}	Port P1 address output delay time	Fig. 19			250	ns
td(ø-P2Q)	Port P2 data output delay time	Fig. 20			300	ns
t _{d(≠−P2QF)}	Port P2 data output delay time	Fig. 20			300	ns
t _{d(ø−R/W)}	R/W signal output delay time	Eig 10			250	ns
td(ø-sync)	SYNC signal output delay time	Fig. 19			250	ns




Fig.19 Ports P0, P1, P3, P4, P6 test circuit






Fig.20 Port P2 test circuit





In eva-chip mode



M50744-XXXSP/FP M50746-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

In memory expanding mode and microprocessor mode -td (ø-P0A) Port P0 output td (#--P1A) Port P1 output td (#-P2Q) td (#-P2QF) Port P2 output Floating tsu (P2D-ø) Port P2 input th (#-P2D) td (ø-R/W) Port P3₀ output (R/W) - td (ø-sync) Port P3₁ output (SYNC)

M50745-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M50745-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP (flat package type also available). This single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.


The differences between the M50745-XXXSP and the M50745-XXXFP are the package outline and power dissipation ability (absolute maximum ratings).

DISTINCTIVE FEATURES

•	Number of basic instructions 69
•	Memory size ROM ······ 6144 bytes
	RAM······192 bytes
•	Instruction execution time
	2µs (minimum instructions at 4MHz frequency)
•	Single power supply $f(X_{IN})=4MHz\cdots5V\pm10\%$
•	Power dissipation
	normal operation mode (at 4MHz frequency)15mW
•	Subroutine nesting96 levels (Max.)
•	Interrupt7 types, 5 vectors
•	8-bit timer ·······3 (2 when used as serial I/O)
•	Programmable I/O (Ports P0, P1, P2, P3, P4) 40
•	Input ports (Port P5)·····8
•	Serial I/O (8-bit)1

APPLICATION

Office automation equipment VCR, Tuner, Audio-visual equipment




SINGLE-CHIP

8-BIT

CMOS

MICROCOMPUTER



MITSUBISHI MICROCOMPUTER M50745-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M50745-XXXSP

	Parameter		Functions			
Number of basic instructions			69			
Instruction execution time			2μs (Minimum instructions, at 4MHz frequency)			
Clock frequency			4MHz			
Memory size	ROM		6144bytes			
Memory size	RAM		192bytes			
	INT ₁ , INT ₂	Input	1-bit×2			
1	P0, P1, P2, P3, P4	1/0	8-bit×5 (Part of P3 are in common with serial I/O)			
Input/Output port	P5	Input	8-bit×1			
	CNTR	1/0	1-bit×1			
Serial I/O			8-bit×1			
Timers			8-bit prescalerX2+8-bit timerX3 (2 when serial I/O is used)			
Subroutine nesting			96 levels (max.)			
Interrupts		-	two external interrupts, three timer interrupts (or timer×2, serial I/O×1)			
Clock generating circuit			Built-in (ceramic or quartz crystal oscillator)			
Supply voltage			5v±10%			
Power dissipation	At high-speed operation		15mW (at 4MHz frequency)			
	Input/Output voltage		12V (Ports P0, P1, P2, P3, P4, P5, INT ₁ , INT ₂ , CNTR)			
Input/Output characteristics	Output current		5mA (Ports P0, P1, P2, P3, P4)			
Memory expansion			Possible			
Operating temperature range	9		−10~70°C			
Device structure			CMOS silicon gate process			
Dealises	M50745-XXXSP		64-pin shrink plastic molded DIP			
Package	M50745-XXXFP		60-pin plastic molded QFP			



MITSUBISHI MICROCOMPUTER M50745-XXXSP/FP

The second of the second of the second

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions		
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V \pm 10% to V _{CC} , and 0V to V _{SS} .		
CNV _{ss}	CNV _{SS}		This is usually connected to V _{SS} .		
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.		
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a		
X _{OUT}	Clock output	Output	quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the clock source should be connected the X_{IN} pin and the X_{OUT} pin should be left open.		
φ	Timing output	Output	This is the timing output pin.		
CNTR	Timer I/O	1/0	This is an output pin for the timer X.		
ĪNT ₁	Interrupt input	Input	This is the highest order interrupt input pin.		
ĪNT ₂	Interrupt input	Input	This is the lowest order interrupt input pin.		
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open drain.		
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.		
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.		
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. When serial I/O is used, P3, P3 ₅ , P3 ₅ , and P3 ₄ work as $\overline{S_{RDY}}$, CLK, S _{OUT} , and S _{IN} pins, respectively.		
P4 ₀ ~P4 ₇	I/O port P4	1/0	Port P4 is an 8-bit I/O port and has basically the same functions as port P0, but the output structu channel open drain.		
P5 ₀ ~P5 ₇	Input port P5	Input	Port P5 is an 8-bit input port.		
RESET _{OUT}	Reset output	Output	This pin outputs the reset signal for peripheral devices.		



BASIC FUNCTION BLOCKS

MEMORY

A memory map for the M50745-XXXSP is shown in Figure 1. Addresses E800₁₆ to FFFF₁₆ are assigned to the built-in ROM area which consists of 6144 bytes.

Addresses FF00₁₆ to FFFF₁₆ are a special address area (special page). By using the special page addressing mode of the JSR instruction, subroutines addressed on this page can be called with only 2 bytes. Addresses FFF4₁₆ to FFFF₁₆ are vector addresses used for the reset and inter-

rupts (see interrupt chapter). Addresses 0000₁₆ to 00FF₁₆ are the zero page address area. By using the zero page addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required. The RAM, I/O port, timer, etc., are assigned to this area.

Addresses 0000_{16} to $00BF_{16}$ are assigned to the built-in RAM and consist of 192 bytes of static RAM. In addition to data storage, this RAM is used for the stack during subroutine calls and interrupts.




Fig.1 Memory map

CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 2.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the micro-computer. Data operations such as data transfer, Input/Output, etc., are executed mainly through accumulator.

INDEX REGISTER X (X)

The index register X is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register X, specifies the real address. When the T flag in the processor status register is set to "1", the index register X itself becomes the address for the second OPERAND.

INDEX REGISTER Y (Y)

The index register Y is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register Y specifies the real address.




Fig.2 Register structure

M50745-XXXSP/FP

STACK POINTER (S)

The stack pointer (S) is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subroutine calls, The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

The location of the stack can be determined by the stack page bit (bit 4 at address $00FF_{16}$). When bit 4 is "0" and the contents of the stack pointer is XX_{16} , the stack address is set to $00XX_{16}$. When bit 4 is "1", the stack address is set to $01XX_{16}$. When using this microcomputer in the single-chip mode, the stack page bit must be "0" and the stack pointer should be set at the bottom address of the internal RAM

When an interrupt occurs, the higher 8 bits of the program counter are pushed into the stack first, and then the lower 8 bits of the program counter are pushed into the stack. After each byte is pushed into the stack, the stack pointer is decremented by one. Next, the contents of the processor status register are pushed into the stack. When the return from interrupt instruction (RTI) is executed, the program counter are processor status register data is pulled off the stack in reverse order from above.

The Accumulator is never pushed into the stack automatically. A Push Accumulator instruction (PHA) is provided to execute this function. Restoring the Accumulator to its previous value is accomplished by the Pull Accumulator instruction (PLA). It is executed in reverse order of the PHA instruction.

The contents of the Processor Status Register (PS) are pushed (pulled) to (from) the stack with the PHP and PLP instructions, respectively. Only the program counter is pushed into the stack during a subroutine call. Therefore, any registers that should not be destroyed should be pushed into the stack manually. The RTS instruction is used to return from a subroutine.

PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L . The program counter is used to indicate the address of the next instruction to be executed.

PROCESSOR STATUS REGISTER (PS)

The processor status register is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flag (C), Zero flag (Z), Overflow flag (V) or the Negative flag (N). Each bit of the register is explained below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic and Logical operation Unit (ALU) immediately after an operation. It also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting and clearing this flag.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

2. Zero flag (Z)

This flag is used to indicate if the immediate operation generated a zero result or not. If the result is zero, the zero flag will be set to "1". If the result is not zero, the zero flag will be set to "0"

Interrupt disable flag (I)

This flag is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is set to "0", the operations are executed in binary. Decimal correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

When the BRK instruction is executed, the same operations are performed as in an interrupt. The address of the interrupt vector of the BRK instruction is the same as that of the lowest priority interrupt. The contents of the B flag can be checked to determine which condition caused the interrupt. If the BRK instruction caused the interrupt, the break flag will be "1", otherwise it will be "0".

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i.e., operation results between memories 1 and 2 are stored in the accumulator). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the index X mode flag, respectively.

7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a signed binary number. When the result exceeds +127 or -128, the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the overflow flag. The overflow flag is reset by the CLV instruction and there is no set instruction.



8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is set to "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the negative flag. There are no instructions for directly setting or resetting the negative flag.

Table 1 Interrupt vector address and priority

Interrupt	Priority	Vector address
RESET	1	FFFF ₁₆ , FFFE ₁₆
ĪNT ₁	2	FFFD ₁₆ , FFFC ₁₆
Timer X	3	FFFB ₁₆ , FFFA ₁₆
Timer 1	4	FFF9 ₁₆ , FFF8 ₁₆
Timer 2 or serial I/O	5	FFF7 ₁₆ , FFF6 ₁₆
INT ₂ (BRK)	6	FFF5 ₁₆ , FFF4 ₁₆

INTERRUPT

The M50745-XXXSP can be interrupted from seven souces; $\overline{\text{INT}_1}$, timer X, timer 1, timer 2/serial I/O, or $\overline{\text{INT}_2}/\text{BRK}$ instruction

The value of bit 2 of the serial I/O mode register (address $00F6_{16}$) determine whether the interrupt is from timer 2 or from serial I/O. When bit 2 is "0" the interrupt is from timer 2, and when bit 2 is "1" the interrupt is from serial I/O. Also, when the bit 2 is "1", parts of port P3 are used for serial I/O. These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same functions as the interrupts.

When an interrupt is accepted, the contents of certain registers are pushed into specified locations, (as discussed in the stack pointer section) the interrupt disable flag I is set, the program jumps to the address specified by the interrupt vector, and the interrupt request bit is cleared automatically. The reset interrupt is the highest priority interrupt and can never be inhibited. Except for the reset interrupt, all interrupt are inhibited when the interrupt disable flag is set to "1". All of the other interrupts can further be controlled individually via the interrupt control register shown in Figure 3.




Fig. 3 Interrpt control

An interrupt is accepted when the interrupt enable bit and the interrupt request bit are both "1" and the interrupt disable flag is "0".

The interrupt request bits are set when the following conditions occur:

- (1) When the INT₁ or INT₂ pins go from "H" to "L"
- (2) When the contents of timer X, timer 1, timer 2 (or the serial I/O counter) go to "0"

These request bits can be reset by the program but can not be set by the program. However, the interrupt enable bit can be set and reset by the program.

Since the BRK instruction and the $\overline{INT_2}$ interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if $\overline{INT_2}$ generated the interrupt.

TIMER

The M50745-XXXSP has three timers; timer X, timer 1, and timer 2. Since P3 (in serial I/O mode) and timer 2 use some of the same architecture, they cannot be used at the same time (see serial I/O section). Timer X has four modes which can be selected by bit 2 and 3 of the timer control register. When the timer X count stop bit (bit 5) is set to "1", the timer X will stop regardless of which mode it is in. A block diagram of timer X, timer 1 and timer 2 is shown in Figure 4.

Timer 1 and timer 2 share with a prescaler. This prescaler has an 8-bit programmable latch used as a frequency divider. The division ratio is defined as 1/(n+2), where n is the decimal contents of the prescaler latch. All three timers are down-count timers which are reloaded from the timer latch following the zero cycle of the timer (i.e. the cycle after the timer counts to zero).




Fig. 4 Block diagram of timer X, timer1, timer2

The timer interrupt request bit is set to "1" during the next clock pulse after the timer reaches zero. The interrupt and timer control registers are located at addresses $00FE_{16}$ and $00FF_{16}$, respectively (see interrupt section). The prescaler latch and timer latch can be loaded with any number except zero.

The four modes of timer X as follows:

- (1) Timer mode (00)
 - In this mode the clock is driven by the oscillator frequency divided by 16. When the timer down-counts to zero, the timer interrupt request bit is set to "1" and the contents of the timer's latch is reloaded into the timer and the counting begins again.
- (2) Pulse output mode [01]
 In this mode, the polarity of the CNTR signal is reversed each time the timer down-counts to zero.
- (3) Event counter mode [10]


This mode operates in the same manner as the timer mode except, the clock source is input to the CNTR pin. This mode will allow an interrupt to be generated whenever a specified number of external events have been generated. The timer down-counts every rising edge of the clock sourse.

(4) Pulse width measurement mode [11]

This mode measures the pulse width (between lows) input to the CNTR pin. The timer, driven by the oscillator frequency divided by 16, continues counting during the low cycle of the CNTR pin. When the timer contents reaches "0", the interrupt request bit is set to "1", the timer's reload latch is reloaded and the counting resumes

The structure of the timer control register is shown in Figure 5.

When the STP instruction is executed, or after reset, the prescaler and timer latch are set to FF₁₆ and 01₁₆, respectively. Also, when the STP instruction is executed, the oscillator's frequency (divided by 16) will become the counting source, regardless of the timer X mode setting. This state will be released when the timer X interrupt request bit is set to "1", or after a reset. Timer X will then enter the mode specified by its mode bits. For more details on the STP instruction, refer to the oscillation circuit section.



SERIAL I/O

A block diagram of the serial I/O is shown in Figure 6. In the serial I/O mode the receive raady signal $(\overline{S_{RDY}})$, synchronous input /output clock (CLK), and the serial I/O pins (S_{OUT} , S_{IN}) are used as P3₇, P3₆, P3₅, and P3₄, respectively. The serial I/O mode register (address 00F6₁₆) is 4-bit register. Bits 1 and 0 of this register is used to select a synchronous clock source.

When these bits are (00) or (01), an external clock from P3₆ is selected. When these bits are (10), the overflow signal from timer 2, divided by two becomes the synchronous

clock. Therefore, changing the timer period will change the transfer speed. When the bits are [11], oscillator frequency divided by 16, becomes the clock.

Bit 2 and 3 decide whether parts of P3 will be used as a serial I/O or not. When bit 2 is a "1", P3 $_6$ becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from P3 $_6$. If an external synchronous clock is selected, the clock is input to P3 $_6$ and P3 $_5$ will be a serial output and P3 $_4$ will be a serial input. To use P3 $_4$ as a serial input, set the directional register bit which corresponds to P3 $_4$ to "0". For more information on




Fig.6 Block diagram of serial I/O

the directional register, refer to the I/O pin section.

To use the serial I/O, bit 2 needs to be set to "1", if it is "0" $P3_6$ will function as a normal I/O. Interrupts will be generated from the serial I/O counter instead of timer 2. Bit 3 determines if $P3_7$ is used as an output pin for the receive data ready signal (bit 3=1, $\overline{S_{RDY}}$) or used as normal I/O pin (bit 3=0). The serial I/O function is discussed below. The function of the serial I/O differs depending on the clock source; external clock or internal clock.

Internal Clock—The \overline{S}_{RDY} signal becomes "H" during transmission or while dummy data is stored in the serial I/O register (address $00F7_{16}$). After the falling edge of the write signal, the \overline{S}_{RDY} signal becomes low signaling that the M50745-XXXSP is ready to receive the external serial data. The \overline{S}_{RDY} signal goes to "H" at the next falling edge of the transfer clock. The serial I/O counter is set to 7 when data

is stored in the serial I/O register. At each falling edge of the transfer clock, serial data is output to P3₅. During the rising edge of this clock, data can be input from P3₄ and the data in the serial I/O register will be shifted 1 bit.

Data is output starting with the LSB. After the transfer clock has counted 8 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interror request bit will be set.

External Clock—If an external clock is used, the interrupt request will be sent after the transfer clock has counted 8 times but transfer clock will not stop.

Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 250kHz at a duty cycle of 50%. The timing diagram is shown in Figure 7. An example of communication between two M50745-XXXSPs is shown in Figure 8.




Fig.7 Serial I/O timing




Fig.8 Example of serial I/O connection

RESET CIRCUIT

The M50745-XXXSP is reset according to the sequence shown in Figure 9. It starts the program from the address formed by using the content of address FFFF₁₆ as the high order address and the content of the address FFFF₁₆ as the low order address, when the RESET pin is held at "L" level for more than 2µs while the power voltage is in the recom-

mended operating condition and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 10. An example of the reset circuit is shown in Figure 11. When the power on reset is used, the RESET pin must be held "L" until the oscillation of $X_{\rm IN}$ - $X_{\rm OUT}$ becomes stable.




Fig.9 Timing diagram at reset




Fig.10 Internal state of microcomputer at reset




Fig.11 Example of reset circuit

I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with N-channel open drain output.

Pull-up transistor can be specified as an option. As shown in the memory map (Figure 1), port P0 can be accessed at zero page memory address 00E016. Port P0 has a directional register (address 00E1₁₆) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a previously output value to be read correctly even though the output voltage level is shifted up or down. Pins set as input are in the floating state and the signal levels can thus be read. When data is written into the input port, the data is latched only to the port latch and the pin still remains in the floating state.

Depending on the contents of the processor status register (bit 0 and bit 1 at address 00FF₁₆), four different modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and eva-chip mode. These modes (excluding single-chip mode) have a multiplexed address output function in addition to the I/O function. For more details, see the processor mode information.

(2) Port P1

In the single-chip mode, port P1 has the same function as P0. In the other modes, P1's functions are slightly different from P0's. For more details, see the processor mode information.

(3) Port P2

In the single-chip mode, port P2 has the same function as P0. In the other modes, P2's functions are slightly different from P0's.

For more details, see the processor mode information.

(4) Port P3

In the single-chip mode, port P3 has the same function as P0. In the other modes, P3's functions are slightly different from P0's. Port P3 can also be used as serial I/O pins. For more details, see the processor mode information.

(5) Port P4

Port P4 is an 8-bit I/O port with P-channel open drain outputs. This port also has the pull-down transistor option.

(6) Port P5

Port P5 is and input port with pull-up transistor option. See Figure 12 for more details.

(7) Clock ϕ output pin

In normal conditions, the oscillator frequency divided by four is output as ϕ .

8) RESETOUT pin

When the RESET pin goes to level "L", the RESET_{OUT} pin also goes to "L". On the other hand, when the RESET pin goes to level "H", the RESET_{OUT} pin also goes to "H" after 8 clock cycles. This output is used to reset the external circuits.

(9) INT pin

The $\overline{INT_1}$ pin is an interrupt input pin. The $\overline{INT_1}$ interrupt request bit (bit 7 at address $00FE_{16}$) is set to "1" when the input level of this pin changes from "H" to "L".

(10) INT₂ pin

The $\overline{INT_2}$ pin is an interrupt input pin. When this signal level changes from "H" to "L", the interrupt request bit (bit 1 at address $00FE_{16}$) is set to "1".

(11) CNTR pin

The CNTR pin is an I/O pin of timer X. In the event counter mode, CNTR becomes the input pin of the external pulse. In the pulse output mode, the CNTR output changes polarity each time the contents of timer X goes to "0". In the pulse width measurement mode, the pulse to be measured is input to this pin.






Fig.12 Block diagram of port P0 \sim P6 (single-chip mode) and output format of ϕ

PROCESSOR MODE

By changing the contents of the processor mode bit (bit 0 and 1 at address 00FF $_{16}$), four different operation modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and evaluation chip (evachip) mode. In the memory expanding mode, microprocessor mode and eva-chip mode, ports P0 \sim P3 can be used as multiplexed I/O for address, data and control signals, as well as the normal functions of the I/O ports.

Figure 14 shows the functions of ports P0~P3.

The memory map for the single-chip mode is illustrated in Figure 1 and for other modes, in Figure 13.

By connecting CNV_{SS} to V_{SS} , all four modes can be selected through software by changing the processor mode bits. Connecting CNV_{SS} to V_{CC} automatically forces the microcomputer into microprocessor mode. Supplying 10V to CNV_{SS} places the microcomputer in the eva-chip mode. The four different modes are explained as follows:




Fig.13 External memory area in processor mode

(1) Single-chip mode [00]

The microcomputer will automatically be in the single-chip mode when started from reset, if CNV_{SS} is connected to V_{SS} . Ports $\text{PO} \sim \text{P3}$ will work as original I/O ports.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(2) Memory expanding mode [01]

The microcomputer will be placed in the memory expanding mode when CNV_{SS} is connected to V_{SS} and the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient.

The lower 8 bits of address data for port P0 is output when ϕ goes to "H" state. When ϕ goes to the "L" state. P0 retains its original I/O functions.

Port P1's higher 8 bits of address data are output when ϕ goes to "H" state and as it changes back to the "L" state it retains its original I/O functions. Port P2 retains its original output functions while ϕ is at the "H" state, and works as a data bus of $D_7 \sim D_0$ (including instruction code) while at the "L" state. Pins P3₁ and P3₀ output the SYNC and R/W control signals, respectively while ϕ is in the "H" state, and \overline{RDY} signal is input from P3₂ pin. When in the "L" state, P3₂, P3₁ and P3₀ retain their original I/O function.

The R/W output is used to read/write from/to the outside. When this pin is in the "H" state, the CPU reads data, and when in the "L" state, the CPU writes data.

The SYNC is a synchronous signal which goes to the "H" state when it fetches the OP CODE.

The RDY is ready signal input and, when it goes to "L", internal clock stops and the CPU waits the data. However, the oscillation does not stop.

(3) Microprocessor mode [10]

After connecting CNV $_{\rm SS}$ to V $_{\rm CC}$ and initiating a reset, the microcomputer will automatically default to this mode

In this mode, port P0 and P1 are used as the system address bus and the original function of the I/O pins is lost. Port P2 becomes the data bus $(D_7 \sim D_0)$ and loses its normal I/O functions. Port P3₂, P3₁ and P3₀ become the $\overline{\text{RDY}}$, SYNC and R/ $\overline{\text{W}}$ pins, respectively and the normal I/O functions are lost.

(4) Eva-chip mode [11]

When 10V is supplied to CNV_{SS} pin, the microcomputer is forced into the eva-chip mode. The main purpose of this mode is to evaluate ROM programs prior to masking them into the microcomputer's internal ROM.

In this mode, the internal ROM is inhibited so the external memory is requierd.

This mode has almost the same function as the memory expanding mode except that it needs to attach all program memories to the outside.

The relationship between the input level of CNV_{ss} and the processor mode is shown in Table 2.






Table 2 Relationship between CNV_{SS} pin input level and processor mode

CNV _{SS}	Mode	Explanation	
V _{ss}	Single-chip mode	The single-chip mode is set by the reset.	
-	Memory expanding mode	All modes can be selected by changing the processor mode bit with the program.	
	Eva-chip mode		
}-	Microprocessor mode		
Vcc	Eva-chip mode	The microprocessor mode is set by the reset.	\
	Microprocessor mode	Eva-chip mode can be also selected by changing the processor mode bit with the program.	
10V	Eva-chip mode	Eva-chip mode only.	

CLOCK GENERATING CIRCUIT

The built-in clock generating circuits are shown in Figure 17.

When the STP instruction is executed, the oscillation of internal clock ϕ is stopped in the "H" state.

Also, the prescaler X and timer X are loaded with FF_{16} and 01_{16} , respectively. The oscillator (dividing by 16) is then connected to the prescaler input. This connection is cleard when timer X overflows or the reset is in, as discussed in the timer section.

The oscillator is restarted when an interrupt is accepted. However, the internal clock ϕ keeps its "H" level until timer X overflows.

This is because the oscillator needs a set-up period if a ceramic or a quartz crystal oscillator is used.

When the WIT instruction is executed, the internal clock ϕ stops in the "H" level but the oscillator continues running. This wait state is cleared when an interrupt is accepted. Since the oscillation does not stop, the next instructions are executed at once.

To return from the stop or the wait status, the interrupt enable bit must be set to "1" before executing STP or WIT instruction. Especially, to return from the stop status, the timer X count stop bit (bit 5 of address 00FF₁₆) must be set to "0" before executing STP instruction.

The circuit example using a ceramic oscillator (or a quartz crystal oscillator) is shown in Figure 15.

The constant capacitance will differ depending on which oscillator is used, and should be set to the manufactures suggested value.

The example of external clock uasge is shown in Figure 16. X_{IN} is the input, and X_{OUT} is open.




Fig.15 External ceramic resonator circuit




Fig.16 External clock input circuit




Fig.17 Block diagram of clock generating circuit

PROGRAMMING NOTES

· 电工程编码 4 医4 12 电压力 12 基本2 1 1 1 2 1 2 2 2 2 2

- (1) The frequency ratio of the timer and the prescaler is 1/(n+2).
- (2) Set a value other than "0" for the timer and the pre-
- (3) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (4) Reading the timer and prescaler must be abvoided while the input to the prescaler is changing.
- (5) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (6) A NOP instruction must be used after the execution of a PLP instruction.
- (7) Notes on serial I/O
- ① Set "0" in the serial I/O interrupt enable bit (bit 2 of address 00FE₁₆) before setting the serial I/O mode.
- ② Insert at least one instruction and set "0" in the serial I/ O interrupt request bit (bit 3 of address 00FE₁₆) after setting the serial I/O mode.
- 3 Set "1" in the serial I/O interrupt enable bit after the operation described in (2).
- (8) The timer X and prescaler X must be set "FF₁₆" immediately before the execution of a STP instruction.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mark specification form
- (3) ROM data EPROM 3sets Write the following option on the mask ROM confirmation form
- · Port P0 pull-up transistor bit
- Port P1 pull-up transistor bit
- Port P2 pull-up transistor bit
- Port P3 pull-up transistor bit
- Port P4 pull-down transistor bit
- Port P5 pull-up transistor bit



MITSUBISHI MICROCOMPUTER M50745-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage		−0.3~7	V
Vı	Input voltage, RESET, X _{IN}		−0.3~7	V
V _I	Input voltage, P4 ₀ ~P4 ₇		-0.3~V _{cc} +0.3	V
Vı	Input voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P5_0 \sim P5_7$, CNTR, $\overline{INT_1}$, $\overline{INT_2}$, CNVss	With respect to V _{SS} . Output transistors are in "off" state.	-0.3~13	٧
Vo	Output voltage, P4 ₀ ~P4 ₇ , X _{OUT} , ϕ , RESET _{OUT}		-0.3~V _{cc} +0.3	V
Vo	Output voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , CNTR		-0.3~13	V
Pd	Power dissipation	T _a = 25°C	1000(Note 1)	mW
Topr	Operating temperature	,	-10~70	°C
Tstg	Storage temperature		-40~125	°C

Note 1: 300mW for QFP types.

RECOMMENDED OPERATING CONDITIONS ($\tau_a = -10 \sim 70^{\circ}\text{C}$, $V_{cc} = 5V \pm 10\%$, unless otherwise noted)

Symbol	Parameter		Limits			
			Nom.	Max.	Unit	
Vcc	Supply voltage	4.5	5	5.5	V	
V_{SS}	Supply voltage		0		٧	
	"H" input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,					
VIH	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ ,	0.8V _{cc}		Vcc	V	
	CNTR, INT1, INT2, RESET, XIN, CNVSS					
_	"L" input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,					
VIL	$P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P5_0 \sim P5_7$,	0		0.2V _{CC}	V	
	CNTR, INT ₁ , INT ₂ , CNV _{SS}					
VIL	"L" input voltage, RESET	0		0.12V _{CC}	V	
V _{IL}	"L" input voltage, X _{IN}	0		0.16V _{cc}	V	
	"L" peak output current, P00 ~ P07, P10 ~ P17					
l _{oL(peak)}	$P2_0 \sim P2_7, P3_0 \sim P3_7$			10	mA	
	CNTR					
	"L" averaged output current, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$					
I _{oL(avg)}	$P2_0 \sim P2_7, P3_0 \sim P3_7$			5	mA	
	CNTR, (Note 2)					
I _{OH(peak)}	"H" peak output current, P4 ₀ ~ P4 ₇			-10	mA	
I _{OH(avg)}	"H" averaged output current, $P4_0 \sim P4_7$ (Note 2)			- 5	mA	
f _(XIN)	Internal clock oscillating frequency			4	MHz	

Note 2: I_{oL(avg)}, I_{oH(avg)} is the average current in 100ms.
3: "H" input voltage of ports P0, P1, P2, P3, and P5, CNTR, INT, and INT₂ is available up to +12V.

(For ports, it is only when pull-up transistor is omitted.)

4: The total of lo_H(peak) of ports P0, P1, P2, and P3 should be 80mA max. The total of lo_H(peak) of port P4 should be 80mA max.

M50745-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{cc} = 5V$, $V_{ss} = 0V$, $T_a = 25^{\circ}C$, $f_{(x_{iN})} = 4$ MHz, unless otherwise noted)

Symbol	Parameter Test conditions	Limits			Unit	
Зупцоі		. Test conditions	Min.	Тур.	Max.	ŲIII
V _{OH}	"H" output voltage, P4 ₀ ~P4 ₇	$I_{OH} = -10 \text{mA}$	3			V
VoH	"H" output voltage, φ, RESET _{OUT}	$I_{OH} = -2.5 \text{mA}$	3			V
V _{OL}	"L" output voltage, P0 ₀ ~ P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , CNTR	I _{OL} = 10mA			2	٧
VoL	"L" output voltage, φ, RESET _{OUT}	I _{OL} = 5mA			2	٧
V _{T+} -V _{T-}	Hysteresis, P3 ₆	When used as CLK input	0.3		1	V
V _{T+} -V _{T-}	Hysteresis, CNTR, INT ₁ , INT ₂		0.3		1	V
V _{T+} -V _{T-}	Hysteresis, RESET			0.5	0.7	V
V _{T+} -V _{T-}	Hysteresis, X _{IN}	,	0.1		0.5	V
I _{IL}	"L" input current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇	V _I = 0V without pull-up transistor			-5	μΑ
I _{IL} .	"L" input current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇	V _I = 0V with pull-up transistor	-40	-70	-125	μΑ
I _{IL}	"L" input current, P40~P47	V _I = 0V			-5	μА
I _{IL}	"L" input current, CNTR, INT ₁ , INT ₂ , RESET, X _{IN}	V ₁ = 0V			-5	μА
I _{IH}	"H" input current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇	V _I = 12V without pull-up transistor			. 12	μA
l _{iH}	"H" input current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇	V _I = 5V with pull-up transistor			5	μΑ
I _{IH}	"H" input current, P4 ₀ ~P4 ₇	V _I = 5V without pull-down transistor			5	μΑ
I _{IH}	"H" input current, P4 ₀ ~P4 ₇	V _I = 5V with pull-down transistor	40	70	125	μA
I _{IH}	"H" input current, CNTR, INT, INT2, RESET, XIN	V ₁ = 5V			5	μА
V _{RAM}	RAM retention voltage	at clock stop	2			V
		P-channel open- drain output pins are square		3	6	mA
Icc	Supply current	to V_{CC} , output pins $T_a = 25$ are open, other I/O at clock			1	μΑ
		pins are connected $T_a = 70$ to V_{SS} .			10	μΑ

TIMING REQUIREMENTS

Single-chip mode ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 4MHz$, unless otherwise noted)

County al	B		Limits		
Symbol	Parameter	Min.	Тур.	Max.	Unit
t _{SU} (POD-ø)	Port P0 input setup time	270			ns
t _{SU (P1D-ø)}	Port P1 input setup time	270			ns
t _{SU (P2D-ø)}	Port P2 input setup time	270			ns
t _{SU (P3D-ø)}	Port P3 input setup time	270			ns
t _{SU} (P4D-φ)	Port P4 input setup time	270			ns
t _{SU} (PSD-ø)	Port P5 input setup time	270			ns
th (&POD)	Port P0 input hold time	20			ns
th (*P1D)	Port P1 input hold time	20			ns
th (4-P2D)	Port P2 input hold time	20			ns
th (ø-P3D)	Port P3 input hold time	20			ns
th (ø-P4D)	Port P4 input hold time	20			ns
th (4-P5D)	Port P5 input hold time	20			ns
t _C	External clock input cycle time	250			ns
t _W	External clock input pulse width	75			ns
tr	External clock rising edge			25	ns
tf	External clock falling edge			25	ns

Memory expanding mode and eva-chip mode

 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, T_a = 25^{\circ}C, f_{(X_{IN})} = 4MHz, unless otherwise noted)$

			Limits			
Symbol	Parameter	Min.	Тур. Мах.	Unit		
t _{su (POD-ø)}	Port P0 input setup time	270		ns		
t _{SU} (P1D-¢)	Port P1 input setup time	270		ns		
tsu (P2D-ø)	Port P2 input setup time	270		ns		
tsu (RDY-ø)	RDY input setup time	150		ns		
th (#-POD)	Port P0 input hold time	20		ns		
th (4-P1D)	Port P1 input hold time	20		ns		
th (ø-P2D)	Port P2 input hold time	20		ns		
th (ø-RDY)	RDY input hold time	500		ns		

Microprocessor mode ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 4MHz$, unless otherwise noted)

Symbol	Parameter	Limits			11-11
Symbol	Parameter		Тур.	Max.	Unit
tsu (P2D-ø)	Port P2 input setup time	270			ns
t _{su (RDY-ø)}	RDY input setup time	150			ns
th (P2D)	Port P2 input hold time	20			ns
th (ø-RDY)	RDY input hold time	500			ns

SWITCHING CHARACTERISTICS

Single-chip mode ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 4MHz$, unless otherwise noted)

		T4 diki	Limits			
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(∲-P0Q)}	Port P0 data output delay time				230	ns
t _{d(∳-P1Q)}	Port P1 data output delay time	Fig.18			230	ns
td(ø-P2Q)	Port P2 data output delay time	Fig.16			230	ns
t _{d(\$\phi_P3Q)}	Port P3 data output delay time				230	ns
td(ø-P4Q)	Port P4 data output delay time	Fig.19			230	ns

Memory expanding mode and eva-chip mode

 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, T_a = 25^{\circ}C, f_{(X_{IN})} = 4MHz, unless otherwise noted)$

0	Parameter	TAdial	Limits			1
Symbol		Test conditions	Min.	Тур.	Max.	Unit
t _{d(ø-P0A)}	Port P0 address output delay time				250	ns
td(ø-POAF)	Port P0 address output delay time				250	ns
t _{d(\$-P0Q)}	Port P0 data output delay time				200	ns
td(&POQF)	Port P0 data output delay time				200	ns
t _{d(ø-P1A)}	Port P1 address output delay time				250	ns
td(ø-PIAF)	Port P1 address output delay time				250	ns
t _{d(ø-P1Q)}	Port P1 data output delay time				200	ns
td(Port P1 data output delay time				200	ns
t _{d(ø-P2Q)}	Port P2 data output delay time	Fig 10			300	ns
td(ø-P2QF)	Port P2 data output delay time	Fig.18			300	ns
td(ø-R/W)	R/W signal output delay time				250	ns
t _{d(ø-R/WF)}	R/W signal output delay time				250	ns
t _{d(ø-P3₀Q)}	Port P3 ₀ data output delay time				200	ns
td(ø-P30QF)	Port P3 ₀ data output delay time	,			200	ns
td(ø-sync)	SYNC signal output delay time				250	ns
td(#-SYNCF)	SYNC signal output delay time				250	ns
td(ø-P3 ₁ Q)	Port P3 ₁ data output delay time				200	ns
td(ø-P31QF)	Port P3 ₁ data output delay time	7			200	ns

Symbol	Parameter	Test conditions	Limits			
- Cynnbon	raianictei	rest conditions	Min.	Typ.	Max.	Unit .
td(ø-P0A)	Port P0 address output delay time				250	ns
td(ø-P1A)	Port P1 address output delay time				250	ns
td(# -P2Q)	Port P2 data output delay time	F: 10			300	ns
td(# -P0QF)	Port P2 data output delay time	Fig.18			300	ns
td(ø-R/w)	R/W signal output delay time				250	ns
td(ø-sync)	SYNC signal output delay time			7	250	ns




Fig.18 Ports P0~P3 test circuit






Fig.19 Port P4 test circuit






In memory expanding mode and eva-chip mode



In microprocessor mode



M50747-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M50747-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP (flat package type also available). This single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.


The differences between the M50747-XXXSP and the M50747-XXXFP are the package outline and power dissipation ability (absolute maximum ratings).


DISTINCTIVE FEATURES

•	Number of bas	sic instructions······ 69
•	Memory size	ROM 8192 bytes
	,	RAM 256 bytes
•	Instruction exe	ecution time
	······ 1 <i>μ</i> s	(minimum instructions at 8MHz frequency)
•	Single power	supply f(X _{IN})=8MHz······5V±10%
•	Power dissipa	tion
	normal oper	ation mode (at 8MHz frequency) ···· 30mW
•		sting ······128 levels (max.)
•	Interrupt	·····7 types, 5 vecters
•	8-bit timer ·····	······3 (2 when used as serial I/O)
•		e I/O (Ports P0, P1, P2, P3, P4) ······ 40
•	Input ports (Po	ort P5)8
•	Output ports (Port P6)8
•	Serial I/O (Clo	ock synchronized or UART)······1

APPLICATION

Office automation equipment VCR, Tuner, Audio-visual equipment





MITSUBISHI MICROCOMPUTERS M50747-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M50747-XXXSP

Parameter			Functions
Number of basic instructions			69
Instruction execution time			1μs (minimum instructions, at 8MHz of frequency)
Clock frequency			8MHz
Memory size	ROM		8192bytes
	RAM		256bytes
Input/Output port	ĪNT ₁	Input	1-bit×1
	P0, P1, P2, P3, P4	1/0	8-bit×5 (Part of P3 are in common with Input/output of serial I/O,
			timer I/O and INT ₂ interrupt input)
	P5	Input	8-bit×1
	P6	Output	8-bit×1
Serial I/O			8-bit or 9-bit×1
Timers			8-bit prescaler×2+8-bit timer×3 (8-bit timer×2 when serial I/O is used)
Subroutine nesting			128 levels (max.)
Interrupts			Two external interrupts (1 of external interrupt is in common with port P3 ₂)
			Three timer interrupts (or timerX2, serial I/OX1)
Clock generating circuit			Built-in (Ceramic or Quartz crystal oscillator)
Supply voltage			5V±10%
Power dissipation	at high-speed operation		30mW (at 8MHz frenquency)
Input/Output characteristics	Input/output voltage		5V
	Output current		5mA (Ports P3, P4, P6)
Memory expansion			Possible
Operating temperature range	,		−10~70°C
Device structure			CMOS silicon gate
Package	M50747-XXXSP		64-pin shrink plastic molded DIP
	M50747-XXXFP		72-pin plastic molded QFP



MITSUBISHI MICROCOMPUTERS M50747-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions	
V _{cc} V _{ss}	Supply voltage		Power supply inputs 5V \pm 10% to V _{CC} , and 0V to V _{SS} .	
CNVss	CNV _{SS}		This is usually connected to V _{SS} .	
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.	
XIN	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock source should be connected the X _{IN} pin and the X _{OUT} pin should be left open.	
Хоит	Clock output	Output		
φ	Timing output	Output	This is the timing output pin.	
CNTR	Timer I/O	1/0	This is an I/O pin for the timer X.	
ĪNT ₁	Interrupt input	Input	This is the highest order interrupt input pin.	
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is CMOS output.	
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.	
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.	
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. When serial I/O is used, P3 ₆ , P3 ₅ , and P3 ₄ work as CLK, T_xD pins, respectively. When clock synchronous serial I/O is used, P3 ₇ works as $\overline{S_{RDY}}$. Also P3 ₃ and P3 ₂ work as CNTR pin and the lowest order interrupt input pin $(\overline{INT_2})$, respectively.	
P4 ₀ ~P4 ₇	I/O port P4	1/0	Port P4 is an 8-bit I/O port and has basically the same functions as port P0.	
P5 ₀ ~P5 ₇	Input port P5	Input	Port P5 is an 8-bit input port.	
P6 ₀ ~P6 ₇	Output port P6	Output	Port P6 is an 8-bit output port. The output structure is CMOS output.	

M50747-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

MEMORY

A memory map for the M50747-XXXSP is shown in Figure 1. Addresses E000₁₆ to FFFF₁₆ are assigned to the built-in ROM area which consists of 8192 bytes.

Addresses $FF00_{16}$ to $FFFF_{16}$ are a special address area (special page). By using the special page addressing mode of the JSR instruction, subroutines addressed on this page can be called with only 2 bytes. Addresses $FFF4_{16}$ to $FFFF_{16}$ are vector addresses used for the reset and inter-

rupts (see interrupt chapter). Addresses 0000₁₆ to 00FF₁₆ are the zero page address area. By using the zero page addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required. The RAM, I/O port, timer, etc., are assigned to this area.

Addresses 0000_{16} to $00BF_{16}$ and 0100_{16} to $013F_{16}$ are assigned to the built-in RAM and respectively consist of 192 bytes and 64 bytes of static RAM. In addition to data storage, this RAM is used for the stack during subroutine calls and interrupts.




Fig.1 Memory map

CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 2.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the microcomputer. Data operations such as data transfer, Input/Output, etc., are executed mainly through accumulator.

INDEX REGISTER X (X)

The index register X is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register X, specifies the real address. When the T flag in the processor status register is set to "1", the index register X itself becomes the address for the second OPERAND.

INDEX REGISTER Y (Y)

The index register Y is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register Y specifies the real address




Fig.2 Register structure

M50747-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

STACK POINTER (S)

The stack pointer (S) is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subroutine calls. The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

The location of the stack can be determined by the stack page bit (bit 4 at address $00FF_{16}$). When bit 4 is "0" and the contents of the stack pointer is XX_{16} , the stack address is set to $00XX_{16}$. When bit 4 is "1", the stack address is set to $01XX_{16}$. When using this microcomputer in the single-chip mode, the stack page bit must be "0" and the stack pointer should be set at the bottom address of the internal RAM

When an interrupt occurs, the higher 8 bits of the program counter are pushed into the stack first, and then the lower 8 bits of the program counter are pushed into the stack. After each byte is pushed into the stack, the stack pointer is decremented by one. Next, the contents of the processor status register are pushed into the stack. When the return from interrupt instruction (RTI) is executed, the program counter are processor status register data is pulled off the stack in reverse order from above.

The Accumulator is never pushed into the stack automatically. A Push Accumulator instruction (PHA) is provided to execute this function. Restoring the Accumulator to its previous value is accomplished by the Pull Accumulator instruction (PLA). It is executed in reverse order of the PHA instruction.

The contents of the Processor Status Register (PS) are pushed (pulled) to (from) the stack with the PHP and PLP instructions, respectively. Only the program counter is pushed into the stack during a subroutine call. Therefore, any registers that should not be destroyed should be pushed into the stack manually. The RTS instruction is used to return from a subroutine.

PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L. The program counter is used to indicate the address of the next instruction to be executed.

PROCESSOR STATUS REGISTER (PS)

The processor status register is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flag (C), Zero flag (Z), Overflow flag (V) or the Negative flag (N). Each bit of the register is explained below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic and Logical operation Unit (ALU) immediately after an operation. It also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting and clearing this flag.

2. Zero flag (Z)

This flag is used to indicate if the immediate operation generated a zero result or not. If the result is zero, the zero flag will be set to "1". If the result is not zero, the zero flag will be set to "0".

3. Interrupt disable flag (1)

This flag is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is set to "0", the operations are executed in binary. Decimal correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

When the BRK instruction is executed, the same operations are performed as in an interrupt. The address of the interrupt vector of the BRK instruction is the same as that of the lowest priority interrupt. The contents of the B flag can be checked to determine which condition caused the interrupt. If the BRK instruction caused the interrupt, the break flag will be "1", otherwise it will be "0".

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i.e., operation results between memories 1 and 2 are stored in the accumulator). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the index X mode flag, respectively.



7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a signed binary number. When the result exceeds +127 or -128, the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the overflow flag. The overflow flag is reset by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is set to "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the negative flag. There are no instructions for directly setting or resetting the negative flag.

Table 1 Interrupt vector address and priority

Interrupt	Priority	Vector address
RESET	1	FFFF ₁₆ , FFFE ₁₆
ĪNT ₁	2	FFFD ₁₆ , FFFC ₁₆
Timer X	3	FFFB ₁₆ , FFFA ₁₆
Timer 1	4	FFF9 ₁₆ , FFF8 ₁₆
Timer 2 or serial I/O	5	FFF7 ₁₆ , FFF6 ₁₆
INT ₂ (BRK)	6	FFF5 ₁₆ , FFF4 ₁₆

INTERRUPT

The M50747-XXXSP can be interrupted from seven souces; $\overline{INT_1}$, timer X, timer 1, timer 2/serial I/O, or $\overline{INT_2}/BRK$ instruction.

However, the $\overline{\text{INT}_2}$ pin is used with port P3₂ and the corresponding directional register bit should be set to "0" when P3₂ is used as an interrupt input pin.

The value of bit 2 and bit 3 of the transmit/receive mode register (address 00F4₁₆) determine whether the interrupt is from timer 2 or from serial I/O. When these bits are "00" the interrupt is from timer 2, otherwise the interrupt is from serial I/O. Also, when the bit 2 is "1", parts of port P3 are used for serial I/O. These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same functions as the interrupts.

When an interrupt is accepted, the contents of certain registers are pushed into specified locations, (as discussed in the stack pointer section) the interrupt disable flag I is set, the program jumps to the address specified by the interrupt vector, and the interrupt request bit is cleared automatically. The reset interrupt is the highest priority interrupt and can never be inhibited. Except for the reset interrupt, all interrupts are inhibited when the interrupt disable flag is set to "1". All of the other interrupts can further be controlled individually via the interrupt control register shown in Figure




Fig.3 Interrupt control

M50747-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

3. An interrupt is accepted when the interrupt enable bit and the interrupt request bit are both "1" and the interrupt disable flag is "0".

The interrupt request bits are set when the following conditions occur:

- (1) When the INT₁ or INT₂ pins go from "H" to "L"
- (2) When the contents of timer X, timer 1, timer 2 (or the serial I/O counter) go to "0"

These request bits can be reset by the program but can not be set by the program. However, the interrupt enable bit can be set and reset by the program.

The interrupt from serial I/O is used switching with that from timer 2. This interrupt is slightly different from the others. When serial I/O is selected, the interrupt becomes automatically the interrupt from serial I/O. Because the interrupt request bit of timer 2 is edge-senced and not level-

senced, when interrupts are generated from both transmit and receive sides as illustrated in Figure 5, transmit interrupts will not be accepted by only taking OR of receive interrupt flag RI and transmit flag TI. Even if RI is cleared to "0" by executing receive interrupt processing and is returned to the main routine, TI is "1" and its level will not be changed. In order to accept interrupts in the above state, when RI or TI is cleared from "1" to "0" the pulse is generated automatically and lets the request bit go from "H" to "L". By doing so, the level will be changed. The interrupt processing routine of serial I/O is shown in Figure 4.

Since the BRK instruction and the $\overline{\text{INT}_2}$ interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if $\overline{\text{INT}_2}$ generated the interrupt.




Fig.4 Interrupt processing routine

TIMER

The M50747-XXXSP has three timers; timer X, timer 1, and timer 2. Since P3 (in serial I/O mode) and timer 2 use some of the same architecture, they cannot be used at the same time (see serial I/O section). Timer X has four modes which can be selected by bit 2 and 3 of the timer control register. When the timer X count stop bit (bit 5) is set to "1", the timer X will stop regardless of which mode it is in. A block diagram of timer X, timer 1, timer 2 and serial I/O is shown in Figure 5.

The $P3_3/CNTR$ pin cannot be used as CNTR when $P3_3$ is being used in the normal I/O mode.

Timer 1 and timer 2 share with a prescaler. This prescaler has an 8-bit programmable latch used as a frequency divider. The division ratio is defined as 1/(n+1), where n is the decimal contents of the prescaler latch. All three timers are down-count timers which are reloaded from the timer

latch following the zero cycle of the timer (i.e. the cycle after the timer counts to zero).

The timer interrupt request bit is set to "1" during the next clock pulse after the timer reaches zero. The interrupt and timer control registers are located at addresses 00FE₁₆ and 00FF₁₆, respectively (see interrupt section).

The four modes of timer X as follows:

- (1) Timer mode (00)
 - In this mode the clock is driven by the oscillator frequency divided by 16. When the timer down-counts to zero, the timer interrupt request bit is set to "1" and the contents of the timer's latch is reloaded into the timer and the counting begins again.
- (2) Pulse output mode [01] In this mode, the polarity of the CNTR signal is reversed each time the timer down-counts to zero.




Fig.5 Interrupt block diagram of timer X, timer 1, timer 2 and serial I/O

(3) Event counter mode [10]

This mode operates in the same manner as the timer mode except the clock source is input to the CNTR pin. This mode will allow an interrupt to be generated whenever a specified number of external events have been generated. The timer down-counts every rising edge of the clock source.

(4) Pulse width measurement mode [11]

This mode measures the pulse width (between lows) input to the CNTR pin. The timer, driven by the oscillator frequency divided by 16, continues counting during the low cycle of the CNTR pin. When the timer contents reaches "0", the interrupt request bit is set to "1", the timer's reload latch is reloaded and the counting resumes.

The structure of the timer control register is shown in Figure 6.

When the STP instruction is executed, or after reset, the prescaler and timer latch are set to FF₁₆ and 01₁₆, respectively. Also, when the STP instruction is executed, the oscillator's frequency (divided by 16) will become the counting source, regardless of the timer X mode setting. This state will be released when the timer X interrupt request bit is set to "1", or after a reset. Timer X will then enter the mode specified by its mode bits. For more details on the STP instruction, refer to the oscillation circuit section.




Fig.6 Structure of timer control register

SERIAL I/O

Figure 7 is a block diagram of the serial I/O. Two types exist in serial data transfer: the clock synchronous type in which data is transferred, synchronized with the clock, and the asynchronous type (UART) in which data is transferred using the start and stop bits. The user can choose either type. There are two asynchronous type modes: 8-bit data transfer and 9-bit data transfer. The receive ready signal $(\overline{S_{RDY}})$, clock I/O (CLK), data I/O $(T_XD$ and $R_XD)$ pins share the same pins as $P3_{7_1}$ $P3_{6_1}$ $P3_{6_2}$ $P3_{6_3}$

Figure 8 gives the bit configuration for the transmisson/receive mode register and transmisson/receive control register. The transmit/receive mode register (00F4₁₆) is a 5-bit register. Bits 1 and 0 are used to define the clock source for synchronization. When the contents of bits 1 and 0 are (00) or (01), respectively, the external clock is used. The external clock is input to pin P3₆. Use an external clock with a 50% duty cycle and a frequency lower than 500kHz. When the contents of bits 1 and 0 are (10) or (11), respectively, the built-in clock is used.

When the contents are [10], the overflow signal from timer 2 is used for the clock source. Therefore, by changing the division rate, the data transfer speed can be controlled.

When the contents are (11), the frequency obtained by dividing the oscillation frequency by 16 is used as the clock source.

Bits 2 and 3 are used to define which pins on port P3 are to be used as serial I/O, and which type of serial I/O to used. When the contents are [00], respectively, port P3 is used as a normal parallel port.

When the contents are [01], respectively, the clock synchronous type serial I/O is used.

 $P3_7/\overline{S_{RDY}}$ on port P3 is used as the receive ready signal pin. $P3_6/CLK$ is used as the input or output pin. When an external clock is to be used, the signal from the clock is connected to this pin. When the built-in clock is to be used, the signal from the clock is output to this pin. $P3_5/T_xD$ is used as the serial data output pin. $P3_4/R_xD$ is used as the serial data input pin. When this pin is not used as the serial data input pin, it can be used as the normal input/output pin. When this pin is used as the serial data input pin, set the directional register to the input mode.

When the contents are [10], this serial I/O is used as an 8-bit asynchronous serial I/O. If the external clock source is selected together with the bit contents [10], the clock signal is input to P3₆/CLK on port P3. The data transfer speed is 1/16 of the clock frequency. When the built-in clock is used, this can be used as the normal input/output pin. P3₅/ T_XD is used as the serial data output pin. P3₄/R_XD is used as the serial data input pin. When this is not used as the serial data input pin, it can be used as a normal input/output pin. When this pin is used as a serial data input pin, set the directional register to the input mode. When the contents are [11], a 9-bit asynchronous serial I/O is selected. The functions on port P3 are the same as in the 8-bit case. Bit 4 is used to select the sleep mode. The sleep mode is

valid only for asynchronous transmission. See the section on the sleep mode for further explanation. When the contents are "0", the sleep mode is disabled. When the contents are "1", the sleep mode is enabled.

The transmission/receive control register is an 8-bit register. Bits 1, 3, 4, 5 and 7 are for read only. Each bit is explained as follows.

Transmit enable bit (TE)

When this bit is set to "0", the send clock is pulled up to "H", the transmit completion bit (TI) is cleared to "0", transmission is terminated, and the serial I/O is initialized. When this bit is set to "1", transmission starts. Therefore, send data must be written into the transmission register prior to setting it to "1". When the transmission is completed, the serial I/O stops and the transmission clock is pulled up to "H" automatically.

Once the above operation has been performed, transmission starts by writing data into the transmission register.

Transmit completion bit (TI)

This bit is cleared to "0" when the transmit enable bit (TE) is set to "0", or when data is written into the transmission register. When transmission is completed, this bit is set to "1". An OR operation is performed between the transmit completion bit (TI) and the receive completion bit (RI), and the result is input into the interrupt request bit (bit 3 of address $00FE_{16}$). See the section on interrupts for more information.

Receive enable bit (RE)

When this bit is cleared to "0", the receive completion bit (RI), the overrun framing error (OFR), and the receive parity error bit (PER) are cleared and initialized. When this bit is set to "1", the I/O enters the receive enable status. For the clock synchronous type serial I/O, data is fetched from the $P3_4/R_XD$ pin and the contents of the receive register are shifted by 1 bit every time the receive clock changes from "L" to "H". For the asynchronous type I/O, receiving starts when a start bit is forwarded to $P3_4/R_XD$.

Receive completion bit (RI)

This bit is cleared to "0" when the receive enable bit is set to "0", or when writing is performed to the receive buffer register. If the receive buffer is written to, no data is written in the register and the previous data is preserved. When a set of data arrives in the receive buffer, and the receive completion bit (RI) is "0", data is transferred to the receive buffer register. With this operation, receiving terminates and the receive completion bit (RI) is set to "1". An OR operation is performed between the receive completion bit (RI), the transmit completion bit (TI), and the result is input to the interrupt request bit (bit 3 at address 00FE₁₆). For more information on the interrupts, see the corresponding section.



M50747-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Overrun framing error bit (OFR)

When the receive enable bit (RE) is set to "0" or when writing is performed to the receive buffer register, this bit is cleared to "0". If an overrun or framing error occurs, this bit is set to "1". An overrun error occurs when the receive completion bit (RI) remains set to "1" and the next data is transferred from the receive register to the receive buffer register. A framing error occurs when data arrives in the receive register, (which should be transferred to the receive buffer register), and no stop bit exists. This bit is valid only for asynchronous transmission.

Receive parity error bit (PER)

When the number of "1"s is in the received data register is odd, this bit is set to "1". This bit is cleared to "0" when the receive enable bit (RE) is set to "0" or when writing is performed to the receive buffer register.

Receive data bit (T8)

For 9-bit asynchronous transmission, this bit is transmitted as bit 8 data.

Receive data bit 8 (R8)

For 9-bit asynchronous transmission, this bit is used to receive the bit 8 data.

The operation of each transmission method is described below.

CLOCK SYNCHRONOUS TYPE SERIAL TRANSMISSION

Receiving starts when the receive enable bit (RE) is set to "1". Every time the receive clock changes from "L" to "H", data is fetched from P3 $_4$ /R $_X$ D pin and, simultaneously, the contents of the receive register are shifted by 1 bit. Data transmission starts from the least significant bit. When 8 bits of data are received, the receive completion bit (RI) is set to "1". When RI changes from "0" to "1", the interrupt request bit is set to "1". When the internal clock is used, the receive clock stops in the "H" condition. When the external clock is used, the clock does not stop. In this case, control this clock using external devices. Once the receive enable bit (RE) is set to "1", writing to the receive buffer register clears the receive completion bit (RI) and receiving restarts. Set a "0" in the transmission enable bit during receiving.

Setting "1" in the transmission enable bit (TE) starts the transmission. Accordingly, write data in the transmission register before setting TE to "1". Every time the transmission clock changes from "H" to "L", data is output from the P3₅/T_XD pin. Data transmission starts from the least significant bit. The transmission completion bit (TI) is set to "1" for each 8 bits of data transmitted. When TI changes from "0" to "1", the interrupt request bit is set to "1". When the

internal clock is used, the clock stops in the "H" position after transmitting 8 bits of data. When an external clock is used, the clock does not stop. In this case, control this clock using external devices. Once the transmission enable bit is set to "1", writing data to the transmission register clears the transmission completion bit to "0" and starts the transmission. Set a "0" in the receive enable bit during transmission. When the external clock is used, the transmission speed is the same as that of the clock. When the internal clock is used, the clock frequency obtained by dividing the clock source by 16 is used for the transmission speed. Figure 9 gives the transmission timing. This figure also gives the timings for 8-bit and 9-bit asynchronous transmission, which is explained below.

8-BIT ASYNCHRONOUS TRANSMISSION

Setting the receive enable bit (RF) to "1" brings the I/O into the receiving ready status. Transmission starts when the first data that changes the level from "H" to "L" is received, and data is forwarded to the receive register. When 8 bits of data are received and the receive completion bit (RI) is set to "1", the 8-bits of data are transferred to the receive buffer register, and RI is set to "1". See the section on the interrupts for more information. If RI is set to "1", no transfer is performed. The overrun framing error bit (OFR) is set to "1" when BI is set to "1" and the next data is received. When the stop bit is set to "0", the OFR bit is set to "1" regardless of the RI bit status. No other condition will change the contents of this bit. When the number of "1"s in the received data register is odd, the receive error bit (PER) is set to "1". No other condition will change the contents of this bit. Bits RI, OFR, and PER are cleared to "0" when writing is performed to the receive buffer register. When 8-bits of data are received, receiving automatically halts and the start bit of the next data is ready.

When the transmission enable bit (TE) is set to "1" (after writing data to the transmit register), transmission starts. First, the start bit "0" is sent, and data is transferred starting from the least significant bit. When the stop bit "1" is sent, the transmission completion bit (TI) is set to "1" and the transmission terminates. For more information on the interrupt, see the corresponding section. After the above operation has been performed, the transmission completion bit (TI) is cleared to "0" and transmission restarts after writing to the transmit register is performed.

9-BIT ASYNCHRONOUS TRANSMISSION

Operation for 9-bit asynchronous transmission is same as 8-bit asynchronous transmission except that the transmission data consists of 9 bits. When receiving data, bit 8 of the received data is input to bit 7 on address $00F5_{16}$ (transmit/receive control register). When transmitting data, the contents of bit 6 in the transmit/receive control register is output as bit 8 of the send data.



MITSUBISHI MICROCOMPUTERS M50747-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SLEEP MODE

For 9-bit asynchronous transmission, when bit 4 (SM₄) of the transmit/receive mode register (00F416) is set to "1" and bit 8 of the receive data is "0", the received data is ignored. When bit 8 of the receive data is set to "1", data is received. When the contents of SM4 is "0", data is received, regardless of the contents of bit 8 of the received data. For 8-bit asynchronous transmission, the stop bit works as bit 8 of the received data. The sleep mode is used when several local microcomputers are to be connected to a single host computer through the serial I/O. First, the host computer sets T8 to "1" and sends data. The data contains the address of the local microcomputer to be accessed. All the local microcomputers receive the same data. Each local microcomputer checks the data (address), and if the address is that assigned to the local microcomputer, bit 4 of the transmit/receive mode register is set to "0". Bit 4 of the registers of all the other local microcomputers is set to "1". Then, the host computer starts transmission by setting T8 to "0". The local microcomputer whose SM4 is "0" receives the transmitted data, while the other local microcomputers continue program execution without being interrupted by serial I/O. This is because SM₄ on these computers set to "1". Thus, the host computer can communicate with a specific microcomputer.



Receive buffer register

Fransmit/Receive mode

(Address 00F4₁₆)

Transmit/Receive

Transmit register

(Address 00F6₁₆)

 $SM_3 = 1$

 $\overline{SM_3} = 0$

P3₅/T_XD

control register (Address 00F5₁₆)

register

Data bus

Data bus

Data bus

SM4 SM3 SM2 SM1 SM0

(Address 00F7₁₆)

Receive register

Fig.7 Block diagram of serial I/O Data bus $SM_2 = 1$ $SM_3 = 1$ $P3_4/R_XD$ when except $SM_3 = 0$ $\overline{ISM}_{2} = 0$ $SM_1 = 0$ Receive interrupt signal when $SM_3 = 0$ $SM_1 = 0$

 $SM_3 = 1$

 $SM_3 = 0$

 $SM_3 = 0$

Receive buffer register write signal

when $SM_3 = 1$

"0"

 $SM_2 = 1$

Transmit clock when except $SM_3 = 1$

 $SM_2 = 1$





P3₆/CLK

from prescaler

Oscillator divider

Timer 2

Transmit interrupt signal

write signal

Transmit register

 $SM_1 = 0$

 $SM_1 = 1$ $SM_0 = 1$ $SM_1 = 1$ $SM_0 = 1$





Fig.8 Bit structure of transmit/receive mode register and transmit/receive control register



rigio conari/o anning

RESET CIRCUIT

The M50747-XXXSP is reset according to the sequence shown in Figure 10. It starts the program from the address formed by using the content of address FFFF16 as the high order address and the content of the address FFFF16 as the low order address, when the RESET pin is held at "L" level for more than 2µs while the power voltage is in the recommended operating condition and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 11. An example of the reset circuit is shown in Figure 12. When the power on reset is used, the RESET pin must be held "L" until the oscillation of X_{IN}-X_{OUT} becomes stable.





Fig.10 Timing diagram at reset



Power on M50747-XXXSP RESET OΜ 0.60 M50747-XXXSP RESET V_{CC} Supply voltage detection circuit Fig.12 Example of reset circuit

Fig.11 Internal state of microcomputer at reset



I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with CMOS output.

As shown in the memory map (Figure 1), port P0 can be accessed at zero page memory address $00E0_{16}$. Port P0 has a directional register (address $00E1_{16}$) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a previously output value to be read correctly even though the output voltage level is shifted up or down. Pins set as input are in the floating state and the signal levels can thus be read. When data is written into the input port, the data is latched only to the port latch and the pin still remains in the floating state.

Depending on the contents of the processor status register (bit 0 and bit 1 at address 00FF₁₆), four different modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and eva-chip mode. These modes (excluding single-chip mode) have a multiplexed address output function in addition to the I/O function. For more details, see the processor mode information.

(2) Port P1

In the single-chip mode, port P1 has the same function as P0. In the other modes, P1's functions are slightly different from P0's. For more details, see the processor mode information.

(3) Port P2

In the single-chip mode, port P2 has the same function as P0. In the other modes, P2's functions are slightly different from P0's.

For more details, see the processor mode information.

(4) Port P3

In the single-chip mode, port P3 has the same function as P0. In the other modes, P3's functions are slightly different from P0's. Port P3 can also be used as serial I/O, $\overline{\text{INT}_2}$ and I/O pins for timer X. For more details, see the processor mode information.

(5) Port P4

Port P4 has the same function as port P0 in the singlechip mode. This function does not change even though the processor mode changes.

(6) Port P5

Port P5 is an input.

(7) Port P6

Port P6 is a CMOS output port. See Figure 13 for more details.

(8) Clock φ output pin

In normal conditions, the oscillator frequency divided by four is output as ϕ .

(9) $\overline{INT_1}$ pin

The $\overline{\text{INT}_1}$ pin is an interrupt input pin. The $\overline{\text{INT}_1}$ interrupt request bit (bit 7 at address 00FE_{16}) is set to "1" when the input level of this pin changes from "H" to "L".

(10) $\overline{INT_2}$ pin (P3₂/ $\overline{INT_2}$ pin)

The $\overline{\text{INT}_2}$ pin is an interrupt input pin used with P3₂. To use this pin as an interrupt pin, set the corresponding bit in the directional register to input ("0"). When this signal level changes from "H" to "L", the interrupt request bit (bit 1 at address 00FE_{16}) is set to "1".

(11) CNTR pin (P3₂/CNTR pin)

The $P3_3/CNTR$ pin is an I/O pin of timer X. To use this pin as the timer X input pin, set the corresponding directional register bit to input ("0"). In the event counter mode, CNTR becomes the input pin of the external pulse. In the pulse output mode, the CNTR output changes polarity each time the contents of timer X goes to "0". In the pulse width measurement mode, the pulse to be measured is input to this pin.




Fig.13 Block diagram of ports P0 \sim P6 (single-chip mode), and ϕ output format

M50747-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROCESSOR MODE

By changing the contents of the processor mode bit (bit 0 and 1 at address $00FF_{16}$), four different operation modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and evaluation chip (evachip) mode. In the memory expanding mode, microprocessor mode and eva-chip mode, ports $P0 \sim P3$ can be used as multiplexed I/O for address, data and control signals, as well as the normal functions of the I/O ports.

Figure 15 shows the functions of ports P0~P3.

The memory map for the single-chip mode is illustrated in Figure 1 and for other modes, in Figure 14.

By connecting CNV_{SS} to V_{SS} , all four modes can be selected through software by changing the processor mode bits. Connecting CNV_{SS} to V_{CC} automatically forces the microcomputer into microprocessor mode. Supplying 10V to CNV_{SS} places the microcomputer in the eva-chip mode. The four different modes are explained as follows:




Fig.14 External memory area in processor mode

(1) Single-chip mode (00)

The microcomputer will automatically be in the single-chip mode when started from reset, if CNV_{SS} is connected to V_{SS} . Ports P0 \sim P3 will work as original I/O ports.

(2) Memory expanding mode (01)

The microcomputer will be placed in the memory expanding mode when CNV_{SS} is connected to V_{SS} and the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient.

In this mode, port P0 and port P1 are as a system address bus and the original I/O pin function is lost.

Port P2 becomes the data bus of $D_7 \sim D_0$ (including instruction code) and loses its normal I/O functions. Pins P3₁ and P3₀ output the SYNC and R/ \overline{W} control signals, respectively when ϕ enters into the "H" state. Port P3₂ functions as an input port during this same transition.

3) Microprocessor mode [10]

After connecting CNV $_{\rm SS}$ to V $_{\rm CC}$ and initiating a reset, the microcomputer will automatically default to this mode.

In this mode, port P0 and P1 are used as the system address bus and the original function of the I/O pins is lost. Port P2 becomes the data bus $(D_7 \sim D_0)$ and loses its normal I/O functions. Port P3₁ and P3₀ become the SYNC and R/\overline{W} pins, respectively and the normal I/O functions are lost.

(4) Eva-chip mode [11]

When 10V is supplied to CNV_{SS} pin, the microcomputer is forced into the eva-chip mode. The main purpose of this mode is to evaluate ROM programs prior to masking them into the microcomputer's internal ROM.

In this mode, the internal ROM is inhibited so the external memory is requierd.

The lower 8 bits of address data for port P0 is output when ϕ goes to "H" state. When ϕ goes to the "L" state. P0 retains its original I/O functions.

Port P1's higher 8 bits of address data are output when ϕ goes to "H" state and as it changes back to the "L" state it retains its original I/O functions. Port P2 retains its original output functions while ϕ is at the "H" state, and works as a data bus of $D_7 \sim D_0$ (including instruction code) while at the "L" state. Pins P3₁ and P3₀ output the SYNC and R/ \overline{W} control signals, respectively while ϕ is in the "H" state. When in the "L" state, P3₁ and P3₀ retain their original I/O function.

The R/\overline{W} output is used to read/write from/to the outside. When this pin is in the "H" state, the CPU reads data, and when in the "L" state, the CPU writes data.

The SYNC is a synchronous signal which goes to the "H" state when it fetches the OP CODE.

The relationship between the input level of CNV_{SS} and the processor mode is shown in Table 2.



M50747-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig.15 Processor mode and functions of ports P0~P3

Table 2 Relationship between CNV_{SS} pin input level and processor mode

CNV _{SS}	Mode	Explanation
V _{SS}	Single-chip mode Memory expanding mode Eva-chip mode Microprocessor mode	The single-chip mode is set by the reset. All modes can be selected by changing the processor mode bit with the program.
V _{CC}	Eva-chip mode Microprocessor mode	The microprocessor mode is set by the reset. Eva-chip mode can be also selected by changing the processor mode bit with the program.
10 V	Eva-chip mode	Eva-chip mode only.



CLOCK GENERATING CIRCUIT

The built-in clock generating circuits are shown in Figure 18

When the STP instruction is executed, the oscillation of internal clock ϕ is stopped in the "H" state.

Also, the prescaler X and timer X are loaded with FF_{16} and 01_{16} , respectively. The oscillator (dividing by 16) is then connected to the prescaler input. This connection is cleard when timer X overflows or the reset is in, as discussed in the timer section.

The oscillator is restarted when an interrupt is accepted. However, the internal clock ϕ keeps its "H" level until timer X overflows.

This is because the oscillator needs a set-up period if a ceramic or a quartz crystal oscillator is used.

When the WIT instruction is executed, the internal clock ϕ stops in the "H" level but the oscillator continues running. This wait state is cleared when an interrupt is accepted. Since the oscillation does not stop, the next instructions are executed at once

To return from the stop or the wait status, the interrupt enable bit must be set to "1" before executing STP or WIT instruction. Especially, to return from the stop status, the timer X count stop bit (bit 5 of address $00FF_{16}$) must be set to "0" before executing STP instruction.

The circuit example using a ceramic oscillator (or a quartz crystal oscillator) is shown in Figure 16.

The constant capacitance will differ depending on which oscillator is used, and should be set to the manufactures




Fig.16 External ceramic resonator circuit




Fig.17 External clock input circuit

suggested value.

The example of external clock uasge is shown in Figure 17. X_{IN} is the input, and X_{OUT} is open.




Fig.18 Block diagram of clock generating circuit

PROGRAMMING NOTES

- (1) The frequency ratio of the timer and the prescaler is 1/(n+1).
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) Reading the timer and prescaler must be avoided while the input to the prescaler is changing.
- (4) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (5) A NOP instruction must be used after the execution of a PLP instruction

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mark specification form
- (3) ROM data ······ EPROM 3sets

MITSUBISHI MICROCOMPUTERS M50747-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		−0.3~7	٧
Vı	Input voltage, RESET, X _{IN} , INT ₁ , P5 ₀ ~P5 ₇	, i	−0.3~7	٧
Vı	Input voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$,	With respect to V _{SS} .	-0.3~V _{cc} +0.3	V
Vı	Input voltage, CNV _{SS}	Output transistors cut-off	-0.3~13	V
Vo	Output voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇ , X _{OUT} , φ		-0.3~V _{cc} +0.3	V
Pd	Power dissipation	T _a = 25℃	1000(Note 1)	mW
Topr	Operating temperature		-10~70	°C
Tstg	Storage temperature		-40~125	°C

Note 1: 300mW for QFP types.

RECOMMENDED OPERATING CONDITIONS ($V_{CC} = 5V \pm 10\%$, $T_a = -10 \sim 70^{\circ}C$, unless otherwise noted)

Councils at	Parameter		Limits		Unit
Symbol	Parameter	Min.	Nom.	Max.	Unit
V _{cc}	Supply voltage	4.5	5 .	5.5	٧
V _{ss}	Supply voltage		0		٧
	"H" input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,				
VIH	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ ,	0.8V _{CC}		Vcc	V
	INT ₁ , RESET, X _{IN} , CNV _{SS}			1 1	
	"L" input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,				
VIL	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ ,	0		0.2V _{CC}	V
	INT ₁ , CNV _{SS}				
VIL	"L" input voltage, RESET	0		0.12V _{CC}	٧
V _{IL}	"L" input voltage, X _{IN}	0		0.16V _{CC}	٧
	"L" peak output current, P00~P07, P10~P17, P20~P27,			10	Á
loL(peak)	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇			10	mA
	"L" average output current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,				
loL(avg)	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇			5	mA
ı ı	(Note 2)				
	"H" peak output current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,			10	
· loн(peak)	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇			-10	mA
	"H" average output current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,				
I _{он(avg)}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ P6 ₀ ~P6 ₇ ,	1.		- 5	mA
	(Note 2)				
f _(XIN)	Internal clock oscillating frequency			8	MHz

Note 2: The average output current I_{OL(avg)} and I_{OH(avg)} are the average value of a period of 100ms

3: Total of I_{OL(peak)}, of ports P0, P1, and P2 is 20mA

Total of I_{OH(peak)}, of ports P0, P1, and P2 is 20mA

Total of I_{IL(peak)}, of ports P3, P4, and P6 is 80mA

Total of I_{OH(peak)}, of ports P3 and P4 is 20mA

Let the total of I_{OH(peak)}, of ports P6 below 60mA

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V$, $V_{SS} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 8MHz$, unless otherwise noted)

		T			Limits		11.22
Symbol	Symbol Parameter Test cond		onditions	Min. T		Max.	Unit
V _{OH}	"H" output voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P6_0 \sim P6_7$	I _{OH} = -10mA		3			V
V _{OH}	"H" output voltage, φ,	$I_{OH} = -2.5 \text{mA}$		3			V
V _{OL}	"L" output voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P6_0 \sim P6_7$	I _{OL} = 10mA				2	V
VoL	"L" output voltage, ø	$I_{OL} = 5mA$				`2	V
$V_{T+}-V_{T-}$	Hysteresis, P3 ₆	When used as CLK i	nput	0.3		. 1	V
$V_{T+}-V_{T-}$	Hysteresis, INT ₁			0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis, P32	When used as INT ₂ p	oin	0.3		1	٧
V _{T+} -V _{T-}	Hysteresis, P3₃	When used as CNTR input		0.3		1	٧
V _{T+} V _{T-}	Hysteresis, RESET				0.5	0.7	V
$V_{T+}-V_{T-}$	Hysteresis, X _{IN}			0.1		0.5	٧
	"L" input current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,						
I _{IL} ·	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ , INT ₁ , RESET, X _{IN}	$V_i = 0V$				- .5	μA
I _{IH}	"H" input current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ , INT ₁ , RESET, X _{IN}	$V_i = 5V$				5	μΑ
V _{RAM}	RAM retention voltage	At stop mode		2		i	V
			f _(XIN) = 8MHz Square wave		6	12	mA
loc	Supply current	Output terminals are opened, others to Vss	At stop mode $T_a = 25^{\circ}C$		-	1	μA
	. :		At stop mode T _a = 70°C			10	μА

TIMING REQUIREMENTS

Single-chip mode ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 8MHz$, unless otherwise noted)

Symbol	Parameter	Limits	Unit		
	Parameter .	Min.	Тур.	Max.	Unit
t _{su (POD-ø)}	Port P0 input setup time	200			ns
t _{su (P1D-ø)}	Port P1 input setup time	200			ns
tsu (P2D-ø)	Port P2 input setup time	200			ns
t _{su (P3D-ø)}	Port P3 input setup time	200			ns
t _{SU (P4D-ø)}	Port P4 input setup time	200			ns
t _{SU (P5D-¢)}	Port P5 input setup time	200			ns
th (PPOD)	Port P0 input hold time	20			ns
t _{h (φ-P1D)}	Port P1 input hold time	20			ns
t _{h (φ-P2D)}	Port P2 input hold time	20			ns
th (ø-P3D)	Port P3 input hold time	20			ns
th (ø-P4D)	Port P4 input hold time	20			ns
th (6-P5D)	Port P5 input hold time	20			ns
t _C	External clock input cycle time	125			ns
tw	External clock input pulse width	62			ns
t _r	External clock rising edge time		.:	20	ns
tf	External clock falling edge time			20	ns

Eva-chip mode and microprocessor mode

 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, T_a = 25^{\circ}C, f_{(X_{IN})} = 8MHz, unless otherwise noted)$

0	D		Limits		
Symbol	Parameter	Min.	Тур.	Max.	Unit
t _{SU} (POD-¢)	Port P0 input setup time	200			ns
t _{SU} (P1D-ø)	Port P1 input setup time	200			ns
tsu (P2D-ø)	Port P2 input setup time	150			ns
th (#-POD)	Port P0 input hold time	20			ns
th (*P1D)	Port P1 input hold time	20			ns
th (ø-P2D)	Port P2 input hold time	20			ns

Memory expanding mode and microprocessor mode

(V_{CC} = 5V \pm 10%, V_{SS} = 0V, T_a = 25°C, f_(X_{IN}) = 8MHz, unless otherwise noted)

0	Combal		Unit		
Symbol Parameter	Parameter	Min.	Тур.	Max.	Unit
t _{SU} (P2D-ø)	Port P2 input setup time	150			ns
th (∳-P2D)	Port P2 input hold time	20			ns

SWITCHING CHARACTERISTICS

Single-chip mode ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{|N})} = 8MHz$, unless otherwise noted)

0 1	Parameter	Ttditi	Limits			Unit	
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
td(≠-POQ)	Port P0 data output delay time				200	ns	
td(ø-P1Q)	Port P1 data output delay time				200	ns	
td(ø-P2Q)	Port P2 data output delay time	F:= 10			200	ns	
td(ø-P3Q)	Port P3 data output delay time	Fig.19	-		200	ns	
td(ø-P4Q)	Port P4 data output delay time				200	ns	
td(ø-PGQ)	Port P6 data output delay time	:			200	ns	

Eva-chip mode ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 25\%$, $f_{(X_{IN})} = 8MHz$, unless otherwise noted)

0	D	Test conditions	Limits		Unit	
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
td(ø-POA)	Port P0 address output delay time				150	ns
td(ø-POAF)	Port P0 address output delay time				150	ns
td(ø-P0Q)	Port P0 data output delay time				200	ns
td(ø-POQF)	Port P0 data output delay time				150	ns
td(ø-P1A)	Port P1 address output delay time				150	ns
td(ø-P1AF)	Port P1 address output delay time -				150	ns
td(ø-P1Q)	Port P1 data output delay time	·			200	ns
td(ø-P1QF)	Port P1 data output delay time	1			150	ns
td(ø-P2Q)	Port P2 data output delay time	Fin 10			200	ns
td(ø-P2QF)	Port P2 data output delay time	Fig.19		1	150	ns
td(ø-R/W)	R/W signal output delay time			,	150	ns
td(ø-R/WF)	R/W signal output delay time				150	ns
t _{d(ø-P30} Q)	Port P3 ₀ data output delay time	,			200	ns
td(ø-P30QF)	Port P3 ₀ data output delay time				150	ns
td(ø-sync)	SYNC signal output delay time				150	ns
td(ø-SYNCF)	SYNC signal output delay time				150	ns
t _{d(ø-P31Q)}	Port P3 ₁ data output delay time				200	ns
td(ø-P31QF)	Port P3 ₁ data output delay time				150	ns

Memory expanding mode and microprocessor mode

($V_{\rm CC} = 5V \pm 10\%$, $V_{\rm SS} = 0V$, $T_{\rm a} = 25$ °C, $f_{\rm (X_{IN})} = 8$ MHz, unless otherwise noted)

Cumbal	Daramatas	Test conditions	Limits			1.1-14
Symbol	Parameter		Min.	Тур.	Max.	Unit .
td(ø-P0A)	Port P0 address output delay time				150	ns
t _{d(φ-P1A)}	Port P1 address output delay time				150	ns
td(ø-P2Q)	Port P2 data output delay time	Fig.19			200	ns
td(ø-P2QF)	Port P2 data output delay time	Fig.19	30		150	ns
t _{d(ø-R/W)}	R/W signal output delay time				150	ns
td(ø-sync)	SYNC signal output delay time				150	ns





Fig.19 Ports P0~P4 and port P6 test circuit

TIMING DIAGRAMS In single-chip mode td (+-P0Q) Port P0 output tśu (POD-¢). Port P0 input th (ø-POD) td (ø-P10) Port P1 output tsu (P1D-ø)-Port P1 input _th (#-P1D) td (ø-P2Q) Port P2 output t_{su (P2D-ø)-} Port P2 input td (ø-P3Q) Port P3 output t_{su (РЗD}--ø). Port P3 input th (ø-P3D) td (ø-P4Q) Port P4 output tsu (P4D-ø) Port P4 input th (ø--P4D) t_{SU} (P5D-ø) Port P5 input td (ø-P6Q) Port P6 output tc $f_{(X_{IN})}$

In eva-chip mode



In memory expanding mode and microprocessor mode

Port P0 output

Port P1 output

Port P2 output

Floating $t_{d}(\phi-P2Q)$ Port P2 input $t_{d}(\phi-P2Q)$ Port P3, output (SYNC)

M50747H-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M50747H-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP (flat package type also available). This single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

In this section, the following explanations apply to the differences between the M50747-XXXSP and the M50747-XXXSP. Other functions are explained in the M50747-XXXSP's section in detail.

Type name	Maximum value of clock generating frequency
M50747-XXXSP	8MHz
M50747H-XXXSP	12MHz


The differences between the M50747H-XXXSP and the M50747H-XXXFP are the package outline and power dissipation ability (absolute maximum ratings).


DISTINCTIVE FEATURES

•	Number of basic instructions 69
•	Memory size ROM ······ 8192 bytes
	RAM 256 bytes
•	Instruction execution time
	0.66µs (minimum instructions at 12MHz frequency)
•	Single power supply $f(X_{IN})=12MHz\cdots 5V\pm 5\%$
•	Power dissipation
	normal operation mode (at 12MHz frequency) 45mW
•	Subroutine nesting ·······128 levels (Max.)
•	Interrupt7 types, 5 vecters
•	8-bit timer ······3 (2 when used as serial I/O)
•	Programmable I/O (Ports P0, P1, P2, P3, P4) ······· 40
•	Input ports (Port P5)·····8
•	Output ports (Port P6)8
•	Serial I/O (Clock synchronized or UART)1

APPLICATION

Office automation equipment VCR, Tuner, Audio-visual equipment





MITSUBISHI MICROCOMPUTERS M50747H-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M50747H-XXXSP

	Parameter		Functions			
Number of basic instructions			69			
nstruction execution time			0.66µs (minimum instructions, at 12MHz of frequency)			
Clock frequency			12MHz			
	ROM		8192bytes			
Memory size	RAM		256bytes			
	INT ₁	Input	1-bit×1			
	B0 B4 B0 B0 B4		8-bit×5 (Part of P3 are in common with Input/output of serial I/O,			
Input/output port	P0, P1, P2, P3, P4	1/0	timer I/O and INT ₂ interrupt input)			
Social I/O	P5 Input		8-bit×1			
	P6		8-bit×1			
Serial I/O			8-bit or 9-bit×1			
Timers			8-bit prescaler×2+8-bit timer×3 (8-bit timer×2 when serial I/O is used)			
Subroutine nesting			128levels (max.)			
I.A			Two external interrupts (1 of external interrupt is in common with port P3 ₂)			
Interrupts			Three timer interrupts (or timer×2, serial I/O×1)			
Clock generating circuit			Built-in (Ceramic or Quartz crystal oscillator)			
Supply voltage			5V±5%			
Power dissipation	at high-speed operation		45mW (at 12MHz frenquency)			
	Input/output voltage		5V			
Input/output characteristics	Output current		10mA (Ports P3, P4, P6)			
Memory expansion			Possible			
Operating temperature range	9		-10~70℃			
Device structure			CMOS silicon gate			
D1	M50747H-XXXSP		64-pin shrink plastic molded DIP			
Package	M50747H-XXXFP		72-pin plastic molded QFP			



MITSUBISHI MICROCOMPUTERS M50747H-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V±5% to V _{CC} , and 0V to V _{SS} .
CNV _{ss}	CNVss		This is usually connected to V _{SS} .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock
X _{OUT}	Clock output	Output	source should be connected the X _{IN} pin and the X _{OUT} pin should be left open.
φ	Timing output	Output	This is the timing output pin.
ĪNT ₁	Interrupt input	Input	This is the highest order interrupt input pin.
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is CMOS output.
P1 ₀ ~P1 ₇	I/O port P1	1/0 .	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. When serial I/O is used, P3 ₅ , and P3 ₄ work as CLK, T_XD pins, respectively. When clock synchronous serial I/O is used, P3 ₇ works as $\overline{S_{RDY}}$. Also P3 ₃ and P3 ₂ work as CNTR pin and the lowest order interrupt input pin $(\overline{INT_2})$, respectively.
P4 ₀ ~P4 ₇	I/O port P4	1/0	Port P4 is an 8-bit I/O port and has basically the same functions as port P0.
P5 ₀ ~P5 ₇	Input port P5	Input	Port P5 is an 8-bit input port.
P6 ₀ ~P6 ₇	Output port P6	Output	Port P6 is an 8-bit output port. The output structure is CMOS output.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		−0.3~7	٧
Vı	Input voltage, RESET, X _{IN} , INT ₁ , P5 ₀ ~P5 ₇	With respect to V _{SS} . Output transistors cut-off	−0.3~7	V
Vi	Input voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$,		-0.3∼V _{cc} +0.3	٧
Vı	Input voltage, CNV _{SS}	7. With respect to V _{SS} . Output transistors cut-off	-0.3~13	V
Vo	Output voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P6_0 \sim P6_7$, X_{OUT} , ϕ		-0.3~V _{cc} +0.3	V
Pd	Power dissipation	T _a = 25℃	1000(Note 1)	mW
Topr	Operating temperature	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	− 10 ~ 70	°C
Tstg	Storage temperature		-40~125	°C

Note 1: 300mW for QFP types.

$\textbf{RECOMMENDED} \quad \textbf{OPERATING} \quad \textbf{CONDITIONS} \; (v_{\text{CC}} = 5v \pm 5\%, \tau_{a} = -10 \sim 70 ^{\circ}\text{C}, \text{ unless otherwise noted})$

Symbol	Parameter		Unit		
Syllibol	raiametei	Min.	Nom.	Max.	Unit
Vcc	Supply voltage	4. 75	5	5. 25	V
V _{SS}	Supply voltage		0		V
	"H" input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,				
V_{IH}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ ,	0.8V _{CC}		Vcc	· V
	INT1, RESET, XIN, CNVSS	voltage 4, 75 5 5.25 voltage 1 voltage, P0₀~P0₂, P1₀~P1₂, P2₀~P2₂, P3₀~P3₂, P4₀~P4₂, P5₀~P5₂, O. 8V _{CC} voltage, P0₀~P0₂, P1₀~P1₂, P2₀~P2₂, P3₀~P3₂, P4₀~P4₂, P5₀~P5₂, O. 8V _{CC} voltage, P0₀~P0₂, P1₀~P1₂, P2₀~P2₂, P3₀~P3₂, P4₀~P4₂, P5₀~P5₂, O. 0. 2V _{CC} voltage, RESET 0 0. 12V _{CC} t voltage, XiN 0 0. 16V _{CC} voutput current, P0₀~P0₂, P1₀~P1₂, P2₀~P2₂, P3₀~P3₂, P4₀~P4₂, P6₀~P6₂, O. 10 voltage output current, P0₀~P0₂, P1₀~P1₂, P2₀~P2₂, P3₀~P3₂, P4₀~P4₂, P6₀~P6₂, O. 10 voltage output current, P0₀~P0₂, P1₀~P1₂, P2₀~P2₂, P3₀~P3₂, P4₀~P4₂, P6₀~P6₂, O. 10 voltage output current, P0₀~P0₂, P1₀~P1₂, P2₀~P2₂, P3₀~P3₂, P4₀~P4₂, P6₀~P6₂, O. 10 voltage output current, P0₀~P0₂, P1₀~P1₂, P2₀~P2₂, P3₀~P3₂, P4₀~P4₂, P6₀~P6₂, O. 10 voltage output current, P0₀~P0₂, P1₀~P1₂, P2₀~P2₂, P3₀~P3₂, P4₀~P4₂, P6₀~P6₂, O. 10 voltage, Note 2 0. 8.4°, P4₃, P6₀~P6₂, P6₃, O. 10 voltage, Note 2 0. 8.4°, P4₃, P6₀~P6₂, P6₃, P3₀~P3₂, P4₀~P4₂, P6₀~P6₂, P6₃, P6₃~P3₂, P4₀~P4₂, P6₀~P6₂, P6₃~P6₃, P6₃~P3₂, P4₀~P4₂, P6₀~P6₂, P6₃~P6₃, P6₃~P6₃, P6₃~P6₃, P6₃~P6₃, P6₃~P6₃, P6₃~P6₃, P6₃~P6₃, P6₃~P6₃~P6₃, P6₃~P6₃, P6₃~P6₃, P6₃~P6₃~P6₃, P6₃~P6₃~P6₃, P6₃~P6₃~P6₃~P6₃, P6₃~P6₃~P6₃~P6₃~P6₃~P6₃, P6₃~P6₃~P6₃~P6₃~P6₃~P6₃~P6₃~P6₃~P6₃~P6₃~			
	"L" input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,	Min. Nom. Max. 4, 75 5 5, 25 0 Vcc 0 0, 2Vcc 0 0, 12Vcc 0 0, 16Vcc 10 510			
VIL	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ ,	0		0. 2V _{CC}	V
	INT ₁ , CNV _{SS}				
V _{IL}	"L" input voltage, RESET	0		0.12V _{CC}	V
V _{IL}	"L" input voltage, X _{IN}	0		0.16V _{cc}	٧
	"L" peak output current, P00~P07, P10~P17, P20~P27,			10	
'oL(peak)	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇			10	mA
	"L" average output current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,				
V _{IL}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇			5	. mA
-	(Note 2)				
	INT1, RESET, X _{IN} , CNV _{SS}	10			
V _{IL} I _{OL(peak)} I _{OL(avg)}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇			-10	mA
	"H" average output current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,				
I _{OH(avg)}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ P6 ₀ ~P6 ₇ ,			-5	mA
	(Note 2)				
f _(XIN)	Internal clock oscillating frequency			12	MHz

Note 2: The average output current I_{OL(avg)} and I_{OH(avg)} are the average value of a period of 100ms 3: Total of I_{OL(peak)}, of ports P0, P1, and P2 is 20mA

Total of I_{OL}(peak), of ports P0, P1, and P2 is 20mA
 Total of I_{OH}(peak), of ports P0, P1, and P2 is 20mA
 Total of I_{IL}(peak), of ports P3, P4, and P6 is 80mA
 Total of I_{OH}(peak), of ports P3 and P4 is 20mA
 Let the total of I_{OH}(peak), of ports P6 below 60mA



MITSUBISHI MICROCOMPUTERS M50747H-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($v_{cc} = 5v$, $v_{ss} = 0v$, $\tau_a = 25^{\circ}C$, $f_{(X_{IN})} = 12MHz$, unless otherwise noted)

O l	Parameter	T	onditions		Limits		Unit
Symbol	Parameter	, rest o	onations	Min.	Тур.	Max.	Unit
V _{OH}	"H" output voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇	$I_{OH} = -10$ mA		3			V
V _{OH}	"H" output voltage, ϕ ,	$I_{OH} = -2.5 mA$		3			٧
VoL	"L" output voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P6_0 \sim P6_7$	I _{OL} = 10mA				2	V
VoL	"L" output voltage, ϕ	I _{OL} = 5mA				2	V
$V_{T+}-V_{T-}$	Hysteresis, P3 ₆	When used as CLK	nput	0.3		1	٧
V _{T+} -V _{T-}	Hysteresis, INT ₁			0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis, P3 ₂	When used as INT ₂	nio.	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis, P3 ₃	When used as CNTF	? input	0.3		. 1	V
$V_{T+}-V_{T-}$	Hysteresis, RESET		1		0.5	0.7	V
$V_{T+}-V_{T-}$	Hysteresis, X _{IN}			0.1		0.5	V
l _{IL}	"L" input current, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $ P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P5_0 \sim P5_7$, $ P6_0 \sim P6_7$, $\overline{INT_1}$, \overline{RESET} , X_IN	$V_i = 0V$				— 5	μA
l _{iH}	"H" input current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ , INT ₁ , RESET, X _{IN}	V ₁ = 5V				5	- μΑ
V _{RAM}	RAM retention voltage	At stop mode		2			V
-		0.4-44	f _(XIN) = 12MHz Square wave		. 9	18	mA
Icc	Supply current	Output terminals are opened,	At stop mode $T_a = .25^{\circ}C$			1	μ Α
		others to V _{SS}	At stop mode T _a = 70°C			10	μΑ

TIMING REQUIREMENTS

Single-chip mode ($V_{cc} = 5V \pm 5\%$, $V_{ss} = 0V$, $T_a = 25^{\circ}C$, $f_{(x_{iN})} = 12MHz$, unless otherwise noted)

O b . al	D		Limits		Unit	
Symbol	Parameter	Min.	Тур.	Max.	Unit .	
t _{SU} (POD-ø)	Port P0 input setup time	100			ns	
tsu (P1D-ø)	Port P1 input setup time	100			ns	
t _{SU (P2D-ø)}	Port P2 input setup time	100			ns	
t _{SU} (P3D-ø)	Port P3 input setup time	100			ns	
t _{SU (P4D-¢)}	Port P4 input setup time	100			ns	
t _{SU (P5D-ø)}	Port P5 input setup time	100			ns,	
th (ø-POD)	Port P0 input hold time	20			ns	
th (ø-P1D)	Port P1 input hold time	20			ns	
th (ø-P2D)	Port P2 input hold time	20			ns	
th (ø-P3D)	Port P3 input hold time	20			ns	
th (ø-P4D)	Port P4 input hold time	. 20			ns	
th (ø-P5D)	Port P5 input hold time	20			ns	
t _C	External clock input cycle time	83			ns	
t _w	External clock input pulse width	41			ns	
t _r	External clock rising edge time			20	ns	
tf	External clock falling edge time			20	ns	

Eva-chip mode and microprocessor mode

 $(V_{CC} = 5V \pm 5\%, V_{SS} = 0V, T_a = 25^{\circ}C, f_{(X_{IN})} = 12MHz, unless otherwise noted)$

Symbol	Parameter	Lit	Limits				
Symbol	Parameter	Min. T	ур. Мах.	Unit			
t _{su (POD-ø)}	Port P0 input setup time	100		ns			
tsu (P1D-ø)	Port P1 input setup time	100		ns			
t _{su (P2D-ø)}	Port P2 input setup time	. 75		ns			
th (ø-POD)	Port P0 input hold time	20		ns			
th (ø-P1D)	Port P1 input hold time	20		ns			
th (ø-P2D)	Port P2 input hold time	20		ns			

Memory expanding mode and microprocessor mode

 $(V_{CC} = 5V \pm 5\%, V_{SS} = 0V, T_a = 25^{\circ}C, f_{(X_{IN})} = 12MHz, unless otherwise noted)$

Symbol	Parame	eter		Limits		Unit
5,56.	Tarani	etei	Min.	Тур.	Max.	Onit
t _{su (P2D-ø)}	Port P2 input setup time		75			ns
th (ø-P2D)	Port P2 input hold time		20			ns

SWITCHING CHARACTERISTICS

Single-chip mode ($V_{cc} = 5V \pm 5\%$, $V_{ss} = 0V$, $T_a = 25^{\circ}C$, $f_{(x_{IN})} = 12MHz$, unless otherwise noted)

Symbol	Parameter	Tank and distance		11-14		
Symbol	Farameter .	Test conditions	Min.	Тур.	Max. 150 150 150 150 150	Unit
td(&POQ)	Port P0 data output delay time				150	ns
td(ø-P1Q)	Port P1 data output delay time				150	ns
td(4-P2Q)	Port P2 data output delay time	F 1			150	ns
td(ø-P3Q)	Port P3 data output delay time	Fig. 1			150	ns
td(ø-P4Q)	Port P4 data output delay time				150	ns
td(ø-P6Q)	Port P6 data output delay time				150	ns

Eva-chip mode ($V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 12MHz$, unless otherwise noted)

Cumbal	Parameter	Took oon dikkoo	Limits			11-14
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
td(≠POA)	Port P0 address output delay time				140	ns
td(∲-POAF)	Port P0 address output delay time				140	ns
td(ø-POQ)	Port P0 data output delay time				150	ns
td(ø-POQF)	Port P0 data output delay time				140	ns
td(ø-PIA)	Port P1 address output delay time .				140	ns
td(ø-P1AF)	Port P1 address output delay time				140	ns
td(ø-P1Q)	Port P1 data output delay time	7			150	ns
td(ø-PIQF)	Port P1 data output delay time				140	ns
td(ø-P2Q)	Port P2 data output delay time	Fig. 1			150	ns
td(ø-P2QF)	Port P2 data output delay time	Fig. 1			140	ns
td(ø-R/W)	R/W signal output delay time				140	ns
td(ø-R/WF)	R/W signal output delay time				140	ns
t _{d(≠-P30} Q)	Port P3 ₀ data output delay time			,	150	ns
td(ø-P30QF)	Port P3 ₀ data output delay time				140	ns
td(#SYNC)	SYNC signal output delay time				140	ns
td(#SYNCF)	SYNC signal output delay time].			140	ns
td(ø-P31Q)	Port P3 ₁ data output delay time				150	ns
td(ø-P31QF)	Port P3 ₁ data output delay time				140	ns

Memory expanding mode and microprocessor mode

 $(V_{CC} = 5V \pm 5\%, V_{SS} = 0V, T_{A} = 25^{\circ}C, f_{(X_{IN})} = 12MHz, unless otherwise noted)$

Symbol	Parameter		Test conditions	Limits			
d(φ-P1A) d(φ-P2Q) d(φ-P2QF)	Parameter	rest conditions	Min.	Тур.	Max.	Unit	
t _{d(≠-P0A)}	Port P0 address output delay time					140	ns
t _{d(φ-P1A)}	Port P1 address output delay time					140	ns
td(ø -P2Q)	Port P2 data output delay time					155	ns
td(ø-P2QF)	Port P2 data output delay time	*	Fig. 1	40		140	ns
t _{d(φ-R/W)}	R/W signal output delay time					140	ns
td(ø-sync)	SYNC signal output delay time				-	140	ns






Fig.1 Ports P0~P4 and port P6 test circuit



In eva-chip mode



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

In memory expanding mode and microprocessor mode - td (ø−P0A) Port P0 output td (ø-P1A) Port P1 output - td (ø-P2Q) - td (ø−P2QF) Port P2 output Floating t_{SU} (P2D-ø) -Port P2 input th (ø-P2D) td (#-R/W) Port P3₀ output (R/\overline{W}) td (#-SYNC) Port P3₁ output (SYNC)

SINGLE-CHIP S.RIT CMOS MICROCOMPUTER

DESCRIPTION

The M50752-XXXSP, M50757-XXXSP and the M50758-XXXSP are single-chip microcomputers designed with CMOS silicon gate technology. These are housed in a 52-pin shrink plastic molded DIP.

These single-chip microcomputers are useful for business equipment and other consumer applications.

In addition to their simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.


The differences among M50752-XXXSP, M50757-XXXSP and M50758-XXXSP are noted below. The difference between M50757-XXXSP and M50758-XXXSP is the clock oscillating circuit only.

Type name	ROM size	RAM size	51 pin name
M50752-XXXSP	4096bytes	128bytes	· V _{cc}
M50757-XXXSP	3072bytes	96bytes	NC
M50758-XXXSP	3072bytes	96bytes	NC

DISTINCTIVE FEATURES Number of basic instructions 69 Memory size ROM 3072 bytes (M50757-XXXSP,M50758-XXXSP) 4096 bytes (M50752-XXXSP) RAM...... 96 bytes (M50757-XXXSP,M50758-XXXSP) 128 bytes (M50752-XXXSP) Instruction execution time 2us (minimum instructions at 4MHz frequency) Single power supply $f(X_{IN})=4MHz\cdots5V\pm10\%$ Power dissipation normal operation mode, at 4MHz frequency 15mW Subroutine nesting48 levels (Max.) Interrupt 6 types, 5 vecters 8-bit timer 3 Programmable I/O ports (Ports P0, P2₀~P2₅)·········· 14 Input port (Port R)------4 High-voltage output ports (Ports P1, P3, P26, P27) ····· 18

APPLICATION

VCR, Tuner, Audio-visual equipment





Instruction

register (8)

Instruction decoder

Control signal

X_{COUT}

Clock input Clock output for timer X for timer X

Clock generating circuit

X_{CIN}

Timer 1 T1 (8)

Timer 2

T2(8)

Timer X

TX (8)

Prescaler

PRE12(8)

Prescaler PREX (8)

INT₂

Timer output

interrupt input

PO(8)

I/O port P0

M50752-XXXSP BLOCK DIAGRAM Interrupt Reset Clock Clock Clock Timing input input input output output output (5V) (Note 1) (0V) (0V) INT₁ RESET V_{CC} V_{CC} V_{SS} CNVss X_{OUTF} X_{OUTS} Clock generating circuit ROM 8-bit RAM arithmetic 3072 bytes 96 bytes Program and Program Processor Index register Stack pointer Accumulator Index register logical status counter counter (Note 3) (Note 2) Y(8) S(8) unit A(8) X (8) register PS (8) PC_L(8) PC_H (8)

P1 (8)

Output port P1

P2(8)

I/O port P2



R (4)

Input port R

 V_P

Pull-down

voltage input

P3(8)

Output port P3

Note 1: NC for M50757-XXXSP and M50758-XXXSP. 2: 96 bytes for M50757-XXXSP and M50758-XXXSP. 3:3072 bytes for M50757-XXXSP and M50758-XXXSP.

M50752-XXXSP,M50757-XXXSP M50758-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M50752-XXXSP

	Parameter		Functions		
Number of basic instructions			69		
Instruction execution time		,	2μs (minimum instructions, at 4MHz frequency)		
Clock frequency	Clock frequency		4MHz		
Mamanuaira	Aemory size ROM RAM Input		4096bytes (3072bytes for M50757-XXXSP and M50758-XXXSP)		
Memory size			128bytes (96bytes for M50757-XXXSP and M50758-XXXSP)		
	R Input		4-bit×1		
	ĪNT ₁	Input	1-bitX1		
Input/Output ports	nt/Output ports P1, P3, P2 ₆ , P2 ₇ Output		8-bit×2+2bit		
	ĪNT ₂ I/O		1-bit×1		
	P0, P2 ₀ ~P2 ₅ I/O		8-bit×1+6-bit		
Timers	Timers		8-bit prescalerX2+8-bit timerX3		
Subroutine nesting			64 levels (max)(48levels for M50757-XXXSP and M50758-XXXSP)		
Interrupts			Two external interrupts, Three internal timer interrupts		
Clock generating circuit	for system clock		Built-in (RC oscillation, ceramic oscillator for M50758-XXXSP)		
Clock generating circuit	for timer X		Built-in (quartz crystal oscillator)		
Supply voltage	at normal operating		5V±10%		
Power dissipation	at high-speed operation		15mW (at 4MHz frequency)		
Power dissipation	at low-speed operation		4mW (at 20kH frequency)		
Input/Output characteristics	Input/Output voltage		V _{CC} -33V (Ports P1, P3, P2 ₆ ~P2 ₇)		
input/Output characteristics	Output current		10mA (Ports P0, P2 ₀ ~P2 ₅), -12mA (Ports P1, P3, P2 ₆ ~P2 ₇)		
Memory expansion			Possible		
Operating temperature range			-10~70°C		
Device structure			CMOS silicon gate process		
Package			52-pin shrink plastic molded DIP		

M50752-XXXSP,M50757-XXXSP M50758-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V \pm 10% to V _{CC} , and 0V to V _{SS} .
CNVss	CNV _{SS}		This is usually connected to V _{SS} .
V _P	Pull-down voltage	Input	This is the input voltage pin for the pull-down transistor of ports P1, P3, P2 ₆ and P2 ₇ .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, a resistor is connected between the X _{IN} and X _{OUTS} or the X _{OUTF} pins. If an external clock is used, the clock source should be connected to the X _{IN} pin and the X _{OUTS} and X _{OUTF} pins should be left open.
X _{OUTS}	Clock output	Output	This is output pin from internal clock generating circuit. The generating frequency can be controlled by connecting a resistor between this pin and $X_{\rm IN}$ pin.
X _{OUTF}	Clock output	Output	This is output pin from internal clock generating circuit. The generating frequency can be controlled by connecting a resistor between this pin and X _{IN} pin.
φ	Timing output	Output	This is the timing output pin.
X _{CIN}	Clock I/O for timer X	Input	These are I/O pins of the clock oscillating circuit for the timer X. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{CIM} pin and X _{COMT} pin.
Хсоит		Output	and ceramic or a quartz crystal oscillator is connected between the Aginphi and Agont pin.
ĪNT ₁	Interrupt input	Input	This is the lowest order interrupt input pin.
INT ₂	Time output or interrupt input	1/0	This is in common with an output for the time X and an interrupt input pin.
R ₀ ~R ₃	Input port R	Input	Port R is a 4-bit input port.
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open drain.
P1 ₀ ~P1 ₇	Output port P1	Output	Port P1 is an 8-bit output port. The output structure is P-channel open drain.
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. For $P2_6$ and $P2_7$ pins, output structure is P-channel open drain, and a pull-down transistor is built in between the V_P pin.
P3 ₀ ~P3 ₇	Output port P3	Output	Port P3 is an 8-bit output port and has basically the same functions as port P1.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

MEMORY

A memory map for the M50752-XXXSP is shown in Figure 1. Addresses 1000₁₆ to 1FFF₁₆ are assigned to the built-in ROM area which consists of 4096 bytes.

Addresses 1400₁₆ to 1FFF₁₆ are the ROM address area assigned to the M50757-XXXSP and M50758-XXXSP.

Addresses $1F00_{16}$ to $1FFF_{16}$ are a special address area (special page). By using the special page addressing mode of the JSR instruction, subroutines addressed on this page can be called with only 2 bytes. Addresses $1FF4_{16}$ to $1FFF_{16}$ are vector addresses used for the reset and inter-

rupts (see interrupt chapter). Addresses 0000₁₆ to 00FF₁₆ are the zero page address area. By using the zero page addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required. The RAM, I/O port, timer, etc., are assigned to this area.

Addresses 0000_{16} to $007F_{16}$ are assigned to the built-in RAM and consist of 128 bytes of static RAM. Address 0000_{16} to $005F_{16}$, an area of 96 bytes, assigned to M50757-XXXSP and M50758-XXXSP. In addition to data storage, this RAM is used for the stack during subroutine calls and interrupts.




Fig.1 Memory map

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 2.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the micro-computer. Data operations such as data transfer, input/out-put, etc., are executed mainly through accumulator.

INDEX REGISTER X (X)

The index register X is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register X, specifies the real address. When the T flag in the processor status register is set to "1", the index register X itself becomes the address for the second OPERAND.

INDEX REGISTER Y (Y)

The index register Y is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register Y specifies the real address.




Fig.2 Register structure

SINGLE-CHIP 8-BIT CMOS MICROCOMPLITER

STACK POINTER (S)

The stack pointer (S) is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subroutine calls. The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

The contents of the stack pointer is XX_{16} , the stack address is set to $00XX_{16}$. When using this microcomputer in the single-chip mode, the stack pointer should be set at the bottom address of the internal RAM.

When an interrupt occurs, the higher 8 bits of the program counter are pushed into the stack first, and then the lower 8 bits of the program counter are pushed into the stack. After each byte is pushed into the stack, the stack pointer is decremented by one. Next, the contents of the processor status register are pushed into the stack. When the return from interrupt instruction (RTI) is executed, the program counter are processor status register data is pulled off the stack in reverse order from above.

The Accumulator is never pushed into the stack automatically. A Push Accumulator instruction (PHA) is provided to execute this function. Restoring the Accumulator to its previous value is accomplished by the Pull Accumulator instruction (PLA). It is executed in reverse order of the PHA instruction.

The contents of the Processor Status Register (PS) are pushed (pulled) to (from) the stack with the PHP and PLP instructions, respectively. Only the program counter is pushed into the stack during a subroutine call. Therefore, any registers that should not be destroyed should be pushed into the stack manually. The RTS instruction is used to return from a subroutine.

PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L. The program counter is used to indicate the address of the next instruction to be executed.

PROCESSOR STATUS REGISTER (PS)

The processor status register is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flag (C), Zero flag (Z), Overflow flag (V) or the Negative flag (N). Each bit of the register is explained below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic and Logical operation Unit (ALU) immediately after an operation. It also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting and clearing this flag.

2. Zero flag (Z)

This flag is used to indicate if the immediate operation generated a zero result or not. If the result is zero, the zero flag will be set to "1". If the result is not zero, the zero flag will be set to "0".

3. Interrupt disable flag (1)

This flag is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is set to "0", the operations are executed in binary. Decimal correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

When the BRK instruction is executed, the same operations are performed as in an interrupt. The address of the interrupt vector of the BRK instruction is the same as that of the lowest priority interrupt. The contents of the B flag can be checked to determine which condition caused the interrupt. If the BRK instruction caused the interrupt, the break flag will be "1", otherwise it will be "0".

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i.e., operation results between memories 1 and 2 are stored in the accumulator). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the index X mode flag, respectively.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a signed binary number. When the result exceeds +127 or -128, the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the overflow flag. The overflow flag is reset by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is set to "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the negative flag. There are no instructions for directly setting or resetting the negative flag.

Table 1 Interrupt vector address and priority

Interrupt	Priority	Vector address
RESET	. 1	1FFF ₁₆ , 1FFE ₁₆
ĪNT ₂	2	1FFD ₁₆ , 1FFC ₁₆
Timer X	3	1FFB ₁₆ , 1FFA ₁₆
Timer 1	4	1FF9 ₁₆ , 1FF8 ₁₆
Timer 2	5	1FF7 ₁₆ , 1FF6 ₁₆
INT ₁ (BRK)	6	1FF5 ₁₆ , 1FF4 ₁₆

INTERRUPT

The M50752-XXXSP can be interrupted from seven souces; INT₂, timer X, timer 1, timer 2 or INT₄/BRK instruction.


These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same functions as the interrupts

When an interrupt is accepted, the contents of certain registers are pushed into specified locations, (as discussed in the stack pointer section) the interrupt disable flag I is set, the program jumps to the address specified by the interrupt vector, and the interrupt request bit is cleared automatically. The reset interrupt is the highest priority interrupt and can never be inhibited. Except for the reset interrupt, all interrupt are inhibited when the interrupt disable flag is set to "1". All of the other interrupts can further be controlled individually via the interrupt control register shown in Figure 3. An interrupt is accepted when the interrupt enable bit and the interrupt request bit are both "1" and the interrupt disable flag is "0".

The interrupt request bits are set when the following conditions occur:

- (1) When the INT₁ or INT₂ pins go from "H" to "L"
- (2) When the contents of timer X, timer 1, timer 2 go to "0" These request bits can be reset by the program but can not be set by the program. However, the interrupt enable bit can be set and reset by the program.

Since the BRK instruction and the $\overline{INT_1}$ interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if $\overline{INT_1}$ generated the interrupt.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMER

The M50752-XXXSP has three timers; timer X, timer 1, and timer 2. Timer X has four modes which can be selected by bit 2 and 3 of the timer control register. When the timer X count stop bit (bit 5) is set to "1", the timer X will stop regardless of which mode it is in. A block diagram of timer X, timer 1 and timer 2 is shown in Figure 4.

Timer 1 and timer 2 share with a prescaler. This prescaler has an 8-bit programmable latch used as a frequency divider. The division ratio is defined as 1/(n+2), where n is the decimal contents of the prescaler latch. All three timers are down-count timers which are reloaded from the timer latch following the zero cycle of the timer (i.e. the cycle after the timer counts to zero).

The timer interrupt request bit is set to "1" during the next clock pulse after the timer reaches zero. The interrupt and timer control registers are located at addresses $00FE_{16}$ and $00FF_{16}$, respectively (see Interrupt section). The prescaler latch and timer latch can be loaded with any number except zero.

The four modes of timer X as follows:

(1) Timer mode [00]

In this mode the clock is driven by the oscillator frequency divided by 16. When the timer down-counts to zero, the timer interrupt request bit is set to "1" and

the contents of the timer's latch is reloaded into the timer and the counting begins again.

(2) Pulse output mode [01]

In this mode, the polarity of the $\overline{INT_2}$ signal is reversed each time the timer down-counts to zero.

(3) Event counter mode [10]

This mode operates in the same manner as the timer mode except, the clock source is input to the X_{CIN} pin. This mode will allow an interrupt to be generated whenever a specified number of external events have been generated. The timer down-counts every rising edge of the clock source.

(4) Pulse width measurement mode [11]

This mode measures the pulse width (between lows) input to the X_{CIN} pin. The timer, driven by the oscillator frequency divided by 16, continues counting during the low cycle of the X_{CIN} pin. When the timer contents reaches "0", the interrupt request bit is set to "1", the timer's reload latch is reloaded and the counting resumes

The structure of the timer control register is shown in Figure 5.

When after reset, the prescaler and timer latch are set to FF_{16} and $O1_{16}$, respectively.




Fig.4 Block diagram of timer X, timer 1, timer 2

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig.5 Structure of timer control register




Fig.6 Timing diagram at reset

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

The M50752-XXXSP is reset according to the sequence shown in Figure 6. It starts the program from the address formed by using the content of address 1FFF $_{16}$ as the high order address and the content of the address 1FFF $_{16}$ as the low order address, when the $\overline{\text{RESET}}$ pin is held at "L" level for more than $2\mu s$ while the power voltage is in the recommended operating condition and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 7. An example of the reset circuit is shown in Figure 8. When the power on reset is used, the $\overline{\text{RESET}}$ pin must be held "L" until the oscillation of $X_{\text{IN-}}X_{\text{OUT}}$ becomes stable.

		Address		
(1) Port P0 directional register	(E 1 ₁₆	.)	0 0 16
(2) Port P1	(E 2 16)	0 0 16
(3) Port P2 directional register	(E 5 ₁₆)	0 0 16
(4) Port P3	(E 8 _{.16})	0 0 16
(5) Prescaler X	(F C ₁₆)	F F ₁₆
(6) Timer X	(F D ₁₆)	0 1 16
(7) Interrupt control register	(F E 16)	0 0 16
(8) Timer control register	(F F 16)	0 0 16
(9) Interrupt disable flag	(ΡS)	
on the processor status reg	iste	ŗ		
(10) Program counter	(РСн)	Contents of address FFFF ₁₆
	(PCL)	Contents of address FFFE ₁₆
(11) Internal oscillator output is				
connected to X _{OUTF} (same				•
condition after FST				
instruction is excuted)				

Fig.7 Internal state of microcomputer at reset




Fig.8 Example of reset circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with N-channel open drain output.

As shown in the memory map (Figure 1), port P0 can be accessed at zero page memory address $00E0_{16}$. Port P0 has a directional register (address $00E1_{16}$) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a previously output value to be read correctly even though the output voltage level is shifted up or down. Pins set as input are in the floating state and the signal levels can thus be read. When data is written into the input port, the data is latched only to the port latch and the pin still remains in the floating state.

Depending on the contents of the processor status register (bit 0 and bit 1 at address 00FF₁₆), four different modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and eva-chip mode. These modes (excluding single-chip mode) have a multiplexed address output function in addition to the I/O function. For more details, see the processor mode information.

(2) Port P1

Port P1 is an 8-bit output port with high-breakdown voltage p-channel open-drain outputs featuring a breakdown voltage of $V_{\rm CC}$ -33V. Each pin contains a pull-down resistor making $V_{\rm P}$ a negative power source. As shown in the memory map in Figure 1, port P0 is used on the zero page at address $00E2_{16}$ in memory.

Except in the single-chip mode, P1's functions are slightly different from P0's. For more details, see the processor mode information.

(3) Port P2

In the single chip mode, port P2₆, P2₇ has the same function as P1. And P2₀ \sim P2₅ has the same function as P0. In the other modes, P2's functions are slightly different from P0's.

For more details, see the processor mode information.

(4) Port P3

In the single-chip mode, port P3 has the same function as P0. This function does not change even though the processor mode changes. See Figure 9 for more details.

(5) Port R

Port R is an 4-bit input port. As shown in the memory map (Figure 1), port R can be accessed at the lower order 4 bits of zero page memory address 00DF₁₆.

 (6) Clock φ output pin
 In normal conditions, the oscillator frequency divided by four is output as φ.

(7) INT pin

The $\overline{\text{INT}_1}$ pin is an interrupt input pin. The $\overline{\text{INT}_1}$ interrupt request bit (bit 1 at address 00FE₁₆) is set to "1" when the input level of this pin changes from "H" to "L".

(8) INT₂ pin

The $\overline{\text{INT}_2}$ pin is an interrupt input pin. When this signal level changes from "H" to "L", the interrupt request bit (bit 7 at address 00FE_{16}) is set to "1". In the pulse output mode, the $\overline{\text{INT}_2}$ output changes polarity each time the contents of timer X goes to "0".



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig.9 Block diagram of port P0~P3 (single-chip mode) and output formats of $\overline{\text{INT}_2}$, ϕ

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROCESSOR MODE

By changing the contents of the processor mode bit (bit 0 and 1 at address $00FF_{16}$), four different operation modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and evaluation chip (evachip) mode. In the memory expanding mode, microprocessor mode and eva-chip mode, ports $P0 \sim P2$ can be used as multiplexed I/O for address, data and control signals, as well as the normal functions of the I/O ports.

Figure 11 shows the functions of ports P0~P2.

The memory map for the single-chip mode is illustrated in Figure 1 and for other modes, in Figure 10.

By connecting CNV_{SS} to V_{SS} , all four modes can be selected through software by changing the processor mode bits

Supplying "H" level to CNV_{SS} places the microcomputer in the eva-chip mode. The four different modes are explained as follows:

- (1) Single-chip mode [00]
 - The microcomputer will automatically be in the single-chip mode when started from reset, if CNV_{SS} is connected to V_{SS} . Ports P0 \sim P2 will work as original I/O ports.
- (2) Memory expanding mode [01]

The microcomputer will be placed in the memory expansion mode when CNV_{SS} is connected to V_{SS} and




Fig.10 External memory area in processor mode

the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient.

The lower 8 bits of address data for port P0 is output when ϕ goes to "H" state. When ϕ goes to the "L" state. P0 retains its original I/O functions.

Port P1's higher 5 bits of address data are output when ϕ goes to "H" state and as it changes back to the "L" state it retains its original I/O functions.

Pins P1₆ and P1₅ output the SYNC and R/ \overline{W} control signals, respectively while ϕ is in the "H" state. When in the "L" state, P1₅, P1₆ and P1₇ retain their original I/O function.

The R/W output is used to read/write from/to the outside. When this pin is in the "H" state, the CPU reads data, and when in the "L" state, the CPU writes data.

The SYNC is a synchronous signal which goes to the "H" state when it fetches the OP CODE.

Port P2 retains its original output functions while ϕ is at the "H" state, and works as a data bus of $D_7 \sim D_0$ (including instruction code) while at the "L" state.

- (3) Microprocessor mode [10]
 - In this mode, port P0 and P1 are used as the system address bus and the original function of the I/O pins is lost. Port P1 $_5$ and P1 $_6$ become the SYNC and R/W pins, respectively and the normal I/O functions are lost. Port P2 becomes the databus (D $_7 \sim D_0$) and loses its normal I/O functions. Insternal memory (E1 $_{16}$ to E0 $_{16}$) cannot be used, and an external memory is needed if the address where normal I/O function have lost.
- (4) Eva-chip mode [11]

When "H" level is supplied to CNV_{SS} pin, the microcomputer is forced into the eva-chip mode. The main purpose of this mode is to evaluate ROM programs prior to masking them into the microcomputer's internal ROM

With the exceptions that the internal ROM is disabled and that external memory must be attached in this mode is the same as the memory expanding mode.

The relationship between the input level of CNV_{SS} and the processor mode is shown in Table 2.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

СМ	0	0	1	1
СМ	0	1 .	1 .	0
Mode	Single-chip mode	Memory expanding mode	Eva-chip mode	Microprocessor mode
Port P0	Ports P0 ₇ ~P0 ₀	Ports $PO_7 \sim PO_0$ $Address A_7 \sim A_0$ I/O port	Same as left	$ \begin{array}{c c} & & \\$
Port P1	Ports P1 ₇ ~P1 ₀ Output port	Ports $P1_7 \sim P1_0$ $ \begin{array}{c} Address \\ A1_2 \sim A_8 \end{array} \begin{array}{c} Output \\ port \end{array} $ Port $P1_5$ $ \begin{array}{c} R/\overline{W} \\ V \\ Output \\ Port \end{array} $ Port $P1_6$ $ \begin{array}{c} V \\ SYNC \end{array} \begin{array}{c} Output \\ Port \end{array} $ Output V Port	Same as left	Ports P1 ₄ \sim P1 ₀ Address A ₁₂ \sim A ₈ Port P1 ₅ R/W Port P1 ₆ SYNC Port P1 ₇ Output port
Port P2	Ports P2 ₇ ~P2 ₀ 1/O port	Ports $P2_7 \sim P2_0$ Output Data Data D $_7 \sim D_0$	Same as left	Ports $P2_7 \sim P2_0$ Floating Data $D_7 \sim D_0$

Fig.11 Processor mode and functions of ports P0~P2

Table 2 Relationship between CNV_{SS} pin input level and processor mode

CNVss	Mode	Explanation
V _{ss}	Single-chip mode Memory expanding mode Eva-chip mode Microprocessor mode	The single-chip mode is set by the reset. All modes can be selected by changing the processor mode bit with the program.
"H" level	Eva-chip mode	Eva-chip mode can be also selected by changing the processor mode bit with the program.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATING CIRCUIT

The built-in clock generating circuits are shown in Figure 12. When FST instruction is executed, SW_{OSC} is closed and when SLW instruction is executed, SW_{OSC} is open. These instructions are used, when CR oscillation is required, to change the oscillation frequency.




Fig.12 Block diagram of clock generating circuit

The circuit examples of clock generator are shown in Figures 13 \sim 17. The example when system clock signal is supplied from outside is shown in Figures 13 and 14. When clock signal is supplied from outside, let $X_{\rm IN}$ be the input, and open $X_{\rm OUTS}$ and $X_{\rm OUTS}$ (Figure 15).

The clock signal for Timer X can be supplied by planing the ceramic oscillation (or a quartz crystal oscillation) in outside. The constant of capacitance differs depending on oscillators. Therefore, try to adjust the recommended value of each oscillator manufactuer (Figure 16). In order to supply the clock signal from outside, let X_{CIN} be the input, and open X_{COUT} (Figure 17).




Fig.13 External ceramic resonator circuit (M50752-XXXSP and M50757-XXXSP)




Fig.14 External oscillator circuit (M50758-XXXSP)




Fig.15 External clock input circuit




Fig.16 External crystal resonator circuit




Fig.17 External clock input circuit



M50752-XXXSP, M50757-XXXSP M50758-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROGRAMMING NOTES

- (1) The frequency ratio of the timer and the prescaler is 1/(n+2).
- (2) Set a value other than "0" for the timer and the prescaler.
- (3) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (4) Reading the timer and prescaler must be avoided while the input to the prescaler is changing.
- (5) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (6) A NOP instruction must be used after the execution of a PLP instruction.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mark specification form
- (3) ROM data ····· EPROM 3sets



M50752-XXXSP,M50757-XXXSP M50758-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power voltage		-0.3~7	V
V _P	Power voltage		V _{cc} -35~V _{cc} +0.3	V
V _I	Input voltage, R ₃ ~R ₀ , CNV _{SS} , RESET, X _{IN} , X _{CIN}	NACIAL TOTAL AND M	-0.3~7	V
V_{I}	Input voltage, INT ₁ , INT ₂ , P0 ₀ ~P0 ₇ , P2 ₅ ~P2 ₀	With respect to V _{ss} .	-0.3~13	V
Vo	Output voltage, Xoute, Xcout, Xouts, ϕ ,	Output transistors cut-off.	$-0.3 \sim V_{cc} + 0.3$	V
Vo	Output voltage, INT ₂ , P0 ₇ ~P0 ₀ , P2 ₅ ~P2 ₀		-0.3~13	V
Vo	Output voltage, P1 ₇ ~P1 ₀ , P3 ₇ ~P3 ₀ , P2 ₇ , P2 ₆		V _{cc} -35~V _{cc} +0.3	V
Pd	Power dissipation	T _a = 25℃	1000	mW
Topr	Operating temperture		-10~70	°C
Tstg	Storage temperature		−40~125	°C

RECOMMENDED OPERATING CONDITIONS ($\tau_a = -10 \sim 70^{\circ}$ C, $v_{cc} = 5v \pm 10\%$, unless otherwise noted)

Cumbal	Parameter		Unit		
Symbol	Parameter	Min.	Nom.	Max.	Onit
V _{CC}	Power voltage	4.5	5.0	5.5	٧
V _P	Power voltage	V _{CC} -33		Vcc	٧
V _{ss}	Power voltage		0		٧
V _{IH}	"H" input voltage, P0 ₀ ~P0 ₇ , P2 ₀ ~P2 ₅ , INT ₁ , INT ₂	0.8V _{CC}		Vcc	V
V _{IH}	"H" input voltage, CNV _{SS} , X _{CIN} , RESET	0.8V _{CC}		V _{CC}	٧
V _{IH}	"H" input voltage, X _{IN}	0.9V _{CC}		Vcc	٧
V _{IH}	"H" input voltage, R ₀ ~R ₃	0.4V _{CC}		Vcc	٧
V _{IL}	"L" input voltage, $P0_0 \sim P0_7$, $P2_0 \sim P2_5$, CNV_{SS} , $\overline{INT_1}$, $\overline{INT_2}$ X_{CIN}	0		0.2V _{CC}	V
VIL	"L" input voltage, RESET	0		0.12V _{CC}	٧
VIL	"L" input voltage, R ₀ ∼R ₃ , X _{IN}	0		0.12V _{CC}	V
f _(XIN)	Internal clock oscillating frequency			4	MHz

$\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 5 \text{V} \pm 10\%, \, v_{ss} = 0 \text{V}, \, f_{(X_{IN})} = 4 \text{MHz, unless otherwise noted})$

O	D	T4		Limits		11-11
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{OH}	"H" output voltage, ϕ	$V_{CC} = 5V$, $T_a = 25^{\circ}C$, $I_{OH} = -2.5$ mA	. 3			V
V _{OH}	"H" output voltage, P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ , P2 ₆ , P2 ₇	$V_{CC} = 5V$, $T_a = 25^{\circ}C$, $I_{OH} = -12mA$	3			V
VoL	"L" output voltage, φ	$V_{CC} = 5V$, $T_a = 25^{\circ}C$, $I_{OL} = 5mA$			2	٧
VoL	"L" output voltage, P0 ₀ ~P0 ₇ , P2 ₀ ~P2 ₅ , INT ₂	$V_{CC} = 5V$, $T_a = 25^{\circ}C$, $I_{OL} = 10$ mA			2	V
$V_{T+}-V_{T-}$	Hysterisis, INT ₁ , INT ₂	$V_{CC} = 5V, T_a = 25^{\circ}C$	0.3		1	٧
$V_{T+}-V_{T-}$	Hysterisis, RESET	$V_{CC} = 5V, T_a = 25^{\circ}C$		0.4	0.7	٧
loL	"L" output current (Pull-down resistance) P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ , P2 ₆ , P2 ₇	$V_P = V_{CC} - 33V$, $V_{OL} = V_{CC}$, $T_a = 25^{\circ}C$	150		900	μΑ
l _{IL}	input leakage current, $\overline{INT_1}$, $\overline{INT_2}$, $P0_0 \sim P0_7$ $P2_0 \sim P2_5$	$V_{CC} = 5V$, $T_a = 25^{\circ}C$ $0 \le V_1 \le 5V$	-5		. 5	μΑ
I _{IL}	input leakage current, CNV _{SS} , RESET, X _{IN} X _{CIN} , R ₀ ~R ₃	$V_{CC} = 5V$, $T_a = 25^{\circ}C$ $0 \le V_1 \le 5V$	-5		5	μА
I _{IL}	input leakage current, P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ , P2 ₆ , P2 ₇	$V_{CC} = 5V, T_{a} = 25^{\circ}C$ $V_{CC} - 33 \le V_{I} \le V_{CC}, V_{I} = V_{P}$	-33		33	μΑ
loc	Supply current	V _{CC} =5V, T _a =25°C P2 ₆ , P2 ₇ : V _{CC} , Output pins open Input and I/O pins other than P2 ₆ , P2 ₇ : V _{SS}		. 3	6	mA

M50752-XXXSP,M50757-XXXSP M50758-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS

Single-chip mode (V_{CC}=5V±10%, V_{SS}=0V, T_a=25°C, f_(X_{IN})=4MHz, unless otherwise noted)

Cumbal	Parameter		Limits		Unit
Symbol	Parameter	Min.	Тур.	Max.	Unit
t _{SU (POD-#)}	Port P0 input setup time	270			ns
t _{SU (P1D-¢)}	Port P1 input setup time	270			ns
t _{SU (P2D—≠)}	Port P2 input setup time	270			ns
t _{SU (P3D-ø)}	Port P3 input setup time	270			ns
t _{SU (RD-ø)}	Port R input setup time	330			ns
th (ø—POD)	Port P0 input hold time	0			ns
th (_P1D)	Port P1 input hold time	0			ns
th (≠P2D)	Port P2 input hold time	0			ns
th (ø—P3D)	Port P3 input hold time	0			ns
th (ø—RD)	Port R input hold time	0			ns
t _C	External clock input cycle time	250			ns
t _W	External clock input pulse width	75			ns
t _r	External clock rising edge			25	ns
t _f .	External clock falling edge			25	ns

Memory expanding mode and eva-chip mode

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=25^{\circ}C, f_{(X_{IN})}=4MHz, unless otherwise noted)$

Symbol	Dozometos		Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	
t _{SU} (POD-¢)	Port P0 input setup time	270			ns	
t _{SU (P1D-¢)}	Port P1 input setup time	270			ns	
tsu (P2D-ø)	Port P2 input setup time	270			ns	
th (#_POD)	Port P0 input hold time	0			ns	
th (-P1D)	Port P1 input hold time	0			ns	
th (#—P2D)	Port P2 input hold time	0			ns	

Microprocessor mode ($V_{cc}=5V\pm10\%$, $V_{ss}=0V$, $T_a=25^{\circ}C$, $f_{(X_{IN})}=4MHz$, unless otherwise noted)

Symbol	Parameter		Unit		
		Min.	Тур.	Max.	Unit
t _{SU} (P2D-ø)	Port P2 input setup time	270			ns
th (#—P2D)	Port P2 input hold time	0	-		ns

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

 $\begin{array}{ll} \textbf{SWITCHING} & \textbf{CHARACTERISTICS} \\ \textbf{Single-chip} & \textbf{mode} \ (v_{cc} = 5V \pm 10\%, \ v_{ss} = 0V, \ r_a = 25 \, ^{\circ}\text{C}, \ f_{(x_{iN})} = 4\text{MHz, unless otherwise noted}) \end{array}$

Symbol	Parameter	Test conditions		Limits		
	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(≠-P0Q)}	Port P0 data output delay time	Fig.18			230	ns
t _{d(ø-P1Q)}	Port P1 data output delay time	Fig.19			230	ns
t _{d(ø-P2Q)}	Port P2 data output delay time	Fig.18, Fig.19			230	ns
td(ø-P3Q)	Port P3 data output delay time	Fig.19			200	ns

Memory expanding mode and eva-chip mode

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=25^{\circ}C, f_{(X_{NL})}=4MHz, unless otherwise noted)$

Symbol		T1	Limits			11-11
	Parameter	Test conditions	Min.	Тур.	Max.	Unit
td(ø-POA)	Port P0 address output delay time				250	ns
t _{d(≠-PoAF)} Port P0 address output delay time t _{d(≠-PoA)} Port P0 data output delay time		FI- 10			250	ns
		Fig.18			200	ns
td(ø-POQF)	Port P0 data output delay time	utput delay time				ns
td(ø-P1A)	Port P1 address and control signal delay time				250	ns
t _{d(≠-P1AF)} Port P1 address and control signal delay time t _{d(≠-P1Q)} Port P1 data output delay time		F:- 10			250	ns
		Fig.19			200	ns
td(ø-P1QF)	Port P1 data output delay time				200	ns
t _{d(ø-P2Q)}	Port P2 data output delay time	F:- 10 F:- 10			200	ns
t _{d(φ-P2QF)} Port P2 data output delay time		Fig.18, Fig.19			200	ns

Microprocessor mode (V_{cc}=5V±10%, V_{ss}=0V, T_a=25°C, f_(X_{IN})=4MHz, unless otherwise noted)

Symbol	D	Took on distance	Limits			11
	Parameter	Test conditions	Min.	Тур.	Max.	Unit
td(ø-P0A)	Port P0 address output delay time	Fig.18			250	ns
td(ø-P1A)	Port P1 address and control signal delay time	Fig.19			250	ns
td(ø-P2Q)	Port P2 data output delay time	Fi- 10 Fi- 10			200	ns
t _{d(φ-P2QF)} Port P2 data output delay time		Fig.18, Fig.19			200	ns




Fig.18 Port P0, P2₀~P2₅ test circuit





Fig.19 Port P1, P26, P27, P3 test circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER


TIMING DIAGRAMS


In single-chip mode



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

In single-chip mode (continued from the preceding page)






M50757-XXXSP/M50752-XXXSP


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

In memory expanding mode and eva-chip mode



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

In microprocessor mode



M50753-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M50753-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP (flat package type also available). This single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.


The differences between the M50753-XXXSP and the M50753-XXXFP are the package outline and power dissipation ability (absolute maximum ratings).

DISTINCTIVE FEATURES

•	Number of basic instructions 69
•	Memory size ROM ······ 6144 bytes
	RAM 192 bytes
•	Instruction execution time
	2µs (minimum instructions at 4MHz frequency)
•	Single power supply $f(X_{IN})=4MHz\cdots5V\pm10\%$
•	Power dissipation
	normal operation mode (at 4MHz frequency) ···· 15mW
•	Subroutine nesting96 levels (Max.)
•	Interrupt8 types, 5 vectors
•	8-bit timer3 (2 when used as A-D or serial I/O)
•	Programmable I/O ports (Ports P0, P1, P2, P3, P4)···· 36
0	Input ports (Port IN)8
•	Serial I/O (8-bit)1
•	A-D converter 8-bit successive approximation
•	PWM function ······1

APPLICATION

Office automation equipment VCR, Tuner, Audio-visual equipment




SINGLE-CHIP

8-BIT

CMOS

MICROCOMPUTER



MITSUBISHI MICROCOMPUTERS M50753-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M50753-XXXSP

Parameter			Functions		
Number of basic instructions			69		
Instruction execution time			2μs (minimum instructions, at 4MHz frequency)		
Clock frequency			4MHz		
. ROM			6144bytes .		
Memory size	RAM		192bytes		
	INT ₁ , INT ₂	Input	1-bit×2 .		
	P0, P1, P2, P3, P4	1/0	4-bit×1		
I/O port	P0, P1, P2, P3, P4		8-bit×4 (Part of P3 are in common with serial I/O)		
	IN	Input	8-bit×1 (Input and analog input for A-D)		
	CNTR	1/0	1-bit×1		
Serial I/O	*		8-bit×1		
_			8-bit prescaler×2+8-bit timer×3		
Timers			(2 when A-D convertion or serial I/O is used)		
Subroutine nesting			96 levels (max)		
			two external interrupts		
Interrupts			three timer interrupts		
			(2 of timer interrupts are in common with serial I/O and A-D)		
Clock generating circui	t		Built-in (Ceramic or quartz crystal oscillator)		
Supply voltage			5V±10%		
Power dissipation	At high-speed operation		15mW (at 4MHz frequency)		
I/O characteristics	Input/output voltage		12V (Ports P0, P1, P2, P3, P4, INT ₁ , INT ₂ , CNTR)		
17 O Characteristics	Output current		10mA (Ports P0, P1, P2, P3, P4)		
Memory expansion	*		possible		
Operating temperature range			-10~70℃		
Device structure			CMOS silicon gate process		
A-D converter			eight analog inputs, 8-channel successive approximation		
PWM function			One output		
Daaliana	M50753-XXXSP		64-pin shrink plastic molded DIP		
Package	M50753-XXXFP		60-pin plastic molded QFP		

M50753-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions	
V _{cc} V _{ss}	Supply voltage		Power supply inputs 5V $\pm 10\%$ to V _{CC} , and 0V to V _{SS} .	
CNV _{ss}	CNV _{SS}		This is usually connected to V_{SS} .	
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.	
Xin	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceram	
X _{OUT}	Clock output	Output	quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the clock source should be connected to the X_{IN} pin and the X_{OUT} pin should be left open.	
φ, 2φ	Timing output	Output	This is the timing output pin.	
CNTR	Timer I/O	1/0	This is an output pin for the timer X.	
ĪNT ₁	Interrupt input	Input	This is the highest order interrupt input pin.	
ĪNT ₂	Interrupt input	Input	This is the lowest order interrupt input pin.	
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programm input or output. At reset, this port is set to input mode. The output structure is N-channel open drain.	
P1 ₀ ~P1 ₇	I/O port P1	, 1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.	
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.	
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. When serial I/O is used P3 ₆ , P3 ₅ , and P3 ₄ work as $\overline{S_{RDY}}$, CLK, S_{OUT} , and S_{IN} pins, respectively.	
P4 ₀ ~P4 ₇	I/O port P4	1/0	Port P4 is an 8-bit I/O port and has basically the same functions as port P0.	
P5 ₀ ~P5 ₇	Input port P5	Input	Port P5 is an 8-bit input port.	
PWM	PWM output	Output	This is output pin from the pulse width modulator. The output structure is N-channel open drain.	
RESETOUT	Reset output	Output	This pin outputs the reset signal for peripheral devices.	
IN0~IN7	Analog input port IN	Input	This is an 8-bit analog input port for the A-D converter, and can be used as normal input port.	
VREF	Reference voltage input	Input	This is the reference voltage input pin for the A-D converter.	
AV _{CC}	Voltage input for A-D	,	This is the power supply input pin for the A-D converter.	
AV _{SS}	Voltage input for A-D		This is GND input pin for the A-D or D-A converter.	



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

MEMORY

A memory map for the M50753-XXXSP is shown in Figure 1. Addresses $E800_{16}$ to $FFFF_{16}$ are assigned to the built-in ROM area which consists of 6144 bytes.

Addresses $FF00_{16}$ to $FFFF_{16}$ are a special address area (special page). By using the special page addressing mode of the JSR instruction, subroutines addressed on this page can be called with only 2 bytes. Addresses $FFF4_{16}$ to $FFFF_{16}$ are vector addresses used for the reset and interrupts (see interrupt chapter). Addresses 0000_{16} to $00FF_{16}$

are the zero page address area. By using the zero page addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required. The RAM, I/O port, timer, etc., are assigned to this area.

Addresses 0000_{16} to $00BF_{16}$ are assigned to the built-in RAM and consist of 192 bytes of static RAM. In addition to data storage, this RAM is used for the stack during subroutine calls and interrupts.




Fig.1 Memory map

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 2.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the micro-computer. Data operations such as data transfer, Input/Out-put, etc., are executed mainly through accumulator.

INDEX REGISTER X (X)

The index register X is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register X, specifies the real address. When the T flag in the processor status register is set to "1", the index register X itself becomes the address for the second OPERAND.

INDEX REGISTER Y (Y)

The index register Y is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register Y specifies the real address.




Fig.2 Register structure

M50753-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

STACK POINTER (S)

The stack pointer (S) is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subroutine calls. The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

The location of the stack can be determined by the stack page bit (bit 4 at address $00FF_{16}$). When bit 4 is "0" and the contents of the stack pointer is XX_{16} , the stack address is set to $00XX_{16}$. When bit 4 is "1", the stack address is set to $01XX_{16}$. When using this microcomputer in the single-chip mode, the stack page bit must be "0" and the stack pointer should be set at the bottom address of the internal RAM

When an interrupt occurs, the higher 8 bits of the program counter are pushed into the stack first, and then the lower 8 bits of the program counter are pushed into the stack. After each byte is pushed into the stack, the stack pointer is decremented by one. Next, the contents of the processor status register are pushed into the stack. When the return from interrupt instruction (RTI) is executed, the program counter are processor status register data is pulled off the stack in reverse order from above.

The Accumulator is never pushed into the stack automatically. A Push Accumulator instruction (PHA) is provided to execute this function. Restoring the Accumulator to its previous value is accomplished by the Pull Accumulator instruction (PLA). It is executed in reverse order of the PHA instruction.

The contents of the Processor Status Register (PS) are pushed (pulled) to (from) the stack with the PHP and PLP instructions, respectively. Only the program counter is pushed into the stack during a subroutine call. Therefore, any registers that should not be destroyed should be pushed into the stack manually. The RTS instruction is used to return from a subroutine.

PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L. The program counter is used to indicate the address of the next instruction to be executed.

PROCESSOR STATUS REGISTER (PS)

The processor status register is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flag (C), Zero flag (Z), Overflow flag (V) or the Negative flag (N). Each bit of the register is explained below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic and Logical operation Unit (ALU) immediately after an operation. It also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting and clearing this flag.

2. Zero flag (Z)

This flag is used to indicate if the immediate operation generated a zero result or not. If the result is zero, the zero flag will be set to "1". If the result is not zero, the zero flag will be set to "0".

3. Interrupt disable flag (1)

This flag is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is set to "0", the operations are executed in binary. Decimal correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

When the BRK instruction is executed, the same operations are performed as in an interrupt. The address of the interrupt vector of the BRK instruction is the same as that of the lowest priority interrupt. The contents of the B flag can be checked to determine which condition caused the interrupt. If the BRK instruction caused the interrupt, the break flag will be "1", otherwise it will be "0".

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i.e., operation results between memories 1 and 2 are stored in the accumulator). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the index X mode flag, respectively.

M50753-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a signed binary number. When the result exceeds +127 or -128, the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the overflow flag. The overflow flag is reset by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is set to "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the negative flag. There are no instructions for directly setting or resetting the negative flag.

Table 1 Interrupt vector address and priority

Interrupt	Priority	Vector address
RESET	1	FFFF ₁₆ , FFFE ₁₆
INT ₁	2	FFFD ₁₆ , FFFC ₁₆
Timer X	3	FFFB ₁₆ , FFFA ₁₆
Timer 1 or A-D	4	FFF9 ₁₆ , FFF8 ₁₆
Timer 2 or serial I/O	5 .	FFF7 ₁₆ , FFF6 ₁₆
INT ₂ (BRK)	6	FFF5 ₁₆ , FFF4 ₁₆

INTERRUPT

The M50753-XXXSP can be interrupted from eight sources; $\overline{\text{INT}_1}$, Timer X, Timer 1/A-D, Timer 2/Serial I/O, or the $\overline{\text{INT}_2/\text{BRK}}$ instruction.

The value of bit 2 of the serial I/O register (address $00F6_{16}$) determines whether the interrupt is from timer 2 or from serial I/O. When bit 2 is "1" the interrupt is from serial I/O, and when bit 2 is "0" the interrupt is from timer 2. Also, when bit 2 is "1", parts of port 3 are used for serial I/O. Bit 3 of the A-D control (address $00F3_{16}$) register determines if an interrupt is from timer 1 or from the A-D. When bit 3 is "0", the interrupt is from timer 1, when bit 3 is "1" the interrupt is from the A-D. These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same function as an interrupt.

When an interrupt is accepted, the contents of certain registers are pushed into specified locations, (as discussed in the stack pointer section) the interrupt inhibit flag (I) is set, the program jumps to the address specified by the interrupt vector, and the interrupt request bit is cleared automatically. The reset interrupt is the highest priority interrupt and can never be inhibited. Except for the reset interrupt, all interrupts are inhibited when the interrupt inhibit flag is set to "1". All of the other interrupts can further be controlled indi-




Fig.3 Interrupt control



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

vidually via the interrupt control register shown in Figure 3. An interrupt is accepted when the interrupt enable bit and the interrupt request bit are both "1" and the interrupt inhibit flag is "0".

The interrupt request bits are set when the following conditions occur:

- (1) When the $\overline{INT_1}$ or $\overline{INT_2}$ pins go from "H" to "L"
- (2) When the contents of timer X, timer 1, timer 2 (or the serial I/O counter) go to "0"
- (3) A-D conversion is finished.

These request bits can be reset by the program but can not be set.

Since the BRK instruction and the $\overline{\text{INT}_2}$ interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if $\overline{\text{INT}_2}$ generated the interrupt.

TIMER

The M50753-XXXSP has three timers; timer X, timer 1, and timer 2. Since P3 (in serial I/O mode) and timer 2 use some of the same architecture, they cannot be used at the same time (see serial I/O section). Timer X has four modes which can be selected by bit 2 and 3 of the timer control register. When the timer X count stop bit (bit 5) is set to "1", the timer X will stop regardless of which mode it is in. A block diagram of timer X, timer 1 and timer 2 is shown in Figure 4.

Timer 1 and timer 2 share with a prescaler. This prescaler has an 8-bit programmable latch used as a frequency divider. The division ratio is defined as 1/n, where n is the decimal contents of the prescaler latch. All three timers are down-count timers which are reloaded from the timer latch following the zero cycle of the timer (i.e. the cycle after the timer counts to zero)




Fig.4 Block diagram of timer X, timer 1, and timer 2

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

The timer interrupt request bit is set to "1" during the next clock pulse after the timer reaches zero. The interrupt and timer control registers are located at addresses 00FE₁₆ and 00FF₁₆, respectively (see interrupt section). The prescaler latch and timer latch can be loaded with any number except zero and 1.

The four modes of timer X as follows:

- (1) Timer mode [00]
 - In this mode the clock is driven by the oscillator frequency divided by 16. When the timer down-counts to zero, the timer interrupt request bit is set to "1" and the contents of the timer's latch is reloaded into the timer and the counting begins again.
- (2) Pulse output mode (01)
 In this mode, the polarity of the CNTR signal is reversed each time the timer down-counts to zero
- (3) Event counter mode (10)
 - This mode operates in the same manner as the timer mode except, the clock source is input to the CNTR pin. This mode will allow an interrupt to be generated whenever a specified number of external events have been generated. The timer down-counts every rising edge of the clock source.
- (4) Pulse width measurement mode [11]
 - This mode measures the pulse width (between lows) input to the CNTR pin. The timer, driven by the oscillator frequency divided by 16, continues counting during the low cycle of the CNTR pin. When the timer contents reaches "0", the interrupt request bit is set to "1", the timer's reload latch is reloaded and the counting resumes

The structure of the timer control register is shown in Figure 5

When the STP instruction is executed, or after reset, the prescaler and timer latch are set to FF₁₆ and 01₁₆, respectively. Also, when the STP instruction is executed, the oscillator's frequency (divided by 16) will become the counting source, regardless of the timer X mode setting. This state will be released when the timer X interrupt request bit is set to "1", or after a reset. Timer X will then enter the mode specified by its mode bits. For more details on the STP instruction, refer to the oscillation circuit section.

When timer 1 or 2 is used, the bit 0 of PWM control register must be set to "0". For details, refer to the PWM section.




Fig.5 Structure of timer control register

M50753-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O

A block diagram of the serial I/O is shown in Figure 6. In the serial I/O mode the receive ready signal $(\overline{S_{RDY}})$, synchronous input /output clock (CLK), and the serial I/O pins (S_{OUT} , S_{IN}) are used as P3₇, P3₆, P3₅, and P3₄, respectively. The serial I/O mode register (address 00F6₁₆) is a 4-bit register. Bits 1 and 0 of this register is used to select a synchronous clock source.

When these bits are (00) or (01), an external clock from P3₆ is selected. When these bits are (10), the overflow signal from timer 2, divided by two, becomes the synchronous clock. Therefore, changing the timer period will change the transfer speed. When the bits are (11), the oscillator fre-

quency divided by 16, becomes the clock.

Bit 2 and 3 decide whether parts of P3 will be used as a serial I/O or not. When bit 2 is a "1", P3 $_6$ becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from P3 $_6$. If an external synchronous clock is selected, the clock is input to P3 $_6$ and P3 $_5$ will be a serial output and P3 $_4$ will be a serial input. To use P3 $_4$ as a serial input, set the directional register bit which corresponds to P3 $_4$ to "0". For more information on the directional register, refer to the I/O pin section.

To use the serial I/O, bit 2 needs to be set to "1", if it is "0" P3₆ will function as a normal I/O. Interrupts will be generated from the serial I/O counter instead of timer 2. Bit 3




Fig.6 Block diagram of serial I/O

determines if P3 $_7$ is used as an output pin for the receive data ready signal (bit 3=1, $\overline{S_{RDY}}$) or used as normal I/O pin (bit 3=0). The serial I/O function is discussed below. The function of the serial I/O differs depending on the clock source: external clock or internal clock.

Internal Clock—The \overline{S}_{RDY} signal becomes "H" during transmission or while dummy data is stored in the serial I/O register (address $00F7_{16}$). After the falling edge of the write signal, the \overline{S}_{RDY} signal becomes low signaling that the M50753-XXXSP is ready to receive the external serial data. The \overline{S}_{RDY} signal goes "H" at the next falling edge of the transfer clock. The serial I/O counter is set to 7 when data is stored in the serial I/O register. At each falling edge of the transfer clock, serial data is output to P3₅. During the

rising edge of this clock, data can be input from P3₄ and the data in the serial I/O register will be shifted 1 bit.

Data is output starting with the LSB. After the transfer clock has counted 8 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interror request bit will be set.

External Clock—If an external clock is used, the interrupt request will be sent after the transfer clock has counted 8 times but transfer clock will not stop.

Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 250kHz at a duty cycle of 50%. The timing diagram is shown in Figure 7. An example of communication between two M50753-XXXSPs is shown in Figure 8.




Fig.7 Serial I/O timing




Fig.8 Example of serial I/O connection



A-D CONVERTER

The A-D converter circuit is shown in Figure 9. The analog input ports of the A-D converter (IN0~IN7) are in common with input ports of the data bus.

The 4-bit A-D control register is located at address F3₁₆. One of the eight analog inputs is selected by bits 0, 1 and 2 of this register. The correspondence of the analog input pins with bits $0\sim2$ is shown in Figure 10. Bit 3 selects the interrupt source, either from timer 1 or the A-D itself. If bit 3 is "0", then the interrupt request is from timer 1, if it is a "1", then it is from the A-D.

A-D conversion is accomplished by first selecting the analog channel (bit 0, 1) to be converted. Bit 3 should also be set to "1" to select the A-D as the interrupt source. The conversion is started when dummy data is written into address $00F2_{16}$. When the conversion is finished, an interrupt is generated by the A-D and the digital data can be read from the A-D register (address $00EF_{16}$).

Port IN can also be used as an input port by reading data into address $\rm EE_{16}$. However, this cannot be done during A-D conversions.

	2	1	0	A-D control regis	ter (Address 00F3 ₁₆)
	0	0	0		INO
	0	0	1		IN1
	0	1	0		IN2
	0	1	1		IN3
	1	0	0		IN4
	1	0	1		IN5
1	1	1	0		IN6
	1	1	1		IN7

Fig10 A-D control register bit 0, 1, 2 vs analog input




Fig.9 A-D converter circuit

PWM

The M50753-XXXSP has a pulse width modulated (PWM) output control circuit. The circuit outputs a variable duty cycle signal that can be used for a programmable pulse width and frequency. Timers 1 and 2 are used for the PWM. The block diagram of the PWM is shown in Figure 11.

The PWM is composed of N-channel open drain transistors. When bit 0 of the PWM control register is "0", the output transistors are turned off. When timers 1 and 2 are not used for PWM control, they operate in the normal timer modes.

When bit 0 of the PWM control register is "1", a rectangular wave is output according to the value set in timer 1 and 2. The clock source frequency for the PWM is the oscillator frequency divided by 16.




Fig.11 PWM block diagram




Fig.12 PWM rectangle waveform

RESET CIRCUIT


The M50753-XXXSP is reset according to the sequence shown in Figure 15. It starts the program from the address formed by using the content of address FFFF₁₆ as the high order address and the content of the address FFFF₁₆ as the low order address, when the $\overline{\text{RESET}}$ pin is held at "L" level for more than 2μ s while the power voltage is in the recommended operating condition and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 14.

M50753-XXXSP
RESET V_{CC}
27
0V
0V
0.6V

M50753-XXXSP
RESET V_{CC}
27
57
Supply voltage detection circuit

Fig.13 Example of reset circuit

An example of the reset circuit is shown in Figure 13. When the power on reset is used, the $\overline{\text{RESET}}$ pin must be held "L" until the oscillation of $X_{\text{IN-}}X_{\text{OUT}}$ becomes stable.



ig.14 Internal state of microcomputer at reset




Fig.15 Timing diagram at reset

I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with N-channel open drain output.

Pull-up transistor can be specified as an option. As shown in the memory map (Figure 1), port P0 can be accessed at zero page memory address 00E0₁₆. Port P0 has a directional register (address 00E116) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a previously output value to be read correctly even though the output voltage level is shifted up or down. Pins set as input are in the floating state and the signal levels can thus be read. When data is written into the input port, the data is latched only to the port latch and the pin still remains in the floating state.

Depending on the contents of the processor status register (bit 0 and bit 1 at address 00FF₁₆), four different modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and eva-chip mode. These modes (excluding single-chip mode) have a multiplexed address output function in addition to the I/O function. For more details, see the processor mode information.

(2) Port P1

In the single-chip mode, port P1 has the same function as P0. In the other modes, P1's functions are slightly different from P0's. For more details, see the processor mode information.

(3) Port P2

In the single-chip mode, port P2 has the same function as P0. In the other modes, P2's functions are slightly different from P0's.

For more details, see the processor mode information.

(4) Port P3

In the single-chip mode, port P3 has the same function as P0. In the other modes, P3's functions are slightly different from P0's. Port P3 can also be used as serial I/O pins. For more details, see the processor mode information.

(5) Port P4

Port P4 is an 4-bit I/O port with N-channel open drain outputs. This port also has the pull-up transistor option.

- (6) Clock 2 φ output pin In normal conditions, the oscillator frequency divided by two is output as 2 φ.
- (7) Clock φ output pin In normal conditions, the oscillator frequency divided by four is output as φ.
- (8) RESET_{OUT} pin

 When the RESET pin goes to level "L", the RESET_{OUT} pin also goes to "L". On the other hand, when the RESET pin goes to level "H", the RESET_{OUT} pin also goes to "H" after 8 clock cycles. This output is used to reset the external circuits.

(9) INT₁ pin

The $\overline{INT_1}$ pin is an interrupt input pin. The $\overline{INT_1}$ interrupt request bit (bit 7 at address $00FE_{16}$) is set to "1" when the input level of this pin changes from "H" to "L".

(10) INT₂ pin

The $\overline{\text{INT}_2}$ pin is an interrupt input pin. When this signal level changes from "H" to "L", the interrupt request bit (bit 1 at address 00FE_{16}) is set to "1".

(11) CNTR pin

The CNTR pin is an I/O pin of timer X. In the event counter mode, CNTR becomes the input pin of the external pulse. In the pulse output mode, the CNTR output changes polarity each time the contents of timer X goes to "0". In the pulse width measurement mode, the pulse to be measured is input to this pin.

(12) Port IN

Port IN is an 8-bit input port to the A-D converter. The input contents of the port can be read to as the contents of address $00EE_{16}$. The read operation is inhibited during A-D conversion.






Fig.16 Block diagram of ports P0~P5 (single-chip mode), and output and input formats CNTR, φ, RESET_{OUT}, 2 φ, and port IN

PROCESSOR MODE

By changing the contents of the processor mode bit (bit 0 and 1 at address $00FF_{16}$), four different operation modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and evaluation chip (evachip) mode. In the memory expanding mode, microprocessor mode and eva-chip mode, ports $P0 \sim P3$ can be used as multiplexed I/O for address, data and control signals, as well as the normal functions of the I/O ports.

Figure 14 shows the functions of ports P0~P3.

The memory map for the single-chip mode is illustrated in Figure 1 and for other modes, in Figure 17.

By connecting CNV_{SS} to V_{SS} , all four modes can be selected through software by changing the processor mode bits. Connecting CNV_{SS} to V_{CC} automatically forces the microcomputer into microprocessor mode. Supplying 10V to CNV_{SS} places the microcomputer in the eva-chip mode. The four different modes are explained as follows:




Fig.17 External memory area in processor mode

(1) Single-chip mode [00]

The microcomputer will automatically be in the single-chip mode when started from reset, if CNV_{SS} is connected to V_{SS} . Ports $\text{P0} \sim \text{P3}$ will work as original I/O ports.

(2) Memory expanding mode [01]

The microcomputer will be placed in the memory expanding mode when CNV_{SS} is connected to V_{SS} and the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient.

The lower 8 bits of address data for port P0 is output when ϕ goes to "H" state. When ϕ goes to the "L" state, P0 retains its original I/O functions.

Port P1's higher 8 bits of address data are output when ϕ goes to "H" state and as it changes back to the "L" state it retains its original I/O functions. Port P2 retains its original output functions while ϕ is at the "H" state, and works as a data bus of $D_7 \sim D_0$ (including instruction code) while at the "L" state. Pins P3₁ and P3₀ output the SYNC and R/ \overline{W} control signals, respectively while ϕ is in the "H" state, and \overline{RDY} signal is input form P3₂ pin. When in the "L" state, P3₂, P3₁ and P3₀ retain their original I/O function.

The R/W output is used to read/write from/to the outside. When this pin is in the "H" state, the CPU reads data, and when in the "L" state, the CPU writes data.

The SYNC is a synchronous signal which goes to the "H" state when it fetches the OP CODE.

The $\overline{\text{RDY}}$ is ready signal input and, when it goes to "L", internal clock stops and the CPU waits the data. However, the oscillation does not stop.

(3) Microprocessor mode [10]

After connecting CNV_{SS} to V_{CC} and initiating a reset, the microcomputer will automatically default to this mode

In this mode, port P0 and P1 are used as the system address bus and the original function of the I/O pins is lost. Port P2 becomes the data bus $(D_7 \sim D_0)$ and loses its normal I/O functions. Port P3₂, P3₁, and P3₀ become the $\overline{\text{RDY}}$, SYNC and $\overline{\text{R/W}}$ pins, respectively and the normal I/O functions are lost.

(4) Eva-chip mode [11]

When 10V is supplied to CNV_{SS} pin, the microcomputer is forced into the eva-chip mode. The main purpose of this mode is to evaluate ROM programs prior to masking them into the microcomputer's internal ROM.

In this mode, the internal ROM is inhibited so the external memory is required.

This mode has almost the same function as the memory expanding mode except that it needs to attach all program memories to the outside. The relationship between the input level of CNV_{SS} and the processor mode is shown in Table 2.



M50753-XXXSP/FP




Fig.18 Processor mode and functions of ports P0~P3

Table 2 Relationship between CNV_{SS} pin input level and processor mode

CNVss	Mode	Explanation
V _{SS}	Single-chip mode	The single-chip mode is set by the rese.
	Memory expanding mode	All modes can be selected by changing the processor mode bit with the program.
	Eva-chip mode	
	Microprocessor mode	
V _{CC}	Eva-chip mode	The microprocessor mode is set by the reset.
	Microprocessor mode	Eva-chip mode can be also selected by changing the processor mode bit with the program.
10V	Eva-chip mode	Eva-chip mode only.



CLOCK GENERATING CIRCUIT

The built-in clock generating circuits are shown in Figure 21

When the STP instruction is executed, the oscillation of internal clock ϕ is stopped in the "H" state.

Also, the prescaler X and timer X are loaded with FF_{16} and 01_{16} , respectively. The oscillator (dividing by 16) is then connected to the prescaler input. This connection is cleared when timer X overflows or the reset is in, as discussed in the timer section.

The oscillator is restarted when an interrupt is accepted. However, the internal clock ϕ keeps its "H" level until timer X overflows.

This is because the oscillator needs a set-up period if a ceramic or a quartz crystal oscillator is used.

When the WIT instruction is executed, the internal clock ϕ stops in the "H" level but the oscillator continues running. This wait state is cleared when an interrupt is accepted. Since the oscillation does not stop, the next instructions are executed at once.

To return from the stop or the wait status, the interrupt enable bit must be set to "1" before executing STP or WIT instruction. Especially, to return from the stop status, the timer X count stop bit (bit 5 of address 00FF₁₆) must be set to "0" before executing STP instruction.

The circuit example using a ceramic oscillator (or a quartz crystal oscillator) is shown in Figure 19.

The constant capacitance will differ depending on which oscillator is used, and should be set to the manufactures




Fig.19 External ceramic reasonator circuit




Fig.20 External clock input circuit

suggested value.

The example of external clock uasge is shown in Figure 20. X_{IN} is the input, and X_{OUT} is open.




Fig.21 Block diagram of clock generating circuit

M50753-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROGRAMMING NOTES

- (1) The frequency ratio of the timer and the prescaler is
- (2) Set a value other than "2" for the timer and the pre-
- (3) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (4) Reading the timer and prescaler must be avoided while the input to the prescaler is changing.
- (5) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (6) A NOP instruction must be used after the execution of a PLP instruction
- (7) Notes on serial I/O
- ① Set "0" in the serial I/O interrupt enable bit (bit 2 of address 00FE₁₆) before setting the serial I/O mode.
- ② Insert at least one instruction and set "0" in the serial I/ O interrupt request bit (bit 3 of address 00FE₁₆) after setting the serial I/O mode.
- 3 Set "1" in the serial I/O interrupt enable bit after the operation described in 2.
- (8) The timer X and prescaler X must be set "FF₁₆" immediately before the execution of a STP instruction.
- (9) Notes on A-D conversion
- ① Set "0" in the A-D interrupt enable bit (bit 4 of address 00FE₁₆) before setting A-D conversion.
- ② Insert at least one instruction and set "0" in the A-D interrupt request bit (bit 5 of address 00FE₁₆) after setting the A-D conversion.
- 3 Set "1" in the A-D interrupt enable bit after the operation described in (2).
- 4 Set "0" in bit 3 of the A-D control register (address 00F3₁₆) before using a STP instruction.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mark specification form
- (3) ROM data EPROM 3sets Write the following option on the mask ROM confirmation form
- · Port P0 pull-up transistor bit
- Port P1 pull-up transistor bit
- · Port P2 pull-up transistor bit
- Port P3 pull-up transistor bit
- Port P4 pull-up transistor bit

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		-0.3~7	V
Vı	Input voltage RESET, X _{IN}		-0.3~7	٧
Vı	Input voltage IN0~IN7		-0.3~V _{cc} +0.3	V
Vı	Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , CNTR INT ₁ , INT ₂ , CNV _{SS}	with respect to V _{SS} Output transistors are at "off" state	-0.3~13	V
Vo	Output voltage 2 ¢, X _{OUT} , ¢, RESET _{OUT}		-0.3~V _{cc} +0.3	٧
Vo	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , CNTR, PWM		-0.3~13	V
Pd	Power dissipation	T _a =25℃	1000(Note 1)	mW ·
Topr	Operating temperature		-10~70	°C
Tstg	Storage temperature		−40~125	°C

Note 1: 300mW for QFP types.

RECOMMENDED OPERATING CONDITIONS

 $(V_{CC}=5V\pm10\%, T_a=-10\sim70^{\circ}C, \text{ unless otherwise noted})$

Committee of	Down to		11-14		
Symbol	Parameter	Min.	Nom.	Max.	Unit
Vcc	Supply voltage	4.5	5	5.5	V
V _{ss}	Supply voltage		0		V
V _{IH}	"H" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , IN0~IN7 CNTR, INT ₁ , INT ₂ RESET, X _{IN} , CNV _{SS}	0.8V _{CC}		V _{cc}	V
VIL	"L" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , IN0~IN7 CNTR, INT ₁ , INT ₂ , CNV _{SS}	0	,	0.2V _{CC}	٧
VIL	"L" input voltage RESET	0		0.12V _{CC}	٧
V _{IL}	"L" input voltage X _{IN}	0		0.16V _{CC}	٧
f _(XIN)	Internal clock oscillating frequency			4	MHz

Note 2: "H" input voltage of ports P0, P1, P2, P3, P4, CNTR, $\overline{\text{INT}_1}$, and $\overline{\text{INT}_2}$ is available up to $\pm 12V$. (However, these ports are without pull-up transistor)

M50753-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS (V_{CC}=5V, V_{SS}=0V, T_a=25°C, f_(XN)=4MHz, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
V _{OH}	"H" output voltage φ, RESET _{OUT} , 2 φ	I _{OH} =-2.5mA	3			V
VoL	"L" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , CNTR, P4 ₀ ~P4 ₃ , PWM	I _{OL} =10mA			2	٧
VoL	"L" output voltage φ, RESET _{OUT} , 2 φ	I _{OL} =5mA			2	V.
$V_{T+}-V_{T-}$	Hysterisis P3 ₆	when used as CLK input	0.3		1	V
$V_{T+}-V_{T-}$	Hysterisis CNTR, INT ₁ , INT ₂		0.3		1	V
$V_{T+}-V_{T-}$	Hysterisis RESET			0.5	0.7	V
$V_{T+}-V_{T-}$	Hysterisis X _{IN}		0.1		0.5	V
IIL	"L" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , PWM	V _I =0V without pull-up tranpistor			-5	μА
I _{IL}	"L" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , PWM	V ₁ =0V with pull-up transistor	— 40	-70	-125	μA
IIL	"L" input current IN0~IN7	V ₁ =0V			-5	μА
l _{IL}	"L" input current CNTR, INT ₁ , INT ₂ , RESET, X _{IN}	V ₁ =0V			-5	μΑ
I _{IH}	"H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , PWM	V _I =12V without pull-up transistor		-	12	μΑ
I _{IH}	"H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , PWM	V _I =5V with pull-up transistor			5	μΑ
I _{IH}	"H" input current IN0~IN7	V _i =5V (when A-D not selection)	-		5	μА
l _{iH}	"H" input current CNTR, INT1, INT2, RESET, XIN	V ₁ =5V			5	μА
I _{IH}	"H" input current V _{REF}	V₁=5V			5	mA
Icc	Supply current	output pins are open, input and I/O pins are connected to Vss		3	6	mA
I _{ACC}	Supply current for A-D	during A-D conversion		2	4	mA

$\textbf{A-D} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (\textbf{V}_{cc} = \textbf{AV}_{cc} = 5 \textbf{V}, \, \textbf{V}_{SS} = \textbf{AV}_{SS} = 0 \textbf{V}, \, \textbf{T}_{a} = 25 \, \texttt{C}, \, \textbf{f}_{(\textbf{X}_{N})} = 4 \text{MHz, unless otherwise noted})$

Symbol	Parameter	Test conditions		Unit		
		rest conditions	Min.	Тур.	Max.	Unit
_	Resolution		_	_	8	Bits
_	Absolute accuracy	V _{CC} =AV _{CC} =V _{REF} =5. 12V	i		±3	LSB
R _{LADDER}	Ladder resistance value		1			kΩ
tconv	Conversion time				72	μs
VREF	Reference input voltage				V _{CC}	V
VIA	Analog input voltage				V _{REF}	V

M50753-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS Single-chip mode ($V_{cc}=5V\pm10\%$, $V_{ss}=0V$, $T_a=25$ °C, $f_{(X_{IN})}=4MHz$, unless otherwise noted)

0 6.1	D		Limits		Unit
Symbol	Parameter	Min.	Тур.	Max.	
tsu (POD-ø)	Port P0 input setup time	270			ns
tsu (P1D-ø)	Port P1 input setup time	270			ns
tsu (P2D-ø)	Port P2 input setup time	270			ns
t _{SU (P3D-ø)}	Port P3 input setup time	270			ns
tsu (P4D-ø)	Port P4 input setup time	270			ns
tsu (IND-ø)	Port IN input setup time	270			ns
th (#_POD)	Port P0 input hold time	20			'ns
th (øP1D)	Port P1 input hold time	20			ns
th (#—P2D)	Port P2 input hold time	20			. ns
th (0-P3D)	Port P3 input hold time	20			ns
th (ø-P4D)	Port P4 input hold time	20			ns
th (ø-IND)	Port IN input hold time	20	· -		ns
t _C	External clock input cycle time	250			ns
t _w	External clock input pulse width .	75			ns
t _r	External clock rising edge	**		25	ns
tf	External clock falling edge			25	ns

Memory expanding mode and eva-chip mode

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=25^{\circ}C, f_{(X_{IN})}=4MHz, unless otherwise noted)$

Sumb at	Parameter .		Unit		
Symbol	Parameter		Тур.	Max.	Unit
t _{SU} (POD-ø)	Port P0 input setup time	270			ns
t _{SU (P1D—ø)}	Port P1 input setup time	270			ns
tsu (P2D-ø)	Port P2 input setup time	270			ns
tsu (RDY-ø)	RDY input setup time	150			ns
th (ø—POD)	Port P0 input hold time	20			ns
th (#—P1D)	Port P1 input hold time	20			ns
th (ø_P2D)	Port P2 input hold time	20			ns
th (ø_RDY)	RDY input hold time	500			ns

$\begin{tabular}{ll} \textbf{Microprocessor} & \textbf{mode} \ (V_{CC}=5V\pm10\%, \ V_{SS}=0V, \ T_{R}=25^{\circ}C, \ f_{(X_{IN})}=4MHz, \ unless \ otherwise \ noted) \end{tabular}$

Symbol	Parameter		Limits			
Symbol	raidilletei	Min. Typ. Max			Unit	
t _{SU} (P2D-ø)	Port P2 input setup time	270			ns	
tsu (RDY-#)	RDY input setup time	150			ns	
t _{h (ø—P2D)}	Port P2 input hold time	20			ns	
th (ø_RDY)	RDY input hold time	500			ns	

Cumbal	Parameter	Test conditions		Unit		
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
td(ø-POQ)	Port P0 data output delay time			_	230	ns
t _{d(∳-P1Q)}	Port P1 data output delay time	·			230	ns
t _{d(φ−P2Q)}	Port P2 data output delay time	Fig.22			230	ns
t _{d(\$\phi - P3Q)}	Port P3 data output delay time				230	ns
t _{d(ø-P4Q)}	Port P4 data output delay time				230	ns

Memory expanding mode and eva-chip mode

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=25^{\circ}C, f_{(X_{IN})}=4MHz, unless otherwise noted)$

Comple ed	Parameter	Took and distant		Unit		
Symbol	Parameter .	Test conditions	Min.	Тур.	Max.	Unit
td(ø-POA)	Port P0 address output delay time				250	ns
t _{d(≠-POAF)}	Port P0 address output delay time				250	ns
td(ø-POQ)	Port P0 data output delay time				200	ns
td(ø-POQF)	Port P0 data output delay time				200	ns
td(ø-PIA)	Port P1 address output delay time				250	ns
td(ø-PIAF)	Port P1 address output delay time			1	250	ns
td(ø-P1Q)	Port P1 data output delay time	,			200	ns
t _{d(ø−P1QF)}	Port P1 data output delay time				200	ns
td(ø-P2Q)	Port P2 data output delay time	F1 - 22			300	ns
td(ø-P2QF)	Port P2 data output delay time	Fig.22			300	ns
t _{d(ø−R/W)}	R/W signal output delay time				250	ns
t _{d(ø−R/WF)}	R/W signal output delay time				250	ns
t _{d(≠-P30Q)}	Port P3 ₀ data output delay time				200	ns
td(ø-P30QF)	Port P3 ₀ data output delay time	•			200	ns
t _{d(ø-sync)}	SYNC signal output delay time				250	ns
td(ø-synce)	SYNC signal output delay time				250	ns
t _{d(\$-P31Q)}	Port P3 ₁ data output delay time				200	ns
t _{d(ø−P31QF)}	Port P3 ₁ data output delay time				200	ns


*Microprocessor mode (V_{cc}=5V±10%, V_{ss}=0V, T_a=25°C, f_(X_{IN})=4MHz, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit			
Syllibol	Parameter	Test conditions	Min.	Тур.	Max.	Offic	
td(ø-POA)	Port P0 address output delay time				250	ns	
t _{d(ø-P1A)}	Port P1 address output delay time				250	ns	
t _{d(≠-P2Q)}	Port P2 data output delay time	Fig.22			300	ns	
t _{d(≠−P2QF)}	Port P2 data output delay time	Fig.22			300	ns	
td(ø-R/W)	R/W signal output delay time				250	ns	
td(ø-sync)	SYNC signal output delay time				250	ns	

2 ϕ **PIN AC CHARACTERISTICS** (V_{cc}=5.0V, V_{ss}=0V, f_(X_{IN})=4MHz, T_a=25°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			11-14
	Parameter	rest conditions	Min.	Тур.	Max.	Unit
t _C	Clock output cycle time			500		ns
t _W	Clock output pulse width	Fi= 22	150			ns
t _r	Clock rising time	Fig.23			75	ns
tf	Clock falling time				50	ns

Timing diagram of 2ϕ






Fig.22 Ports P0~P4 test circuit






Fig.23 2ϕ test circuit

TIMING DIAGRAMS


In single-chip mode



In memory expanding and eva-chip mode



In microprocessor mode



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M50754-XXXSP, M50954-XXXSP and the M50955-XXXSP are single-chip microcomputers designed with CMOS silicon gate technology. All are housed in a 64-pin shrink plastic molded DIP (flat package type also available). These single-chip microcomputers are useful for business equipment and other consumer applications.

In addition to their simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

The differences among the M50754-XXXSP, M50954-XXXSP and the M50955-XXXSP are noted below. The following explanations apply to the M50754-XXXSP. Specification variations for other chips are noted accordingly.

Type name	ROM size	RAM size
M50754-XXXSP	6144bytes	160bytes
M50954-XXXSP	8192bytes	192bytes
M50955-XXXSP	10240bytes	192bytes

The differences between the M50754-XXXSP and the M50754-XXXFP are the package outline and power dissipation ability (absolute maximum ratings). And the differences between the M50754-XXXFP and the M50754-XXXGP are only the package outline.


DISTINCTIVE FEATURES

- Number of basic instructions 69
 Memory size ROM 6144 bytes (M50754-XXXSP) 8192 bytes (M50954-XXXSP) 10240 bytes (M50955-XXXSP) RAM 600 bytes (M50954-XXXSP) 192 bytes (M50954-XXXSP) M50955-XXXSP)
- Instruction execution time
 - 1.9 µs (minimum instructions, at 4.2MHz frequency)
- Single power supply $4.0\sim5.5V(at_1f(X_{IN})=4.2MHz)$ $3.0\sim5.5V(below f(X_{IN})=1.0MHz)$
- Power dissipation
 - normal operation mode, at 4MHz frequency ······ 15mW low speed operation mode,
- at 32kHz frequency for clock function ······ 0.3mW
- Subroutine nesting ··· 80 levels (max.) (M50754-XXXSP)
 96 levels (max.) (M50954-XXXSP.

M50955-XXXSP)

- High-voltage output ports

6-bit×2




- Two clock generator circuits (One is for main clock, the other is for clock function)
- Generating function for clock input of EAROM

APPLICATION

Office automation equipment VCR, Tuner, Audio-visual equipment





095 SP P

S

INGLE-CHIP

8-BIT

CMOS

MICROCOMPUTE



Clock generating

circuit

8-bit Arithemetic

and logic

P0(8)

-665564555555569

Address bus



register PS (8

Data Bus Program Program RAM counter counter PC_L(8)

ROM PCH(8) 6144byte 160bytes (Note 2) (Note 1)

Processor Index Index Accumulator status register A(8)

Stack pointer register S(8) X(8) Y(8)

SRDY

SI/O(8)

 S_{IN} Sout CLK P3(8) P2(8)

I/O port P2

I/O port P3

Output port P4

P4(8)

INT2 INT1

40392524373333334 Output and input port (a part of high-voltage port)

P5(8)

Timer count source selection circuit

Timer 2 T2(8)

Timer 3 T3(8)

Timer 1 T1(8)

Timer

output

switching

circuit

Instruction

register

(8)

Instruction decoder

Control signal

PWM circuit

PWM1

P6(6)

I/O port P6

High-voltage output port P0 High-voltage output port P1 Note 1: M50954-XXXSP and M50955-XXXSP have 192-byte RAM.

P1(8)

-4847464544434241)-

2: M50954-XXXSP has 8192-byte ROM. M50955-XXXSP has 10240-byte ROM.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M50754-XXXSP

Parameter			Functions			
Number of basic instructions			69			
Instruction execution time			1.9µs (minimum instructions, at 4.2MHz frequency)			
Clock frequency			4. 2MHz			
	ROM		6144bytes (8192bytes for M50954-XXXSP, 10240 bytes for M50955-XXXS			
Memory size	RAM		160bytes (192bytes for M50954-XXXSP and M50955-XXXSP)			
	P0, P1, P4	Output	8-bit×3 (High voltage P-channel open drain; V _{CC} -38V)			
,	P2, P3	1/0	8-bit×2 (P3 can partially be used as both serial I/O and normal I/O.)			
11/0-11	P5 ₀ , P5 ₁	. Output	2-Bit×1 (High voltage P-channel open drain; V _{CC} -38V)			
Input/Output ports	P5 ₂ , P5 ₃	Input	2-bit×1 (Can be used as an input for either INT ₂ or INT ₁ .)			
	P54~P57	Input	4-bit×1			
	P6	1/0	6-bit×1 (Can be used as T ₁ output or PWM output.)			
Serial I/O			8-bit×1			
Timers		, '	8-bit timer×3 (×2, when used as serial input/output)			
Subroutine nesting			80levels (max) (96 levels for M50954-XXXSP and M50955-XXXSP)			
I-4			Two external interrupts, three internal timer interrupts			
Interrupt			(or timerX2, serial input/outputX1)			
Clock generating circuit			Two built-in circuits (externally connected ceramic or quartz crystal oscillator)			
Constructions	at f(X _{IN})=4.2MHz		4.0~5.5V			
Supply voltage	below f(X _{IN})=1.0MHz		3.0~5.5V			
	at high-speed operation		15mW (clock frequency X _{IN} =4kHz)			
Power dissipation	at low-speed operation		0.3mW (clock frequency X _{CIN} =32kHz)			
	at stop mode		5μA (when clock is stopped)			
	Input/Output voltage		12V (Input/Output P2, P3, P5 ₂ ~P5 ₇)			
			V _{CC} -38V (P0, P1, P4, P5 ₀ , P5 ₁)			
land (Outro) to the seast a sint			-0.3V~V _{cc} +0.3V (Input/Output P6)			
Input/Output characteristics	Output current		10mA (P2, P3 : Nch open drain)			
			-18mA (P0, P1 : high voltage P-ch open drain)			
			-12mA (P4, P5 ₀ , P5 ₁ : high voltage P-ch open drain)			
•			0.5~-0.5mA (P6 : CMOS tri-states)			
Memory expansion			Possibe			
Operating temperature range			-10~70℃			
Device structure			CMOS silicon gate process			
	M50754-XXXSP/M50954-XXXSP/M50955-XXXSP		64-pin shrink plastic molded DIP			
Package	M50754-XXXFP/M50954-XXXFP/M50955-XXXFP		72-pin plastic molded QFP			
	M50754-XXXGP/M50954-XXXGP/M50955-XXXGP		64-pin plastic molded QFP			

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions	
V _{CC} V _{SS}	Supply voltage	,	Power supply inputs 4.0~5.5V at $f(X_{IN}) = 4.2 MHz$ and 3.0~5.5V below $f(X_{IN}) = 1.0 MHz$ to V_{CC} , and 0V to V_{SS} .	
CNV _{ss}	CNV _{SS}		This is usually connected to V _{SS} .	
V _P	Pull-down voltage	Input	This is the input voltage pin for the pull-down transistor of ports P0, P1, P4, P5 ₀ and P5 ₁ .	
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 2μ s (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.	
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock source should be connected the X _{IN} pin and the X _{OUT} pin should be left open.	
φ	Timing output	Output	This is the timing output pin.	
X _{CIN}	Clock input for clock function	Input	This is the I/O pins of the clock generating circuit for the clock function. To control generating frequency an external ceramic or a quartz crystal oscillator is connected between the X _{CIN} and X _{COUT} pins. If an external clock is used, the clock source should be connected to the X _{CIN} pin and the X _{COUT} pin should be loopen. This clock can be used as the program controlled system clock.	
Хсоит	Clock output for clock function	Output		
P0 ₀ ∼P0 ₇	Output port P0	Output	Port P0 is an 8-bit output port. Output structure is high-voltage P-channel open drain. A pull-down transistor is built in between the V _P pin and this port. At reset, this port is set to a "L" level.	
P1 ₀ ~P1 ₇	Output port P1	Output	Port P1 is an 8-bit output port and has basically the same functions as port P0.	
P2 ₀ ∼P2 ₇	I/O port P2	. 1/0	Port P2 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open drain.	
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P2. When serial I/O is used, P3 ₇ P3 ₆ , P3 ₅ , and P3 ₄ work as \$\overline{S}_{RDY}\$, CLK, S _{OUT} , and S _{IN} pins, respectively.	
P4 ₀ ~P4 ₇	Output port P4	Output	Port P4 is an 8-bit output port and has basically the same functions as port P0.	
P5 ₀ , P5 ₁	Output port P5	Output	Bit 0 and 1 of port P5 are 2-bit output port and has basically the same functions as port P0.	
P5 ₂ /INT ₂ P5 ₃ /INT ₁	Input port P5	Input	Bit 2 and 3 of port P5 are 2-bit input port and are in common with interrupt inputs.	
P5₄~P5 ₇		Input	Bit 4~7 of port P5 are 4-bit input port.	
P6 ₀ ~P6 ₇	I/O port P6	1/0	Port P6 is a 6-bit I/O port with directional registers allowing each I/O bit to be individually programmed a input or output. The output structure is CMOS tri-state output. P6 ₀ , P6 ₁ , P6 ₂ , P6 ₃ can be programmed to function as timer output pin (T), PWM output pins (PWM ₁ , PWM ₂ , and PWM ₃), respectively.	



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

MEMORY

A memory map for the M50754-XXXSP is shown in Figure 1. Addresses E800₁₆ to FFFF₁₆ are assigned to the built-in ROM area which consists of 6144 bytes.

Addresses $E000_{16}$ to $FFFF_{16}$ are the ROM address area assigned to the M50954-XXXSP.

Addresses D800₁₆ to FFFF₁₆ are the ROM address area assigned to the M50955-XXXSP

Addresses FF00₁₆ to FFFF₁₆ are a special address area (special page). By using the special page addressing mode of the JSR instruction, subroutines addressed on this page can be called with only 2 bytes. Addresses FFF4₁₆ to

FFFF₁₆ are vector addresses used for the reset and interrupts (see interrupt chapter). Addresses 0000₁₆ to 00FF₁₆ are the zero page address area. By using the zero page addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required. The RAM, I/O port, timer, etc., are assigned to this area.

Addresses 0000_{16} to $009F_{16}$ are assigned to the built-in RAM and consist of 160 bytes of static RAM. Addresses 0000_{16} to $00BF_{16}$ are the RAM address area assigned to the M50954-XXXSP and M50955-XXXSP. In addition to data storage, this RAM is used for the stack during subroutine calls and interrupts.




Fig.1 Memory map

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 2.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the microcomputer. Data operations such as data transfer, Input/Output, etc., are executed mainly through accumulator.

INDEX REGISTER Y (Y)

The index register Y is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register Y specifies the real address.

INDEX REGISTER X (X)

The index register X is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register X, specifies the real address. When the T flag in the processor status register is set to "1", the index register X itself becomes the address for the second OPERAND.




Fig.2 Register structure

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

STACK POINTER (S)

The stack pointer (S) is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subroutine calls. The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

The contents of the stack pointer is XX_{16} , the stack address is set to $00XX_{16}$. When using this microcomputer in the single-chip mode, the stack pointer should be set at the bottom address of the internal RAM.

When an interrupt occurs, the higher 8 bits of the program counter are pushed into the stack first, and then the lower 8 bits of the program counter are pushed into the stack. After each byte is pushed into the stack, the stack pointer is decremented by one. Next, the contents of the processor status register are pushed into the stack. When the return from interrupt instruction (RTI) is executed, the program counter are processor status register data is pulled off the stack in reverse order from above.

The accumulator is never pushed into the stack automatically. A Push Accumulator instruction (PHA) is provided to execute this function. Restoring the accumulator to its previous value is accomplished by the Pull Accumulator instruction (PLA). It is executed in reverse order of the PHA instruction.

The contents of the Processor Status Register (PS) are pushed (pulled) to (from) the stack with the PHP and PLP instructions, respectively. Only the program counter is pushed into the stack during a subroutine call. Therefore, any registers that should not be destroyed should be pushed into the stack manually. The RTS instruction is used to return from a subroutine.

PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L . The program counter is used to indicate the address of the next instruction to be executed.

PROCESSOR STATUS REGISTER (PS)

The processor status register is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flag (C), Zero flag (Z), Overflow flag (V) or the Negative flag (N). Each bit of the register is explained below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic and Logical operation Unit (ALU) immediately after an operation. It also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting and clearing this flag.

2. Zero flag (Z)

This flag is used to indicate if the immediate operation generated a zero result or not. If the result is zero, the zero flag will be set to "1". If the result is not zero, the zero flag will be set to "0".

3. Interrupt disable flag (I)

This flag is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is set to "0", the operations are executed in binary. Decimal correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

When the BRK instruction is executed, the same operations are performed as in an interrupt. The address of the interrupt vector of the BRK instruction is the same as that of the lowest priority interrupt. The contents of the B flag can be checked to determine which condition caused the interrupt. If the BRK instruction caused the interrupt, the break flag will be "1", otherwise it will be "0".

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i.e., operation results between memories 1 and 2 are stored in the accumulator). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the index X mode flag, respectively.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a signed binary number. When the result exceeds +127 or -128, the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the overflow flag. The overflow flag is reset by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is set to "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the negative flag. There are no instructions for directly setting or resetting the negative flag.

Table 1 Interrupt vector address and priority

Interrupt	Priority	Vector address
RESET	1	FFFF ₁₆ , FFFE ₁₆
INT ₁	2	FFFD ₁₆ , FFFC ₁₆
Timer 3	3	FFFB ₁₆ , FFFA ₁₆
Timer 2	4	FFF9 ₁₆ , FFF8 ₁₆
Timer 1 or serial I/O	5	FFF7 ₁₆ , FFF6 ₁₆
INT ₂ (BRK)	6	FFF516 FFF416

INTERRUPT

The M50754-XXXSP can be interrupted from seven souces; INT_1 , timer 3, timer 2, timer 1/serial I/O, or INT_2/BRK instruction

The value of bit 2 of the serial I/O mode register (address $00F6_{16}$) determine whether the interrupt is from timer 1 or from serial I/O. When bit 2 is "0" the interrupt is from timer 1, and when bit 2 is "1" the interrupt is from serial I/O. Also, when the bit 2 is "1", parts of port P3 are used for serial I/O. These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same functions as the interrupts.

When an interrupt is accepted, the contents of certain registers are pushed into specified locations, (as discussed in the stack pointer section) the interrupt disable flag I is set, the program jumps to the address specified by the interrupt vector, and the interrupt request bit is cleared automatically. The reset interrupt is the highest priority interrupt and can never be inhibited. Except for the reset interrupt, all interrupt are inhibited when the interrupt disable flag I is set to "1". All of the other interrupts can further be controlled individually via the interrupt control register shown in Figure 3. An interrupt is accepted when the interrupt enable bit and the interrupt request bit are both "1" and the interrupt disable flag is "0".




Fig.3 Interrupt control

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

The interrupt request bits are set when the following conditions occur:

- (1) When the level of pins INT₁ and INT₂ change.
- (2) When the contents of timer 3, timer 2, timer 1 (or the serial I/O counter) go to "0"

These request bits can be reset by the program but can not be set by the progream. However, the interrupt enable bit can be set and reset by the program.

The change in level at which the INT pins generate a interrupt varies according to the content of bits 4 and 5 of the PWM output mode register (address $00F5_{16}$). When these bits are "0", the interrupt request is generated when INT changes from high-level to low-level. When these bits are "1", the interrupt request is generated when INT changes from low-level to high-level. Bits 4 (PM₄) and 5 (PM₅) correspond to INT₁ and INT₂ respectively.

Since the BRK instruction and the INT₂ interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if INT₂ generated the interrupt.

TIMER

The M50754-XXXSP has three timers; timer 1, timer 2, and timer 3. Since P3 (in serial I/O mode) and timer 1 use some of the same architecture, they cannot be used at the same time (see serial I/O section). The count source for each timer can be selected by using bit 2, 3 and 4 of the timer control register (address $00FF_{16}$), as shown in Figure 5.

A block diagram of timer 1 through 3 is shown in Figure 4. All of the timers are down count timers and have 8-bit latchs. When a timer counter reaches "0", the contents of the reload latch are loaded into the timer at the next clock pulse. The division ratio of the timers is 1/(n+1), where n is the contents of the timer latch.

The timer interrupt request bit is set to "1" at the next clock pulse after the timer reaches zero. The interrupt and timer control registers are located at addresses $00FE_{16}$ and $00FF_{16}$, respectively (see interrupt section). The starting/stopping of timer 2 can be controlled by bit 5 of the timer control register. If bit 5 (address $00FF_{16}$) is "0", the timer starts counting and when bit 5 is "1", the timer stops.

When the STP instruction is executed, or after reset, the timer 2 and timer 3 latch are set to FF₁₆ and 07₁₆, respectivery.

After a STP instruction is executed, timer 2, timer 3, and the clock (ϕ divided by 4) are connected in series (regardless of the status of bit 2 through 4 of the timer control register). This state is canceled if the timer 3 interrupt request bit is set to "1", or if the system is reset. Before the STP instruction is executed, bit 5 of the timer control register (timer 2 count stop bit) and bit 4 of the interrupt control register (timer 2 interrupt enable bit) must be set to "0". For more details on the STP instruction, refer to the oscillation circuit section.




Fig.4 Structure of timer control register




Fig.5 Block diagram of timer 1, timer 2, timer 3

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O

A block diagram of the serial I/O is shown in Figure 6. In the serial I/O mode the receive raady signal $(\overline{S_{RDY}})$, synchronous input /output clock (CLK), and the serial I/O pins (S_{OUT} , S_{IN}) are used as P3₇, P3₆, P3₅, and P3₄, respectively. The serial I/O mode register (address 00F6₁₆) is 8-bit register. Bits 1 and 0 of this register is used to select a synchronous clock source.

When these bits are (00) or (01), an external clock from P3₆ is selected. When these bits are (10), the overflow signal from timer 1, divided by two, becomes the synchronous clock. Therefore, changing the timer period will change the transfer speed. When the bits are (11), timing ϕ divided by 4, becomes the clock.

Bit 2 and 3 decide whether parts of P3 will be used as a serial I/O or not. When bit 2 is a "1", P3 $_6$ becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from P3 $_6$. If an external synchronous clock is selected, the clock is input to P3 $_6$ and P3 $_5$ will be a serial output and P3 $_4$ will be a serial input. To use P3 $_4$ as a serial input, set the directional register bit which corresponds to P3 $_4$ to "0". For more information on the directional register, refer to the I/O pin section.

To use the serial I/O, bit 2 needs to be set to "1", if it is "0" P3₆ will function as a normal I/O. Interrupts will be generated from the serial I/O counter instead of timer 1. Bit 3 determines if P3₇ is used as an output pin for the receive data ready signal (bit 3=1, \$\overline{S}_{BDY}\$) or used as normal I/O pin




Fig.6 Block diagram of serial I/O

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(bit 3=0). The serial I/O function is discussed below. The function of the serial I/O differs depending on the clock source; external clock or internal clock.

Internal clock—The \overline{S}_{RDY} signal becomes "H" during transmission or while dummy data is stored in the serial I/O register (address $00F7_{16}$). After the falling edge of the write signal, the \overline{S}_{RDY} signal becomes low signaling that the M50754-XXXSP is ready to receive the external serial data. The \overline{S}_{RDY} signal goes "H" at the next falling edge of the transfer clock. The serial I/O counter is set to 7 when data is stored in the serial I/O register. At each falling edge of the transfer clock, serial data is output to P3₅. During the rising edge of this clock, data can be input from P3₄ and

the data in the serial I/O register will be shifted 1 bit.

Data is output starting with the LSB. After the transfer clock has counted 8 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interror request bit will be set.

External clock—If an external clock is used, the interrupt request will be sent after the transfer clock has counted 8 times but transfer clock will not stop.

Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 250kHz at a duty cycle of 50%. The timing diagram is shown in Figure 7. An example of communication between two M50754-XXXSPs is shown in Figure 8.




Fig.7 Serial I/O timing




Fig.8 Example of serial I/O connection

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PWM OUTPUT CIRCUIT

(1) Introduction

The M50754-XXXSP is equipped with one 14-bit and two 6-bit PWMs. The 14-bit resolution gives PWM1 the minimum resolution bit width of 500ns (for X_{IN} =4MHz) and a repeat period of 8192 μ s. PWM2 and PWM3 have a 6-bit resolution with minimum resolution bit width of 16 μ s and repeat period of 1024 μ s.

Block diagram of the PWM is shown in Figure 9. The PWM timing generator section applies individual control signals to PWM $1\sim3$, using clock input X_{IN} divided by 2 as a reference signal.

(2) Data setting

The output pins PWM1, PWM2 and PWM3 are in common with pins P6₁, P6₂ and P6₃ of port P6 (i.e. for PWM output, PM1 ~PM3 of the PWM control register and the P6 directional register D6₁ ~D6₃ should be set). When PWM1 is used for output, first set the higher 8-bit of the PWM1-H register (address 00F0₁₆), then the lower 6-bit of the PWM1-L register (address 00F1₁₆). When either PWM2 or PWM3 is used for output, set the 6-bit in the PWM2 (address 00F2₁₆) or PWM3 (address 00F3₁₆) register, respectively. Note that the higher 2 bits of these 8-bit registers are ignored when used 6-bit register.

(3) Transferring data from registers to latches

The data written to the PWM registers is transferred to the PWM latches at the repetition of the PWM period. The signals output to the PWM pins correspond to the contents of these latches. When data at addresses $00F0_{16}\sim00F3_{16}$ is read, data in these latches has already been read allowing the data output by the PWM to be confirmed. When the 6-bit latch is being read, the upper 2 bits of the register becomes undefined. However, bit 7 of the PWM1-L register indicated the completion of the data transfer from the PWM1 register to the PWM1 latch. If bit 7 is "0", the transfer has been completed, if bit 7 is "1", the transfer has not yet begun.

(4) Operation of the 6-bit PWMs

The timing diagram of the two 6-bit PWMs (PWM2 and PWM3) is shown in Figure 10. One period (T) is composed of 64 (2⁶) segments.

There are six different pulse types configured from bits $0\sim 5$ representing the significance of each bit. These are output within one period in the circuit internal section. Refer to Figure 10(a).

Six different pulses can be output from the PWM. These can be selected by bits 0 through 5. Depending on the content of the 6-bit PWM latch, pulses from 5~0

is selected. The PWM output is the difference of the sum of each of these pulses. Several examples are shown in Figure 10(b). Changes in the contents of the PWM latch allows the selection of 64 lengths of high-level area outputs varying from 0/64 to 63/64. An length of entirely high-level output cannot be output, i.e. 64/64.

(5) 14-bit PWM operation

The timing diagram of the 14-bit PWM1 is shown in Figure 11. The 14-bit PWM divides the data within the PWM latch into the lower 6 bits and higher 8 bits.

A high-level area within a length N times τ is output every short area of t=256 τ =128 μ s as determined by data N of the higher 8 bits. (Refer to PWM output ②) in the lower part of Figure 11.)

Thus, the time for the high-level area is equal to the time set by the lower 8 bits or that plus τ . As a result, the short-area period $t (= 128\mu s, approx. 7.8kHz)$ becomes an approximately repetitive period.

(6) Output after reset

At reset the output of port P6 is in the high impedance state and the contents of the PWM register and latch are undefined. Note that after setting the PWM register, its data is transferred to the latch.

Table 2 Relation between the 6 lower-order bits of data and the space set by the ADD bit

6 lower-order bits of data	Area longer by τ than that of other $t_m(m = 0 \sim 63)$
0 0 0 0 0 LSB	Nothing
000001	m=32
000010	m=16, 48
000100	m= 8, 24, 40, 56
001000	m= 4, 12, 20, 28, 36, 42, 50, 58
010000	m = 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62
100000	m=1,3,5,7,57,59,61,63




Fig.9 Bloock diagram of the PWM circuit




Fig.10 6-bit PWM timing diagram




Fig.11 14-bit PWM timing diagram




Fig.12 Structure of PWM output mode register




Fig.13 Structure of serial I/O mode register




Fig.14 P6₀/T switching timing diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PORT P6₀/TIMER 1 OUTPUT

Bit 0 of port P6 outputs 1/2 the frequency of timer 1 when $00F6_{16}$ bit 4 of the serial I/O mode register (address $00F6_{16}$) is changed. The output switching can be accomplished with either of two procedures, synchronous mode or asynchronous mode, depending on the setting of bit 5 (SM₅) of the serial I/O mode register.

When SM_5 is set to "0" the synchronous mode is set. In such a case, after SM_4 has been changed, synchronization is set to the 1/2 frequency of timer 1 and switching between the port latch and timer takes place. It is possible to ascertain whether switching actually occurred by reading the value of bit 6 (PM_6) of the PWM output mode register.

From the time that the contents of SM_4 was changed to the point where switching completes, the contents of neither SM_4 nor $P6_0$ may be changed. Use of the synchronous mode prevents the generation of a pulse shorter than the timer output during swiching. Figure 14 (a) gives an example of timing in the synchronous mode. Use of the synchronous mode allows generation of an EAROM clock input signal through the use of a simple program.

When ${\rm SM_5}$ is set to "1", the asynchronous mode is set. In this case, the output switching occurs directly after ${\rm SM_4}$ has been changed. Figure 14 (b) gives an example of timing in the asynchronous mode.




Fig.15 Timing diagram at reset

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

The M50754-XXXSP is reset according to the sequence shown in Figure 15. It starts the program from the address formed by using the content of address FFFF₁₆ as the high order address and the content of the address FFFF₁₆ as the low order address when the RESET pin is held at "L" level for more than 2µs while the power voltage is in the recom-

mended operating condition and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 16. An example of the reset circuit is shown in Figure 17. When the power on reset is used, the RESET pin must be held "L" until the oscillation of $X_{\text{IN-}}X_{\text{OUT}}$ becomes stable.




Fig.16 Internal state of the microcomputer at reset




Fig.17 Example of reset circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

(1) Port P0

Port P0 is an 8-bit output port with high-breakdown voltage p-channel open-drain outputs featuring a breakdown voltage of $V_{\rm CC}$ -36V. Each pin contains a pull-down resistor making $V_{\rm P}$ a negative power source. As shown in the memory map in Figure 1, port P0 is used on the zero page at address $00E0_{16}$ in memory.

Depending on the content of the processor mode bit (bits 0 and 1 of address $00FF_{16}$), four modes can be selected, single-chip mode, memory expanding mode, microprocessor mode, memory expanding mode, microprocessor mode, and eva-chip mode. Modes other than the single-chip mode also have functions as address output pins besides their original functions. For details, refer to the section on the processor mode.

(2) Port P1

Port P1 has the same functions as port P0 in the singlechip mode. In modes other than the single-chip mode, functions vary slightly. For details, see the section on the processor mode.

(3) Port P2

Port P2 is an 8-bit I/O port with N-channel open drain outputs As shown in Figure 1, port P2 is used at address $00E4_{16}$ in the memory.

Port P2 has a data direction register (address $00E5_{16}$ on zero page) and programming can be undertaken for an individual bit to use the port for input or output. The pins where the data direction register is programmed to "1" are for output and those where the register is programmed to "0" are for input.

The data written into the pin programmed as an output pin are written into the port latch and supplied directly to the output pin. When reading the data from a pin programmed as an output pin, it is not the output pin contents which are read but the port latch contents. Consequently, since an LED or other similar part is driven directly, the value output previously can be read correctly even if the low-level output voltage goes high. The pin programmed as an input pin remains floating, so external signals can be read. When data is written, it is written into the port latch only and the pin remains floating.

This port has the same functions as port P0 except for the single-chip mode. For details, see the section on the processor mode.

(4) Port P3

Apart from the fact that part of the pins are also used as serial input/output pins, its functions are the same as those of port P2 in the single-chip mode. This port has the same functions as port P0 except in the single-chip mode. For details, see the section on the processor mode.

(5) Port P4

Port P4 has the same functions as port P0 in the singlechip mode. The functions of this port do not change regardless of though the processor mode.

(6) Port P5

Bits 0 and 1 of port P5 have the same functions as port P4.

Bits 2 and 3 are exclusively used as inputs for mutual use as interrupt inputs. These pins feature hysteresis characteristics. These pins can also be used for fetching inputs even when being used as interrupt inputs.

The interrupt request bits (bit 7 and 1 of address $00FE_{16} = INT_1$ and INT_2 , respectively) are set to "1" when the inputs of ports $P5_3$ (INT_1) and $P5_2$ (INT_2) change. Depending on the contents of bits 4 and 5 of the PWM output mode register PM (address $00F5_{16}$), either a raising-edge interrupt or a falling-edge interrupt may be selected as the interrupt source. (Refer to Figure 12.)

Since interrupt input and normal input ports are used together in the M50754-XXXSP, unwanted noise may mistakenly cause interrupts. This problem can be overcome by programming.

When changing either bit 4 (PM₄) or bit 5 (PM₅) of the PWM output mode register, it is necessary for the interrupt request enable bit (either bit 6 or 0 of address 00FE₁₆) to be set to the interrupt disable condition ("0"). If this is not done, an interrupt will be generated when either PM₄ or PM₅ is changed.

Bits 4 through 7 of port P5 is a 4-bit input port.

(7) Port P6

Port P6 is a 6-bit I/O port having the same functions as Port P2. The output is CMOS three-state. Bit 0 is used in common with the timer output. Bits $1\sim3$ are used in common with PWMs $1\sim3$.

The functions of this port do not change, being the same as in the single-chip mode, even though the processor mode may change.

A block diagram of ports P0 through P6 are shown in Figure 18.

(8) Clock ø output pin

The clock frequency, divided by four, is output (X_{IN}) . However, in the low-speed mode 1/2 the clock frequency for timer (X_{CIN}) is output.






Fig.18 Block diagram of port P0 \sim P6 (single-chip mode) and output format of ϕ

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROCESSOR MODE

By changing the contents of the processor mode bit (bit 0 and 1 at address 00FF₁₆), four different operation modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and evaluation chip (evachip) mode. In the memory expanding mode, microprocessor mode and eva-chip mode, ports P0 \sim P3 can be used as multiplexed I/O for address, data and control signals, as well as the normal functions of the I/O ports.

Figure 20 shows the functions of ports P0~P3.

The memory map for the single-chip mode is illustrated in Figure 1 and for other modes, in Figure 19.

By connecting CNV_{SS} to V_{SS} , all four modes can be selected through software by changing the processor mode bits. Connecting CNV_{SS} to V_{CC} automatically forces the microcomputer into microprocessor mode. Supplying 10V to CNV_{SS} places the microcomputer in the eva-chip mode. The four different modes are explained as follows:




Fig.19 External memory area in processor mode

(1) Single-chip mode [00]

The microcomputer will automatically be in the single-chip mode when started from reset, if CNV_{SS} is connected to V_{SS} . Ports $\text{P0} \sim \text{P3}$ will work as original I/O ports.

(2) Memory expanding mode [01]

The microcomputer will be placed in the memory expanding mode when CNV_{SS} is connected to V_{SS} and the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient.

The lower 8 bits of address data for port P0 is output when ϕ goes to "H" state. When ϕ goes to the "L" state. P0 retains its original I/O functions.

Port P1's higher 8 bits of address data are output when ϕ goes to "H" state and as it changes back to the "L" state it retains its original I/O functions. Port P2 retains its original output functions while ϕ is at the "H" state, and works as a data bus of $D_7 \sim D_0$ (including instruction code) while at the "L" state. Pins P3₁ and P3₀ output the SYNC and R/ \overline{W} control signals, respectively while ϕ is in the "H" state. When in the "L" state, P3₁ and P3₀ retain their original I/O function.

The R/W output is used to read/write from/to the outside. When this pin is in the "H" state, the CPU reads data, and when in the "L" state, the CPU writes data. The SYNC is a synchronous signal which goes to the "H" state when it fetches the OP CODE.

(3) Microprocessor mode [10]

After connecting CNV_{SS} to V_{CC} and initiating a reset, the microcomputer will automatically default to this mode.

In this mode, port P0 and P1 are used as the system address bus and the original function of the I/O pins is lost. Port P2 becomes the data bus $(D_7{\sim}D_0)$ and loses its normal I/O functions. Port P3 $_1$ and P3 $_0$ become the SYNC and R/\overline{W} pins, respectively and the normal I/O functions are lost.

(4) Eva-chip mode [11]

When 10V is supplied to CNV_{SS} pin, the microcomputer is forced into the eva-chip mode. The main purpose of this mode is to evaluate ROM programs prior to masking them into the microcomputer's internal ROM. In this mode, the internal ROM is inhibited so the ex-

In this mode, the internal ROM is inhibited so the external memory is requierd.

This mode has almost the same function as the memory expanding mode except that it needs to attach all program memories to the outside.

The relationship between the input level of CNV_{SS} and the processor mode is shown in Table 2.




Fig.20 Processor mode and functions of ports P0~P3

Table 3 Relationship between CNV_{SS} pin input level and processor mode

CNVss	Mode	Explanation
Vss	Single-chip mode	The single-chip mode is set by the reset.
	Memory expanding mode	All modes can be selected by changing the processor mode bit with the program.
	Eva-chip mode	
	Microprocessor mode	
Vcc	Eva-chip mode	The microprocessor mode is set by the reset.
	Microprocessor mode	Eva-chip mode can be also selected by changing the processor mode bit with the program.
10V	Eva-chip mode	Eva-chip mode only.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATING CIRCUIT

The M50754-XXXSP has two internal clock generating circuit. Figure 23 shows a block diagram of the clock generating circuit. Normally, the frequency applied to the clock input pin $X_{\rm IN}$ divided by four is used as the internal clock (timing output) ϕ . Bit 7 of serial I/O mode register can be used to switch the internal clock ϕ to 1/2 the frequency applied to the clock input pin $X_{\rm CIN}$.

Figure 21 shows a circuit example using a ceramic (or crystal) oscillator. Use the manufacture's recommended values for constants such as capacitance which will differ depending on each oscillator. When using an external clock signal, input form the $X_{IN}(X_{CIN})$ pin and leave the $X_{OUT}(X_{COUT})$ pin open. A circuit example is shown in Figure 22.

The M50754-XXXSP has two low power dissipation modes; stop and wait. The microcomputer enters a stop mode when the STP instruction is executed. The oscillator (both $X_{\rm IN}$ clock and $X_{\rm CIN}$ clock) stops with the internal clock ϕ held at "H" level. In this case timer 2 and timer 3 are forcibly connected and $\phi/4$ is selected as timer 2 input. Also, timer 2 and timer 3 loaded with FF₁₆ and 07₁₆ respectively to enable the oscillator to stabilize when restarting oscillation. Before executing the STP instruction, the timer 2 count stop bit must be set to supply ("0"), timer 2 interrupt enable bit and timer 3 interrupt enable bit must be set to disable ("0"), and timer 3 interrupt request bit must be set to no request ("0").

Oscillation is resarted (release the stop mode) when INT_1 , INT_2 , or serial I/O interrupt is received. The interrupt enable bit of the interrupt used to release the stop mode must be set to "1". When restarting oscillation with an interrupt, the internal clock ϕ is held "H" until timer 3 overflows and is not supplied to the CPU. When oscillation is restarted by reset, "L" level must be kept to the \overline{RESET} pin until the oscillattion stabilizes because no wait time is generated.

The microcomputer enters a wait mode when the WIT instruction is executed. The internal clock ϕ stops at "H" level, but the oscillator does not stop. ϕ is re-supplied (wait mode release) when the microcomputer is reset or when it receives an interrupt. Instructions can be executed immediately because the oscillator is not stopped. The interrupt enable bit of the interrupt used to reset the wait mode must be set to "1" before executing the WIT instruction.

Low power dissipation operation is also achieved when the X_{IN} clock is stopped and the internal clock ϕ is generated from the X_{CIN} clock (200 μ A(max.) at f(X_{CIN}) = 32kHz). X_{IN} clock oscillation is stopped when the bit 6 of serial I/O mode register (address 00F6₁₆) is set and restarted when it is cleared. However, the wait time until the oscillation stabilizes must be generated with a program when restarting. An "L" level must be kept to the RESET pin until the oscillation stabilizes when resetting while the X_{IN} clock is stopped. Figure 24 shows the transition of states for the system clock.




Fig.21 Example ceramic resonator circuit




Fig.22 Example clock input circuit




Fig.23 Block diagram of clock generating circuit




Fig.24 Transition of states for the system clock

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

≪An example of flow for system> Power on reset Clock X and clock for clock function X_C oscillation Normal operation Internal system clock start $(X \rightarrow 1/4 \rightarrow \phi)$ Program start from RESET vector ←Operating at 4 MHz Normal program Internal clock ϕ source switching X(4 MHz) \rightarrow X_{CLK}(32.768kHz)(SM₇: 0 \rightarrow 1) Clock X halt(Xc in operation) Operation on the clock Internal clock halt(WIT instruction) function only Timer 3 (clock count) overflow Internal clock operation start (WIT instruction released) Clock processing routine ← Operating at 32, 768kHz Internal clock halt (WIT instruction) Interrupts from $\overline{INT_1}$, timer 2, timer 1 or serial I/O, $\overline{INT_2}$ Internal clock operation start (WIT instruction released) Return from clock function Program start from interrupt vector Clock X oscillation start Oscillation rise time routine (software) ←Operating at 32, 768kHz Internal clock ϕ source switching $(X_C \rightarrow X)(SM_7 : 1 \rightarrow 0)$ Normal program →Operating at 4MHz RAM backup function STP instruction preparation (pushing registers) Timer 2, timer 3 interrupt disable ($IM_4 = 0$, $TM_6 = 0$), Timer 3 interrupt request bit reset ($TM_7 = 0$) Timer 2 count stop bit resetting ($TM_5 = 0$) Clock X and clock for clock function X_C halt (STP instruction) RAM backup status Return from RAM backup function Interrupts from INT₁, serial I/O, INT₂ Clock X and clock for clock function X_C oscillation start Timer 3 overflow (* /16 or * /2 → timer 2 → timer 3) (Automatically connected by the hardware) Internal system clock start $(X \rightarrow 1/4 \rightarrow \phi)$ Program start from interrupt vector Normal program



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROGRAMMING NOTES

- (1) The frequency ratio of the timer and the prescaler is 1/(n+1).
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) When \$\phi/4\$ or it divided by timer are used as clock for timer, the contents of the timer can be read at voluntary timing.
 However, when an other clock (except above clocks) is input to timer, read the contents of timer either while the input of the timer is not changing or after timer count is stopped.
- (4) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (5) A NOP instruction must be used after the execution of a PLP instruction.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confiramation form.
- (2) mark specification form.
- (3) ROM data EPROM 3sets. Write the following option on the mask ROM confirmation from.
- ϕ output stop option.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		-0.3~7	V
V _P	Pull-down input voltage		V _{cc} -40~V _{cc} +0.3	V
Vı	Input voltage, P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ CNV _{SS} , P5 ₂ /INT ₂ , P5 ₃ /INT ₁		-0.3~13	٧
V _I	Input voltage, RESET, X _{IN} , X _{CIN}	With respect to V _{SS} .	-0.3~7	V
Vi	Input voltage, P6 ₀ ~P6 ₅	Output transistors cut-off.	-0.3~V _{cc} +0.3	V
Vı	Input voltage, P5 ₄ ~P5 ₇		-0.3~13	V
Vo	Output voltage, P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇		-0.3~13	V
Vo	Output voltage, P6 ₀ ~P6 ₅ , X _{OUT} , X _{COUT} , ϕ		-0.3~V _{cc} +0.3	V
Vo	Output voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ , P5 ₁		V _{cc} -40~V _{cc} +0.3	V
Pd	Power dissipation	T _a = 25℃	1000(Note 1)	mW
Topr	Operating temperature		-10~70	°C
Tstg	Storage temperature		-40~125	°C

Note 1: 600mW for QFP types.

RECOMMENDED OPERATING CONDITIONS (V_{cc}=5V±10%, T_a=-10~70°C, unless otherwise noted)

	Parameter					
Symbol	. Paramete	er ·	Min.	Nom.	Max.	Unit
		f _(XIN) =4. 2MHz	4	5	5.5	٧
V _{cc}	Supply voltage	f _{(X N})=less than1MHz	3	5	5.5	٧
V _P	Pull-down supply voltage		V _{cc} -38		V _{CC}	٧
V _{ss}	Supply voltage			0		٧
V _{IH}	"H" input voltage P2 ₀ ~P2 ₇ , P3 ₀ P5 ₂ /INT ₂ , P5 ₃	~P3 ₇ , CNV _{SS} (Note 2) /INT ₁ , P6 ₀ ~P6 ₅	0.75V _{cc}		Vcc	V
V _{IH}	"H" input voltage RESET, XIN,	X _{CIN}	0.8V _{cc}		Vcc	V
V _{IH}	"H" input voltage P54~P57		0.4V _{CC}		V _{CC}	· V
V _{IL}	"L" input voltage P2 ₀ ~P2 ₇ , P3 ₀ P5 ₂ /INT ₂ , P5 ₃ ,	~P3 ₇ , CNV _{SS} /INT ₁ , P6 ₀ ~P6 ₅	0		0.25V _{CC}	V
V _{IL}	"L" input voltage RESET	•	0		0.12V _{CC}	V
V _{IL}	"L" input voltage X _{IN} , X _{CIN}		0		0.16V _{CC}	V
VIL	"L" input voltage P54~P57		0		0.12V _{CC}	V
I _{OH(sum)}	"H" sum output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P4 ₀ ~P4 ₇ P5 ₀ , P5 ₁				-120	mA
I _{OH} (sum)	"H" sum output current P60~P6	55			-5	mA
loL(sum)	"L" sum output current P20~P2	7, P3 ₀ ∼P3 ₇			50	mA
loL(sum)	"L" sum output current P60~P6	5			5	mA
lon(peak)	"H" peak output current P00~F	· ·			-30	mA
lon(peak)	"H" peak output current P05~F	PO ₇ , P1 ₀ ~P1 ₇			-30	mA
I _{OH} (peak)	"H" peak output current P40~P	4 ₇ , P5 ₀ , P5 ₁			-30	mA
I _{он(peak)}	"H" peak output current P60~F	P6 ₅			-3	mA
I _{OL(peak)}	"L" peak output current P20~P	2 ₇ , P3 ₀ ∼P3 ₇			15	mA
I _{OL} (peak)	"L" peak output current P60~P	65			3.	mA
I _{он(avg)}	"H" average output current P00	~P0 ₇ , P1 ₀ ~P1 ₇ (Note7)			-12	mA ·
I _{OH(avg)}	"H" average output current P40	~P4 ₇ , P5 ₀ , P5 ₁			-12	mA
I _{OH(avg)}	"H" average output current P6 ₀ ~P6 ₅			,	-1.5	mA .
I _{OL(avg)}	"L" average output current P20~F	P2 ₇ , P3 ₀ ~P3 ₇			10	mA
I _{OL} (avg)	"L" average output current P60~F	P6 ₅			1.5	mA
f _(XIN)	Clock input oscillating frequence	y (Note 3, 4, 6)			4.2	MHz
f _(XCIN)	Clock oscillating frequency for	clock function			500	kHz

Note 2: High-level input voltage of up to $\pm 12V$ may be applied to permissible for ports $P2_0 \sim P2_7$, $P3_0 \sim$ P37, CNV_{SS}, and P52~P57.

3: Oscillation frequency is at 50% duty cycle.

4: When used in the low-speed mode, the timer clock input frequency should be $f_{(XIN)} < f_{(XIN)}/3$.

5: When external clock input is used, the timer clock input frequency should be $f_{(XCIN)} \le 50 kHz$.

6: The average output current l_{OL}(avg) and l_{OH}(avg) are in period of 100ms.
7: —18mA for M50954-XXXSP, M50955-XXXSP.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_{a} = 25^{\circ}C$, $f_{(X_{NA})} = 4MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		Unit
Symbol	raidiletei	rest conditions	Min.	Тур.	Max.	Offic
V _{OH}	"H" output voltage P60~P65	I _{OH} =-0.5mA	V _{CC} -0.4			٧
V _{OH}	"H" output voltage φ	I _{OH} =-2.5mA	V _{cc} -2			V
V _{OH}	"H" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇	I _{OH} =-12mA(M50754-XXXSP)	V _{cc} -2			V
V _{OH}	"H" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇	I _{OH} =-18mA(M50954-XXXSP, M50955-XXXSP)	V _{cc} -2			V
V _{OH}	"H" output voltage P40~P47, P50, P51	I _{OH} =-12mA	V _{cc} -2			V
VoL	"L" output voltage P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇	I _{OL} =10mA			2	V
VoL	"L" output voltage P60~P65	I _{OL} =0.5mA			0.4	V
VoL	"L" output voltage ϕ	I _{OL} =2.5mA			2	V
$V_{T+}-V_{T-}$	Hysteresis P5 ₂ /INT ₂ , P5 ₃ /INT ₁		0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis RESET			0.5	0.7	V
V _{T+} -V _{T-}	Hysteresis P3 ₆	When used as CLK input	0.3		1	V
V _{T+} -V _{T-}	Hysteresis X _{IN}		0.1		0.5	V
IIL	"L" input current P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇	V ₁ =0V			5	μА
I _{IL}	"L" input current P6 ₀ ~P6 ₅	V _I =0V			-5	μА
IIL	"L" input current P5 ₄ ~P5 ₇	V _i =0V			- 5	μА
I _{IL}	"L" input current RESET, XIN, XCIN	V _I =0V			-5	μА
l _{IL}	"L" input current P52/INT2, P53/INT1	V ₁ =0V.			- 5	μА
		V ₁ =5V			5	μА
I _{IH}	"H" input current P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇	V ₁ =12V			12	μА
l _{iH}	"H" input current P60~P65	V ₁ =5V			5	μА
		V ₁ =5V			5	μА
I _{IH}	"H" input current P5 ₄ ~P5 ₇	V ₁ =12V			12	μА
I _{IH}	"H" input current RESET, XIN, XCIN	V ₁ =5V			5	μΑ
		V ₁ =5V			5	μΑ
I _{IH}	"H" input current P5 ₂ /INT ₂ , P5 ₃ /INT ₁	V _i =12V			12	μА
		V _P =V _{CC} -36V, V _{OL} =V _{CC}	150	500	900	μΑ
I _{OL}	"L" output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ , P5 ₁	V _P =V _{CC} -36V, V _{OL} =V _{CC} -36V			30	μА
V _{RAM}	RAM retention voltage	At clock stop	2		5.5	V
		Output pins open (output OFF)				
		V _P =V _{CC} , V _P =V _{SS} Input and I/O pins all at V _{SS}		3	6	mA
		X _{IN} =4MHz (system operation)				
		Ditto (at wait mode)		1		mA
	,	X _{IN} -X _{OUT} stop				
lcc	Supply current	X _{CIN} =32kHz (at system operation) all other		60	200	μ A
		conditions same as above.				
		Ditto (at wait mode)		40		μΑ
		Oscillation all stopped. T _a =25℃			1	μA
		(at STOP mode) T _a =70℃			10	μА




Fig.25 Supply current test circuit



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS

Single-chip mode ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 4MHz$, unless otherwise noted)

0	Parameter.		Limits		
Symbol	Parameter	Min.	Тур.	Max.	Unit
tsu (P2D-ø)	Port P2 input set-up time	270			ns
t _{SU (P3D-ø)}	Port P3 input set-up time	·270			ns
t _{SU (P5D-ø)}	Port P5 ₂ /INT ₂ , P5 ₃ /INT ₁ input set-up time	270			ns
tsu (P5D-ø)	Port P5 ₄₋₇ input set-up time	500			ns
tsu (P6D-ø)	Port P6 input set-up time	270			ns
th (ø-P2D)	Port P2 input hold time	20			ns
th (ø-P3D)	Port P3 input hold time	20			ns
th (φ-P5D)	Port P5 ₂ /INT ₂ , P5 ₃ /INT ₁ input hold time	20			ns
th (φ-P5D)	Port P5 ₄₋₇ input hold time	50			ns
th (φ-P6D)	Port P6 input hold time	20			ns
t _{C(XIN)}	External clock input cycle time (X _{IN} input)	235			ns
$t_{W(x_{ N})}$	External clock input pulse width (X _{IN} input)	75			ns
t _{C(XCIN)}	External clock input cycle time (X _{CIN})	2.0			ms
tw(xcin)	External clock input pulse width (X _{CIN})	1.0			ms
tr	External clock rise time			25	ns
tf	External clock fall time			25	ns

Memory expanding mode and eva-chip mode

 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, T_a = 25^{\circ}C, f_{(X_{IN})} = 4MHz, unless otherwise noted)$

Symbol	Downston		11-11		
	Parameter	Min.	Тур.	Max.	Unit
t _{su (P2D-ø)}	Port P2 input set-up time	270			ns
th (d-P2D)	Port P2 input hold time	20			ns

Microprocessor mode ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 4MHz$, unless otherwise noted)

			Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	
t _{SU (P2D-ø)}	Port P2 input setup time	270			ns	
th (6-P2D)	Port P2 input hold time	20			ns	

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SWITCHING CHARACTERISTICS

Single-chip mode ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 4MHz$, unless otherwise noted)

Cumab at	Parameter	T4	Limits			11-24
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
td(ø-POQ)	Port P0 data output delay time	F:- 27			230	ns
t _{d(ø-P1Q)}	Port P1 data output delay time	Fig. 27			230	ns
t _{d(φ-P2Q)}	Port P2 data output delay time	Fi= 26			230	ns
t _{d(φ-P3Q)}	Port P3 data output delay time	Fig. 26			230	ns
t _{d(ø-P4Q)}	Port P4 data output delay time	F: 07			230	ns
t _{d(ø-P5Q)}	Port P5 data output delay time	Fig. 27			230	ns
td(ø-P6Q)	Port P6 data output delay time	Fig. 26			230	ns

Memory expanding mode and eva-chip mode

 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, T_a = 25\%, f_{(X_{IN})} = 4MHz, unless otherwise noted)$

0	D	T4 ###:		Limits		11.14
Symbol Parameter .	Test conditions	Min.	Тур.	Max.	Unit	
t _{d(∲-POA)}	Port P0 address output delay time				250	ns
td(ø-POAF)	Port P0 address output delay time				250	ns
td(ø-P0Q)	Port P0 data output delay time				200	. ns
td(p-POQF)	Port P0 data output delay time	1			200	ns
t _{d(\$\phi_{P1A})}	Port P1 address output delay time	1			250	ns
td(&P1AF)	Port P1 address output delay time				250	ns
t _{d(ø-P1Q)}	Port P1 data output delay time				200	ns
td(ø-P1QF)	Port P1 data output delay time				200	ns
t _{d(ø-P2Q)}	Port P2 data output delay time	F:- 00			300	ns
td(ø-P2QF)	Port P2 data output delay time	- Fig.26			300	ns
t _{d(ø-R/W)}	R/W signal output delay time				250	ns
t _{d(ø-R/WF)}	R/W signal output delay time				250	ns
td(ø-P3nQ)	Port P3 ₀ data output delay time] .			200	ns
t _{d(ø-P30QF)}	Port P3 ₀ data output delay time	1			200	ns
td(ø-sync)	SYNC signal output delay time				250	ns
td(ø-SYNCF)	SYNC signal output delay time				250	ns
t _{d(ø-P31Q)}	Port P3 ₁ data output delay time	1 .			200	ns
td(ø-P31QF)	Port P3 ₁ data output delay time				200	ns

$\label{eq:mode_vss} \textbf{Microprocessor} \quad \textbf{mode} \ (v_{\text{CC}} = 5v \pm 10\%, \ v_{\text{SS}} = 0v, \ T_{a} = 25\text{C}, \ f_{(X_{\text{IN}})} = 4\text{MHz}, \ unless \ otherwise \ noted)$

Symbol	Parameter	Test conditions	Limits			11-14	
	ratalletei .	rest conditions	Min.	Тур.	Max.	Unit	
td(ø-POA)	Port P0 address output delay time				250	ns	
td(ø-P1A)	Port P1 address output delay time				250	ns	
t _{d(ø-P2Q)}	Port P2 data output delay time	F:- 20			300	ns	
td(ø-P2QF)	Port P2 data output delay time	Fig.26			300	ns	
t _{d(ø-R/W)}	R/W signal output delay time				250	ns	
td(ø-sync)	SYNC signal output delay time				250	ns	




Fig.26 Port P2, P3, P6 test circuit







Fig.27 Port P0, P1, P4, P5 test circuit







M50930-XXXFP, M50931-XXXFP M50932-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M50930-XXXFP, M50931-XXXFP and the M50932-XXXFP are single-chip microcomputers designed with CMOS silicon gate technology. All are housed in a 80-pin plastic molded QFP. These single-chip microcomputers are useful for business equipment and other consumer applications

In addition to their simple instruction set, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

These microcomputers are also suitable for applications which require controlling LCDs.

The differences among the M50930-XXXFP, M50931-XXXFP and the M50932-XXXFP are noted below. The following explanations apply to the M50930-XXXFP. Specification variations for other chips are noted accordingly.

Type name	Type name ROM size	
M50930-XXXFP	4096 bytes	128 bytes
M50931-XXXFP	4096 bytes	512 bytes
M50932-XXXFP	8192 bytes	512 bytes

M50932-XXXFP only has pull-up transistor option for CNTR pin.

DISTINCTIVE FEATURES Number of basic instructions ----- 69 Memory size ROM ··· 4096 bytes (M50930-XXXFP, M50931-XXXFP) 8192 bytes (M50932-XXXFP) RAM 128 bytes (M50930-XXXFP) 512 bytes (M50931-XXXFP, M50932-XXXFP) Instruction executing time $\cdots 2\mu s$ (minimum instructions, at 4MHz frequency) Single power supply f(X_{IN})=4MHz ······5V±10% $f(X_{IN})=1MHz \cdots 2.7V \le V_{CC} \le 5.5V(Typ.)$ Power dissipation normal operation mode (at 4MHz frequency)15mW(V_{CC}=5V, Typ.) low-speed operation mode (at 32kHz frequency for clock function) $\cdots 225\mu$ W ($V_{CC}=5V$, Typ.) stop mode(at 25°C)······· 5µW (V_{CC}=5V, Max.) RAM retention voltage (stop mode) 2.0V \leq V_{RAM} \leq 5.5V Subroutine nesting64 levels (Max.) Interrupt 8 types, 5 vectors 8-bit timer ······ 3 (2 when used as serial I/O)


16-bit timer ········· 1 (Two 8-bit timers make one set)

 (Port P0, P1, P2, P3)
 32

 Input ports (Port P4)
 8

 Serial I/O (8-bit)
 1

Programmable I/O ports




- Two clock generator circuits (One is for main clock, the other is for clock function)

APPLICATION

Office automation equipment VCR, Tuner, Audio-visual equipment Telephone

MITSUBISHI MICROCOMPUTERS



MITSUBISHI MICROCOMPUTERS

M50930-XXXFP,M50931-XXXFP M50932-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M50930-XXXFP

	Parameter		Functions		
Number of basic instruction	ons		69		
Instruction excution time			2μs (minimum instructions, at 4MHz frequency).		
Clock frequency			4.3MHz		
	ROM		4096 bytes (8192 bytes for M50932-XXXFP)		
Memory size	RAM		128 bytes (512 bytes for M50931-XXXFP and M50932-XXXFP)		
	RAM for display LCD	•	16 bytes		
	P0, P1, P2, P3	1/0	8-bit×4		
	P4	Input	8-bit×1 (Port P4 are in common with SEG)		
Input/output port	SEG	LCD output	32-bit×1		
	СОМ	LCD output	4-bit×1		
Serial I/O			8-bit×1		
_			8-bit timer×3 (2 when serial I/O is used)		
Timers			16-bit timer×1 (combination of two 8-bit timers)		
	Bias		1/2, 1/3 bias selectable		
100	Duty ratio Common output		1/2, 1/3, 1/4 duty selectable		
LCD controller/driver			4		
	Segment output		32 (SEG ₂₄ ~SEG ₃₁ are in common with port P4)		
Subroutine-nesting			64 (max.)		
Interrupt		•	Two external interrupts, Three timer interrupts (or two timer, one serial I/O)		
Clock generating circuit			Two built-in circuit (ceramic or quartz crystal oscillator)		
Supply voltage			2.7~5.5V (RAM retention voltage at clock stop is 2~5.5V)		
	At high-speed operation V	cc=5V	15mW (at clock frequency X _{IN} =4MHz, typ.)		
Power dissipation	At low-speed operation V _C	c=5V	225μW (at clock frequency X _{CIN} =32kHz, typ.)		
	At STOP mode		5μW (at clock stop, max.)		
	Input/output voltage	and the same of th	5V		
1			$I_{OH} = -2mA (V_{OH} = 3V)$		
Input/output			I _{OL} =10mA (V _{OL} =2V)		
characteristics	Output current		Pull-up current: Min30μA, max140μA, typ -70μA		
			(V _{CC} =5V input voltage 0V)		
Memory expansion			Possible		
Operating temperature ra	nge		−10~70°C		
Device structure			CMOS silicon gate		
Package	-		80-pin plastic molded QFP		



MITSUBISHI MICROCOMPUTERS

M50930-XXXFP,M50931-XXXFP M50932-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

	,						
Pin	Name	Input/ Output	Functions				
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V \pm 10% to V _{CC} , and 0V to V _{SS} .				
CNVss	CNV _{SS}		This is usually connect to V _{ss} .				
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal \chicknowledge conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be matained for the required time.				
X _{IN}	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, a external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock source should be connected the X _{IN} pin and the X _{OUT} pin should be left open.				
Хоит	Clock output	Output					
ĪNT ₁	Interrupt input	Input	This is the highest order interrupt input pin.				
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is CMOS output.				
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.				
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.				
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. When serial I/O is used, P3 ₇ , P3 ₆ , P3 ₅ , and P3 ₄ work as $\overline{S_{RDY}}$, CLK, S_{OuT} , and S_{IN} pins, respectively. Also P3 ₃ , P3 ₂ , P3 ₁ , and P3 ₀ work as timer 3 overflow signal divided by 2 output pin (T), $\overline{INT_2}$ pin, X_{CIN} and X_{COUT} pins, respectively.				
P4 ₀ ~P4 ₇	Input port P4	1/0	Port P4 is an 8-bit input port and can be used as segment output pins.				
V _{L1} ~V _{L3}	Voltage input for LCD	Input	These are voltage input pins for LCD. Supply voltage as $0V \le V_{L1} \le V_{L2} \le V_{L3} \le V_{CC}$. $0V \sim V_{L3}$ is supplied to LCD.				
COM ₀ ~	Common output	Output	These are LCD common output pins. At 1/2 duty, COM2 and COM3 pins are not used. At 1/3 duty, COM3 is not used.				
SEG₀∼ SEG₂₃	Segment output	Output	These are LCD segment output pins.				
CNTR	Timer.I/O	1/0	This is an output pin for the timer 4 and 5.				

M50930-XXXFP,M50931-XXXFP M50932-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

MEMORY

A memory map for the M50930-XXXFP is shown in Figure 1. Address 3000₁₆ to 3FFF₁₆ are assigned for the built-in ROM area which consists of 4096 bytes (Addresses 2000₁₆ to 3FFF₁₆ are assigned for the built-in ROM area which consists of 8192 bytes for M50932-XXXFP). Addresses 3F00₁₆ to 3FFF₁₆ are a special address area (special page). By using the special page addressing mode of JSR instruction, subroutines addressed on this page can be called with only 2 bytes. Addresses 3FF4₁₆ to 3FFF₁₆ are vector addresses used for the reset and interrupts (See interrupts chapter).

Addresses 0000_{16} to $00FF_{16}$ are the zero page address area. By using zero page addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required.

The RAM, I/O port, timer, etc. addresses are already assigned for the zero page. Addresses 0000_{16} to $007F_{16}$ are assigned for the built-in RAM which consists of 128 bytes (Addresses 0000_{16} to $007F_{16}$ and 0100_{16} to $027F_{16}$ are assigned for the built-in RAM which consists of 512 bytes for M50931-XXXFP and M50932-XXXFP). This RAM is used as the stack during subroutine calls and interrupts, in addition to data storage.




Fig.1 Memory map

M50930-XXXFP,M50931-XXXFP M50932-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 2.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the micro-computer. Data operations such as data transfer, input/out-put, etc., is executed mainly through the accumulator.

INDEX REGISTER X (X)

The index register X is an 8-bit register. In the index register X addressing mode, the value of the OPERAND added to the contents of the index register X specifies the real address. When the T flag in the processors status register is set to "1", the index register X itself becomes the address for the second OPERAND.

INDEX REGISTER Y (Y)

The index register Y is an 8-bit register. In the index register Y addressing mode, the value of the OPERAND added to the contents of the index register Y specifies the real address




Fig.2 Register structure

M50930-XXXFP, M50931-XXXFP M50932-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

STACK POINTER (S)

The stack pointer is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subroutine calls. The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

When an interrupt occurs, the higher 8 bits of the program counter is pushed into the stack first, the stack pointer is decremented, and then the lower 8 bits of the program counter is pushed into the stack. Next the contents of the processor status register is pushed into the stack. When the return from interrupt instruction (RTI) is executed, the program counter and processor status register data is popped off the stack in reverse order from above.

The accumulator is never pushed into the stack automatically, so a Push Accumulator instruction (PHA) is provided to execute this function. Restoring the Accumulator to its previous value is accomplished by the Pop Accumulator instruction (PLA). It is executed in the reverse order of the PHA instruction

The contents of the Processor Status Register (PS) are pushed and popped to and from the stack with the PHP and PLP instructions, respectively.

During a subroutine call, only the Program Counter is pushed into the stack. Therefore, any registers that should not be destroyed should be pused into the stack manually. To return from a subroutine call, the RTS instruction is used.

PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L. The program counter is used to indicate the address of the next instruction to be executed. PC_H is only 6 bits long.

PROCESSOR STATUS REGSITER (PS)

The 8-bit PS is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flags (C), Zero flag (Z), Overflow flag (V) or the Negative flag (N). Each bit of the register is explained below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic Logic Unit (ALU) immediately after an operation. It is also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting and clearing this flag.

2. Zero flag (Z)

This flag is used to indicate if the immediate operation generated a zero result or not. If the result is zero, the zero flag will be set to "0". If the result is not zero, the zero flag will be set to "1".

3. Interrupt disable flag (I)

This flag is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt is accepted, this flag is automatically set to "1" to prevent from other interrupts until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is "0", the operations are executed in binary. Decimal correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

When the BRK instruction is executed, the same operations are performed as in an interrupt. The address of the interrupt vector of the BRK instruction is the same as that of the lowest priority interrupt. The contents of the B flag can be checked to determine which condition caused the interrupt. If the BRK instruction caused the interrupt, the B flag will be "1", otherwise, it will be "0".

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly, without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i.e., operation results between memories 1 and 2 are stored in the accumulator). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the T flag, respectively.

7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a signed binary number. When the result exceeds +127 or -128, the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the V flag. The overflow flag is reset by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the N flag. There are no instructions for directly setting or resetting the N flag.



M50930-XXXFP,M50931-XXXFP M50932-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

INTERRUPT

The M50930-XXXFP can be interrupted from eight sources; $\overline{INT_1}$, Timer 1, Timer 2, Timer 3 or Serial I/O, $\overline{INT_2}$ or Key on wake up, and BRK instruction.

The value of bit 2 of the serial I/O register (address $00F6_{16}$) determines whether the interrupt is from timer 3 or from serial I/O. When the bit 2 is "1" the interrupt is from serial I/O, and when bit 2 is "0" the interrupt is from timer 3. Also, when bit 2 is "1", parts of Port 3 are used for serial I/O. Bit 7 of the serial I/O register determines if an interrupt is from $\overline{INT_2}$ or from "Key on wake up". When bit 7 is "0", the interrupt is from $\overline{INT_2}$. When bit 7 is "1" the interrupt is from "key on wake up". "key on wake up" can only be used at power down by the STP or WIT instruction. These interrupts are vectored and thier priorities are shown in Table 1. Reset is included in this table since it has the same function as an interrupt.

When an interrupt is accepted, the contents of certain registers are pushed into specified locations, as discussed in the stack pointer section, and the interrupt disable flag (I) is set, and the program jumps to the address specified by the interrupt vector, and the interrupt request bit is cleared automatically. The Reset interrupt is the highest priority interrupt and can never be inhibited. Except for the Reset interrupt, all interrupts are inhibited when the interrupt disable flag is set to "1". All of the other interrupts can further be controlled individually via the interrupt control register shown in Figure 3. An interrupt is accepted when the interrupt enable bit and the interrupt request bit are both "1" and the interrupt disable flag is "0". The interrupt request bits are set when the following conditions occur:

- (1) When the $\overline{INT_1}$ or $\overline{INT_2}$ pins go from "H" to "L"
- (2) When the levels any pin of P2 goes "L" (at power down mode)
- (3) When the contents of timer 1, timer 2, timer 3 or the counter of serial I/O go to "0"

These request bits can be reset by a program but can not be set

Since the BRK instruction interrupt and the $\overline{\text{INT}_2}$ interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if $\overline{\text{INT}_2}$ generated the interrupt.

Table 1. Interrupt vector address and priority.

Interrupt	Priority	Vector address		
RESET	1	3FFF ₁₆ , 3FFE ₁₆		
ĪNT ₁	.2	3FFD ₁₆ , 3FFC ₁₆		
Timer 1	3	3FFB ₁₆ , 3FFA ₁₆		
Timer 2	4	3FF9 ₁₆ , 3FF8 ₁₆		
Timer 3 or serial I/O	5	3FF7 ₁₆ , 3FF6 ₁₆		
INT ₂ or key on wake up (BRK)	6	3FF5 ₁₆ , 3FF4 ₁₆		




Fig. 3 Interrupt control

M50930-XXXFP, M50931-XXXFP M50932-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMER

The M50930-XXXFP has five timers; timer 1, timer 2, timer 3, timer 4 and timer 5. Timer 3 cannot be used when serial I/O is used (see serial I/O section). The count source for each timer can be selected by using bit 2, 3 and 4 of the timer control register (address $00FF_{16}$), as shown in Figure 4

A block diagram of timer 1 through 5 is shown in Figure 6. All of the timers are down count timers and have 8-bit latches. When a timer reaches "0" and the next count pulse is input to a timer, the contents of the reload latch are loaded into the timer. The division ratio of the timers is 1/(n +1), where n is the contents of timer latch.

The timer interrupt request bit is set at the next count pulse after the timer reaches "0". The interrupt and timer control registers are located at addresses $00FE_{16}$ and $00FF_{16}$, respectively (see Interrupt section). The starting and stopping of timer 1 is controlled by bit 5 of the timer control register. If bit 5 (address $00FF_{16}$) is "0", the timer starts counting. When bit 5 is "1", the timer stops.

After a STP instruction is executed, timer 2, timer 1, and the clock (ϕ divided by 4) are connected in series (regardless of the status of bit 2 through 4 of the timer control register). This state is canceled if timer 2 interrupt request bit is set to "1", or if the system is reset. Before the STP instruction is executed, bit 5 of the timer control register (timer 1, count stop bit), bit 6 of the timer control register (timer 1 interrupt enable bit), and bit 4 of interrupt control register (timer 2 interrupt enable bit) must be set to "0". For more details on the STP instruction, refer to the oscillation circuit section.

TIMER 4 AND TIMER 5 MODES

(1) Timer Mode (00).

The internal clock divided by 4 is counted. When the timer counts to "0", the interrupt request bit is set to "1", the contents of the timer latch is reloaded, and the counting starts again.

- (2) Pulse Output Mode (01).

 The output level of the CNTR pin inverts ex
- The output level of the CNTR pin inverts each time the timer contents to zero.
- (3) Event Counter Mode (10). The same function is executed as that of mode "00", except that the counting source is input from the CNTR pin. The count decremented each time the CNTR input goes from "L" to "H".
- (4) Pulse Width Measurement Mode (11).

This mode is used to measure the pulse width of a signal (between "L"s) input into the CNTR pin. The counting is done using the oscillation frequency divided by 4, and only while the CNTR pin is at a low level. When the contents of the counter reaches zero, the timer 5 overflow flag is set to "1", the timer is reloaded from the reload latch, and counting starts again. The overflow flag can be reset by writing a "0" to bit 7 of address 00F8₁₆. The structure of timer 4, 5 mode register is shown in Figure 5.




Fig.4 Structure of timer control register




Fig.5 Structure of timer 4, 5 mode register



M50930-XXXFP, M50931-XXXFP M50932-XXXFP




Fig.6 Block diagram of timers 1 through 5

M50930-XXXFP,M50931-XXXFP M50932-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PORT P3₃/TIMER 3 OUTPUT

The signal that timer 3 is divided by 2 is output from P3₃ (T), at the contents of bit 4 of the serial I/O mode register (address $00F6_{16}$) is "1".

WATCHDOG TIMER FUNCTION

Timer 4 and 5 can be used as a watchdog timer by connecting the CNTR pin and the \overline{RESET} pin as shown in Figure 7, and by setting bit 4 and 5 of address 00F8₁₆ to 01. At this time the output of the 1/2 divider counter (connected to timer 5) is initialized to "1" when data is written to timer 5. After a delay of 2.5 to 3.0 μ s (at f(X_{IN})=4MHz) after the reset is input, bits 4, 5, and 6 of the timer 4,5 mode register are initialized to 0. The initialization program to set the watchdog timer mode should have the following sequence:

- Set the pulse output mode after writing a value to timer 4 and 5 registers.
- (2) If the program is running correctly, the CNTR pin should never go low due to data being continuously written to timer 5. If the program sequence is interrupted, timer 5 will overflow and the CNTR pin will output a "L" and retain this value until the Reset is executed.
- (3) 2.5 to 3.5 \(\mu s\) (at f(X_{IN}) = 4MHz) after a reset, the CNTR pin will be in high impedance state.




Fig.7 Reset circuit with the watchdog timer

M50930-XXXFP,M50931-XXXFP M50932-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O

The block diagram of serial I/O is shown in Figure 8. In the serial I/O mode the receive ready signal $(\overline{S_{RDY}})$, synchronous input/output clock (CLK), and the serial I/O (S_{OUT},S_{IN}) pins are used as P3₇, P3₆, P3₅, and P3₄, respectively. The serial I/O mode register (address 00F6₁₆) is an 8-bit register. Bit 0 and 1 of this register is used to select a synchronous clock source. When these bits are (00) or (01), an external clock from P3₆ is selected. When these bits are (10), the overflow signal divided by two from timer 3 becomes the synchronous clock. Therefore, changing the timer period will change the transfer speed. When the bits are

(11), the internal clock ϕ divided by 4 (ie. 4 μ s at 4MHz) becomes the clock.

Bits 2 and 3 decide whether parts of P3 will be used as a serial I/O or not. When bit 2 is "1", $P3_6$ becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from $P3_6$. If the external synchronous clock is selected, the clock is input to $P3_6$. And $P3_5$ will be a serial output and $P3_4$ will be a serial input. To use $P3_4$ as a serial input, set the directional register bit which corresponds to $P3_4$, to "0". For more information on the directional register, refer to the I/O pin section.

To use the serial I/O, bit 2 needs to be set to "1", if it is "0"




Fig.8 Block diagram of serial I/O

M50930-XXXFP, M50931-XXXFP M50932-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

P3₆ will function as a normal I/O. Interrupts will be generated from the serial I/O counter instead of timer 3. Bit 3 determines if P3₇ is used as an output pin for the receive data ready signal (bit 3="1", $\overline{S_{RDY}}$) or used as a nomal I/O pin (bit 3="0").

The function of serial I/O differs depending on the clock source: external clock or internal clock.

Internal clock—The $\overline{S_{RDY}}$ signal becomes "H" during transmission or while dummy data is stored in the serial I/O register. After the falling edge of write signal, the $\overline{S_{RDY}}$ signal becomes low signaling that the M50930-XXXFP is ready to receive the external serial data. The $\overline{S_{RDY}}$ signal goes "H" at the next falling edge of the transfer clock. The serial I/O counter is set to 7 when data is stored in the serial I/O register. At each falling edge of the transfer clock, serial data is output to P3₅. During the rising edge of this clock, data can be input from P3₄ and the data in the serial I/O register will be shifted 1 bit. Data is output starting with the LSB. Af-

ter the transfer clock has counted 8 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interrupt request bit will be set.

External Clock — If an external clock is used, the interrupt request bit will be set after the transfer clock has counted 8 times but the transfer clock will not stop. Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 250kHz at a duty cycle of 50%.

Timing diagrams are shown in Figure 9, and connection between two M50930-XXXFPs' are shown in Figure 10. When using an external clock for transfer, the external clock must be held at "H" level when the serial I/O counter is initialized. When switching between the internal clock and external clock, the switching must not be performed during transfer. Also, the serial I/O counter must be initialized after switching.




Fig.9 Serial I/O timing




Fig.10 Example of serial I/O connection

M50930-XXXFP,M50931-XXXFP M50932-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

LCD CONTROLLER/DRIVER

The M50930-XXXFP has internal LCD controllers and drivers. A Block diagram of LCD circuit is shown in Figure 13. The terminals for LCD consist of 4 common-pin and 32 segments pin. $SEG_{24} \sim SEG_{31}$ are in common with input P4. These pins are selected by bit 4 of the LCD mode register (LM₄, address $00F5_{16}$). Two biases (1/2 and 1/3) can also be selected. When bit 2 of the LCD mode register is "1", 1/2 bias is selected. When bit 2 is "0", 1/3 bias is selected. A 1/2, 1/3, or 1/4 duty cycle can also be selected. When bits 0 and 1 of the LCD mode register (LM₀, LM₁) is n, the duty ratio is 1/(n+1).

Address $00D0_{16} \sim 00DF_{16}$ is the designated RAM for the LCD display. When 1s' are written to these addresses, the corresponding segments of the LCD display panel are turned on. A map of the LCD display RAM is shown in Figure 12.

LCD mode register (address 00F5₁₆) Duty ratio selection bit 01:1/2 duty 10:1/3 duty 11:1/4 duty Bias selection bit 0:1/3 bias 1:1/2 bias LCD turn on bit 0 : Off 1 : On P4/LCD segment selection 0: P40~P47 (input port) 1: SEG₂₄~SEG₃₁ (seament output) X_{OUT}/SYNC selection bit 0: X_{OUT} 1:SYNC X_{COUT} drive ability selection 0: High 1:Low System clock ϕ selection bit 0: X/4 $1: X_{c}/2$

Fig.11 Structure of LCD mode register

The ON/OFF function for the LCD controller is controlled by bit 3 of the LCD mode register (LM_3). When this bit is "1" all the segments of the LCD are turned on. When this bit is "0" all the segments are turned off.

When a 1/2 bias is used, V_{L1} and V_{L2} should be shorted together. An example circuit for each bias is shown in Figure 14. Also Figure 15 shows an example of 1/2 bias, 1/4 duty drive waveforms and resulting voltage differential between SEG_n and COM_n and Figure 16 shows examples of drive waveforms for each bias and duty.

The LCDCK timing frequency (LCD driver timing) is generated internally and the frame frequency can be determined with the following equation:

$$f(LCDCK) = \frac{\text{(frequency of timer 1 count source)}}{\text{((timer 1 setting+1)} \times 4)}$$

	(LCDCK)
Frame frequency=-	n; at 1/n duty

Bit Address	. 7	6	5	. 4	3	, 2	1	Ó	
D0	1	1	1	1	. 0	0	0	0	
D1	3	3	3	3	2	2	2	2	
D2	5	5	5	5	4	4	4	4	
D3	7	7	7	7	6	6	6	6	
D4	9	9	9	9.	8	8	8	8	
D5	11	11	11	11	10	10	10	10	
D6	13	13	13	13	12	12	12	12	
D7	15	15	15	15	14	14	14	14	
D8	17	17	17	17	16	16	16	16	
D9	19	19	19	19	18	18	18	18	
DA	.21	21	21	21	20	20	20	20	
DB	23	23	23	23	22	22	22	22	
DC	25	25	25	25	24	24	24	24	
DD	27	27	27	27	26	26	26	26	
DE	29	29	29	29	28	28	28	28	
DF	31	31	31	31	30	30	30	30	
* Numbe	Σ O O or in dat	N O O a memo	∑ O O ory area	© O O indicate	Σ O O os corre	∾ W O O Spondin	₩ O O g segm	o ∑ O O ent.	
<u> </u>									

Fig. 12 Map of RAM for LCD segment

SINGLE-CHIP 8-BIT

CMOS

MICROCOMPUTER

LCD mode

(address 00F5₁₆)

LCDCK

Common driver

Register

 LM_2 LM₁

Timing controller

Fig.13 Block diagram of LCD control circuit Data bus 8

00DF₁₆

4 5 6 7

Selector

Segment

driver

SEG₃₁

1/2, 1/3

Bias controller

 V_{L2} V_{L1}

COM₀

COM₁

COM₂

COM₃

0 1 2 3

Selector

Segment

driver

SEG₃₀



00D0₁₆

4 5 6

Selector

Segment

driver

SEG₁

0 1 2 3

Selector

Segment

driver

SEG₀

M50930-XXXFP,M50931-XXXFP M50932-XXXFP




Fig.14 Example of circuit at 1/3 bias, 1/2 bias




Fig.15 Example of 1/2 bias, 1/4 duty waveforms and resulting voltage differential between SEG_n and COM_n.

M50930-XXXFP, M50931-XXXFP M50932-XXXFP




Fig.16 Example of drive waveforms for each bias and duty

SINGLE-CHIP S-RIT CMOS MICROCOMPUTER

KEY ON WAKE UP

"Key on wake up" is one way of returning from a power down state caused by the STP or WIT instruction. If any terminal of port P2 has a "L" level applied, after bit 7 of the serial I/O mode register (SM₇) is set to "1", an interrupt is generated and the microcomputer is returned to the nomal operatinge state. As shown in Figure 17, a key matrix can be connected to port P2 and the microcomputer can be returned to a normal state by pushing any key.

The key on wake up interrupt is common with the $\overline{\text{INT}_2}$ interrupt. When SM_7 is set to "1", the key on wake up function is selected. However, key on wake up cannot be used in the normal operating state. When the microcomputer is in the normal operating state, both key on wake up and $\overline{\text{INT}_2}$ are invalid.

In order to enter the power down state generated by the STP or WIT instruction at the interrupt disable flag (I) is "0" and SM_7 is "1", all of port P2 must be input "H".




Fig.17 Block diagram of port P2 and P32, and example of wired at used key on wake up

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

The M50930-XXXFP is reset according to the sequence shown in Figure 20. It starts the program from the address formed by using the content of address 3FFF $_{16}$ as the high order address and the content of the address 3FFE $_{16}$ as the low order address, when the $\overline{\text{RESET}}$ pin is held at "L" level for at least 8 rising edges from X_{IN} while the power voltage

Address (1) Port P0 directional register (E1₁₆) 0016 (E3₁₆) 0016 (2) Port P1 directional register 0016 (3) Port P2 directional register (E5₁₆) 0016 Port P3 directional register (E9₁₆) 0016 (F5₁₆)[(5) LCD mode register 0016 (6) Serial I/O mode register (F616)[(7) Timer 4, 5 mode register (F8₁₆) 0 0 0 0 0 Interrupt control register (FE₁₆) 0016 (FF₁₆) 0016 (9) Timer control register Interrupt disable flag for processor (PS) status register Contents of address (11) Program counter Contents of address 3FFE₁₆ Since the contents of both registers other than those listed above (including timers and the serial I/O register) and the RAM are undefined at reset, it is necessary to set initial values.

Fig.18 Internal state of microcomputer at reset

is in the recommended operating condition and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 18.

An example of the reset circuit is shown in Figure 19. When the power on reset is used, the $\overline{\text{RESET}}$ pin must be held "L" until the oscillation of $X_{\text{IN-}}X_{\text{OUT}}$ becomes stable.




Fig.19 Example of reset circuit




Fig.20 Timing diagram at reset

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with CMOS outputs and pull-up transistor options available. As shown in Figure 1, P0 can be accessed as memory through zero page address 00E016. Port P0's directional register allows each bit to be programmed individually as input or output. The directional register (zero page address 00E116) can be programmed as input with "0", or as output with "1". When in the output mode, the data to be output is latched to the port register and output. When data is read from the output port, the output pin level is not read, only the latched data of the port reqister is read. Therefore, a previously output value can be read correctly even though the output voltage level has been shifted up or down. Port pins set as input are in the high impedance state so the signal level can be read. When data is written into the input port, the data is latched only to the output register and the pin still remains in the high impedance state.

Depending on the status of the processor status bits (bit 0 and bit 1 of address $00FF_{16}$), three different modes can be selected; single-chip mode, memory expanding mode and microprocessor mode. For more details, refer to the timing diagram shown in Figure 24.

(2) Port P1

In the single chip mode, Port P1 has the same function as P0. In the other modes, P1's functions are slightly different from P0's. For more details, see the processor mode information.

(3) Port P2

In the single-chip mode, P2 has the same function as P0. In the other modes, P2's functions are slightly different from P0's. For more details, see the processor mode information. Following the execution of STP or WIT instruction, P2 can be used to generate the "wake up mode". This mode is used to bring the microcomputer back in its normal operating mode after being in the power- down mode.

(4) Port P3

Port P3 has the same functions as P0 except that part of P3 is common with the serial I/O lines (ie. output of timer 3, input/output of timer clock, and interrupt input).

- (5) Segment Output (SEG₀~SEG₂₃) These ports drive and control the LCD segments.
- (6) Port P4 Port P4 is an 8-bit input port which can be used as a LCD segment output port.
- (7) Common output (COM₀~COM₃) These port provides output drive and control for the LCD common lines.
- (8) Power Supply for LCD. (V_{L1}~V_{L3}) Supplies power to the LCD terminals.

(9) INT₁

The $\overline{INT_1}$ pin is an interrupt input pin. The $\overline{INT_1}$ interrupt request bit (bit 7 of address $00FE_{16}$) is set to "1" when the input level of this pin changes from "H" to "L". This input level is read into bit 1 of the timer 4 and 5 mode register (address $00F8_{16}$).

(10) INT₂ (INT₂/P3₂)

The $\overline{\text{INT}_2}$ pin is an interrupt input pin common with P3₂. When P3₂'s directional register is set for input ("0"), this pin can be used as an interrupt input. The $\overline{\text{INT}_2}$ interrupt request bit (bit 1 of address $00FE_{16}$) is automatically set to "1" when the input level of this pin changes from "H" to "L".

11) CNTR

The CNTR pin is an I/O pin of timers 4 and 5. The input level is read into bit 0 of the timer 4 and 5's mode register (address 00F8₁₆).




Fig.21 Block diagram of ports P0~P3




Fig.22 Block diagram of ports P3, P4, CNTR, and INT₁

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROCESSOR MODE

By changing the contents of the processor mode bit (bit 0 and 1 of address $00FF_{16}$), three different operation modes can be selected; single-chip mode, memory expanding mode and microprocessor mode. In the memory expanding mode and microprocessor mode, ports $P0\sim P2$ can be used as multiplexed I/O for address, data and control signals, as well as the normal functions of the I/O ports. The function of the X_{OUT} pin can also be changed. For more details see Figure 24.

The memory map of the single-chip mode is illustrated in Figure 1, and the other modes are shown in Figure 23. By connecting the CNV_{SS} to V_{SS} , all three modes can be selected through software by changing the processor mode register. Connecting CNV_{SS} to V_{CC} automatically forces the microcomputer into microprocessor mode. The three different modes are explained as follows:




Fig.23 External memory area in processor mode

(1) Single-chip mode [00]

The microcomputer will automatically be in the single-chip mode when started from reset, if CNV_{SS} is connected to V_{SS} . Ports $\text{P0} \sim \text{P2}$ will work as original I/O ports.

(2) Memory expanding mode [01]

The microcomputer will be changed to the memory expanding mode if CNV_{SS} is connected to V_{SS} and the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient. Ports P0 and P1 are used as address output with the original I/O function lost. Port P2 is used as $D_7 \sim D_0$ data I/O with the original I/O function lost. Port P1_x and P1_s works as R/W and ϕ .

(3) Microprocessor mode [10].

After connecting CNV $_{\rm SS}$ to V $_{\rm CC}$ and initiating a reset, the microcomputer will automatically default to this mode. This mode is the same as the memory expanding mode except that the internal ROM is disable and external ROM is needed. The relationship between the input level of the CNV $_{\rm SS}$ and the processor mode is shown in Table 2.

The SYNC signal is output from the X_{OUT} pin in every mode except the single-chip mode, when 10V is supplied to the \overline{RESET} pin or when bit 5 of the LCD mode register is set to "1". The SYNC signal becomes a synchronous signal that goes to "H" level while the Op code is being fetched. When the SYNC output signal is selected, the original function of the X_{OUT} pin is lost. In addition, if LM $_7$ =1 and SM $_6$ =0, the SYNC signal is not output from the X_{OUT} pin.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig.24 Processor mode and functions of ports P0~P2 and X_{OUT}

Note 1: In order to use X_{OUT} pin as SYNC output, put $\overline{\text{RESET}}$ to 10V or set bit 5 of the address 00F5₁₆ to "1".

When LM7=1 and SM6=0, X_{OUT} does not output SYNC.

Table 2 Relationship between CNV_{SS} pin input level and processor mode

CNVss	Mode	Explanation	
V _{ss}	Single-chip mode	The single-chip mode is set by the reset.	
	Memory expanding mode	All modes can be selected by changing the processor mode bit with the program.	
	Microprocessor mode		
V _{CC}	Microprocessor mode	The microprocessor mode is set by the reset.	

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATING CIRCUIT

The M50930-XXXFP has two internal clock generating circuit. Figure 27 shows a block diagram of the clock generating circuit. Normally, the frequency applied to the clock input pin $X_{\rm IN}$ divided by four is used as the internal clock (timing output) ϕ . Bit 7 of LCD mode register can be used to switch the internal clock ϕ to 1/2 the frequency applied to the clock input pin $X_{\rm CIN}$.

Figure 25 shows a circuit example using a ceramic (or crystal) oscillator. Use the manufacture's recommended values for constants such as capacitance which will differ depending on each oscillator. When using an external clock signal, input form the $X_{IN}(X_{CIN})$ pin and leave the $X_{OUT}(X_{COUT})$ pin open. A circuit example is shown in Figure 26.

The M50930-XXXFP has two low power dissipation modes; stop and wait. The microcomputer enters a stop mode when the STP instruction is executed. The oscillator (both $X_{\rm IN}$ clock and $X_{\rm CIN}$ clock) stops with the internal clock ϕ held at "H" level. In this case timer 1 and timer 2 are forcibly connected and $\phi/4$ is selected as timer 1 input. Before executing the STP instruction, appropriate values must be set in timer 1 and timer 2 to enable the oscillator to stabilize when restarting oscillation. Before executing the STP instruction, the timer 1 count stop bit must be set to supply ("0"), timer 1 interrupt enable bit and timer 2 interrupt enable bit must be set to disable ("0"), and timer 2 interrupt request bit must be set to no request ("0").

Oscillation is resarted (release the stop mode) when INT_1 , INT_2 , or serial I/O interrupt is received. The interrupt enable bit of the interrupt used to release the stop mode must be set to "1". When restarting oscillation with an interrupt, the internal clock ϕ is held "H" until timer 2 overflows and is not supplied to the CPU. When oscillation is restarted by reset, "L" level must be kept to the RESET pin until the oscillation stabilizes because no wait time is generated.

The microcomputer enters a wait mode when the WIT instruction is executed. The internal clock ϕ stops at "H" level, but the oscillator does not stop. ϕ is re-supplied (wait mode release) when the microcomputer is reset or when it receives an interrupt. Instructions can be executed immediately because the oscillator is not stopped. The interrupt enable bit of the interrupt used to reset the wait mode must be set to "1" before executing the WIT instruction.

Low power dissipation operation is also achieved when the $X_{\rm IN}$ clock is stopped and the internal clock ϕ is generated from the $X_{\rm CIN}$ clock (45 μ A Typ. at f($X_{\rm CIN}$)=32kHz). $X_{\rm IN}$ clock oscillation is stopped when the bit 6 of LCD mode register (address 00F6₁₆) is set and restarted when it is cleared. However, the wait time until the oscillation stabilizes must be generated with a program when restarting. An "L" level must be kept to the RESET pin until the oscillation stabilizes when resetting while the $X_{\rm IN}$ clock is stopped. Figure 28 shows the transition of states for the system clock.




Fig.25 External ceramic resonator circuit




Fig.26 External clock input circuit




Fig.27 Block diagram of clock generating circuit




Fig.28 Transition of states for the system clock

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

≪An example of flow for system

```
Power on Reset
             Clock X oscillation
 operation
             Internal system clock start (X \rightarrow 1/4 \rightarrow \phi)
             Program start from \overline{\text{RESET}} vector......X<sub>C</sub> oscillation(SM<sub>5</sub>= 1, SM<sub>6</sub>= 1)
 Normal
                          Normal program
                                                    ←Operating at 4 MHz
Operation on the clock function only
             Clock for clock function X_C power down (LM<sub>6</sub>: 0 \rightarrow 1)
             Internal clock \phi source switching X(4 MHz)\rightarrowX<sub>CLK</sub>(32.768kHz)(LM<sub>7</sub>: 0 \rightarrow 1)
             Clock X halt(X<sub>C</sub> in operation)(SM<sub>6</sub>: 0)
             Internal clock halt(WIT instruction)
             Timer 1 (clock count) overflow
            Internal clock operation start (WIT instruction released)
                          Clock processing routine
                                                               ← Operating at 32, 768kHz
             Internal clock half (WIT instruction)
            Interrupts from \overline{INT_1}, timer 2, timer 3 or serial I/O, \overline{INT_2}, Key on wake up
            Internal clock operation start (WIT instruction released)
Return from clock function
            Program start from interrupt vector
            Unsystem clock X oscillation start (SM<sub>6</sub>: 1)
                          Oscillation rise time routine (software)
                                                                                ←Operating at 32, 768kHz
            Internal clock \phi source switching (X_C \rightarrow X)(LM_7: 1 \rightarrow 0)
                          Normal program
                                                    →Operating at 4MHz
R A M backup function
                          STP instruction preparation (pushing register)
                          Timer 1, and timer 2 interrupt disable, timer 2 interrupt request clear (TM_6 = 0, IM_6 = 0).
                          Timer 1 count stop bit resetting (TM_5 = 0)
                         Clock X and clock for clock function X<sub>C</sub> halt (STP instruction)
                         RAM backup status
R A M backup function
            Interrupts from INT1 or serial I/O, INT2, Key on wake up
            Clock X and clock for clock function X<sub>C</sub> oscillation start
            Timer 2 overflow (X/16 \text{ or } X_C/8 \rightarrow \text{timer } 1 \rightarrow \text{timer } 2)
            (Automatically connected by the hardware)
            Internal system clock start (X/4 or X_C/2 \rightarrow \phi)
            Program start from interrupt vector
Return from
                         Normal program
```






Fig.29 Timing diagram of the changing system clock

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROGRAMMING NOTES

- (1) The frequency ratio of the timer is 1/(n+1).
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) When the timer 4 and the timer 5 are used at event counter mode, read the contents of these timers either while the input of the these timers are not changing or after timer 4, 5 count stop bit (bit 6 of address 00F8₁₆) is set to "1".
 - Also, when the timer 1, timer 2, or timer 3 is input the clock except $\phi/4$ or it divided by timer, control the same as above.
- (4) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC,CLC, or CLD instructions are executed.
- (5) A NOP instruction must be used after the execution of a PLP instruction.
- (6) When LCD turn-on bit (bit 3 of address 00F5₁₆) of the LCD mode register is "1", don't stop the timers or count source for timers.
- (7) The serial I/O counter must be initialized (write to 00F7₁₆) after switching the transfer clock source.
- (8) When using an external clock as the transfer clock source, the serial I/O counter must be initialized while the external clock is at "H" level.
- (9) The timer 1 and timer 2 must be set the necessary value immediately before the execution of a STP instruction.
- (10) When using pins P3₀ and P3₁ as clock I/O pins, the pull-up option must not be used.
- (11) Notes on controlling the clock generation circuit
- When system clock is changed X_{IN}/4 to X_{CIN}/2, set LM₇ to "1" after oscillation is stable by the software in side of clock X_C.
- When system clock is changed X_{CIN}/2 to X_{IN}/4, set LM₇ to "0" after oscillation is stable by the software in side of clock X.
- When SM₅ is "0" or when LM₇ is "0" and SM₆ is "0", LM₆ is automatically set to "0" by the hardware.
- When system clock selection bit (bit 7 of address 00F5₁₆) of the LCD mode register is "1", don't set SM₅ to "0"
- In single-chip mode, the X_{OUT} pin uses as X_{OUT} output except setting value of LM₅.
- The other than single-chip mode and the input voltage for RESET pin is 10V, X_{OUT} pin uses as SYNC output except setting value of LM₅.

Just for reference, timing diagram of the changing system clock are shown in Figure 29.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mark specification form
- (3) ROM data EPROM 3sets
 Write the following option on the mask ROM confirmation
 from
- Port P0 pull-up transistor bit
- Port P1 pull-up transistor bit
- Port P2 pull-up transistor bit
- Port P3 pull-up transistor bit
- Port P35/Sour output format
- CNTR pin pull-up transistor (M50932-XXXFP only)

MITSUBISHI MICROCOMPUTERS

M50930-XXXFP.M50931-XXXFP M50932-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3~7	V
Vı	Supply voltage for LCD V _{L1} ~V _{L3}] .	$-0.3 \sim V_{cc} + 0.3$	V
Vı	Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , X _{IN}		-0.3~V _{cc} +0.3	V
Vı	Input voltage INT ₁ , CNV _{SS}		⁻ −0.3~7	V
Vı	Input voltage RESET, CNTR	Output transistor are "off"	-0.3~13	V
Vo	Output voltage $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$ $P3_0 \sim P3_7$, $COM_0 \sim COM_3$, $SEG_0 \sim SEG_{31}$ X_{OUT}		-0.3~V _{cc} +0.3	V
Vo	Output voltage CNTR		−0. 3~ 7	V
Pd	Power dissipation	T _a = 25°C	300	mW
Topr	Operating temperature		−10~70	°C
Tstg	Strage temperature		−40~125	°C

RECOMMENDED OPERATING CONDITIONS (V_{CC}=2.7~5.5V, V_{SS}= 0 V, T_A=-10~70°C, unless otherwise noted)

0	Parameter	0		Limits		
Symbol	Parameter	Conditions	Min.	Nom.	Max.	Unit
		f(X _{IN})=4.3MHz	4.5		5.5	
V _{cc}	Supply voltage (Note 1)	f(X _{IN})=1.1MHz	2.7		5.5	٧
Vss	Supply voltage			0		V
	"H" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇					
VIH	P3 ₀ , P3 ₁ (Note 2)		0.7V _{GG}		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V
VIH	P3 ₃ ~P3 ₇ (Note3), P4 ₀ ~P4 ₇	· ·	0. /Vcc		V _{CC}	V
	RESET, XIN, CNVSS					
V _{IH}	"H" input voltage P2 ₀ ~P2 ₇ , P3 ₂ , P3 ₆ (Note 4)		0.74Vcc		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V
V IH	INT ₁ , CNTR		0.74V _{CC}		V _{CC}	V .
	"L" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇					
V_{IL}	P3 ₀ , P3 ₁ (Note 2)		0		0.3V _{GG}	V
VIL	P3 ₃ ~P3 ₇ (Note 3), P4 ₀ ~P4 ₇				0.3000	•
	CNV _{SS}					
VIL	"L" input voltage P2 ₀ ~P2 ₇ , P3 ₂ , P3 ₆ (Note 4)		0		0. 26V _{CC}	V
V IL	INT ₁ , CNTR		0		0. 20 V CC	
V _{IL}	"L" input voltage RESET		0		0.12V _{CC}	V
VIL	"L" input voltage X _{IN}		0		0.16V _{cc}	V
	"H" output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇				-2	mΑ
Іон	P3₀~P3₁ (Note 5), X _{OUT}					ША
1	"L" peak output current P00~P07, P10~P17, P20~P27				10	mA
loL(peak)	P3 ₀ ~P3 ₇ , CNTR, X _{OUT} (Note 6)				10	
	"L" average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇					
loL(avg)	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇				5	mA
	CNTR, X _{OUT} (Note 7)					
f(X _{IN})	Clock oscillating frequency (Note 8)	V _{CC} =4.5∼5.5V	64		4300	kHz
	Clock oscillating frequency (Note 6)	V _{CC} =2.7~5.5V	64		1100	N112
f(X _{CIN})	Clock oscillating frequency for clock function (Note 8)		32		50	kHz

Note 1 When only maintaining the RAM data, minimum value of V_{CC} is 2 V.

- 2 When using port P3₁ as X_{CIN} , 0.85 $V_{CC} \le V_{IH} \le V_{CC}$, $0 \le V_{IL} \le 0$.15 V_{CC} for port P3₁.
- 3 In this case of using port P36 as normal input.
- 4 In this case of using port P36 as CLK input.
 - Especially when the input oscillation frequency is more than 50kHz, recommend the following:
- 0.8V_{CC}≤V_{IH}≤V_{CC}, 0 ≤V_{IL}≤0.2V_{CC}

 The total of I_{OH} of port P0, P1, P2, P3 and X_{OUT} should be 35mA max.

 The total of I_{OL} (peak) of port P0, P1, P2, P3 should be 55mA max, and the total of I_{OL} (peak) of port P3, CNTR, and X_{OUT} should be 45mA max.
- 7 IoL (avg) is the average current in 100ms.
- 8 When changing the contents of the most significant bit at address 00F5₁₆, $f(X_{IN})$ needs the following range: $f(X_{IN}) > 3f(X_{CIN})$.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERICS (V_{ss}= 0 V, T_a=-10~70°C, unless otherwise noted)

Symbol		Parameter	Test co	nditions		Limits		Uni
					Min.	Тур.	Max.	
он		~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,	V _{CC} =5V, I _{OH} =-2mA		3			V
ОН	P3 ₀	~P3 ₇ (Note 9)(Note10)	V _{CC} =3V, I _{OH} =-0,7mA		2			
он	"H" output voltage X _{OU1}	<u>.</u>	V _{CC} =5V, I _{OH} =-1.5mA		3			V
ОН	11 output voitage Xou		V _{CC} =3V, I _{OH} =-0. 3mA		2			· ·
,	"L" output voltage P0 ₀ ~	~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇	V _{CC} =5V, I _{OL} =10mA				2	· v
OL.	. P3₀~	P3 ₇ (Note10), CNTR	V _{CC} =3V, I _{OL} =3mA				. 1	V
,	"L" output voltage X _{OUT}		V _{CC} =5V, I _{OL} =1.5mA				2	V
oL	L bulput voitage Xout		V _{CC} =3V, I _{OL} =0.3mA				1	v
, ,,	Uniterrate INT CNITE		V _{CC} =5V		0.25		1	· v
$V_{T+}-V_{T-}$	Hysteresis INT ₁ , CNTR		V _{CC} =3V		0.15		0.7	·V
,			When used as	V _{CC} =5V		0.5		.,
' _{T+} -V _{T-}	Hysteresis P3 ₆ Hysteresis P3 ₁		CLK input	V _{CC} =3V		0.4		٧
			When used as	V _{CC} =5V		0.7		
'T+-VT-			X _{CIN} input	V _{cc} =3V		0.5		V
			V _{CC} =5V			0.5		
' _{T+} -V _{T-}	Hysteresis P2 ₀ ~P2 ₇ , P3 ₂		V _{CC} =3V	 		0.4		V
			V _{CC} =5V			0.5	0.7	
_{T+} V _{T-}	Hysteresis RESET		V _{CC} =3V			0.35		
	Hysteresis X _{IN}		V _{CC} =5V		-	0.5		
/ _{T+} V _{T-}			V _{cc} =3V			0.35		٧
	"L" input current P40~P47 (except reset state)		V _{CC} =5V					
	[P0₀~P0₂, P1₀~P1₂, P2₀~P2₂, P3₀~P3; CNTR (Note 12)} without pull-up Tr. CNTR (Note 11), ĪNT₁, ĀESET, X _{IN}						-5	
IL			V _{CC} =3V					μF
			V ₁ =0V				-4	
	"L" input current {P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ .		 		-30	70	-140	
IL	CNTR (Note 12) with pull-up Tr.		V _{CC} =3V, V _I =0V		-6	-25	-45	μI
		(trate 12), than part up the	V _{CC} =5V, V _I =0V V _{CC} =5V, V _{L3} =5V, V _I =0V		-30	25	-140	
IL	"L" input current P40~	P4 ₇ (at reset state)	V _{CC} =3V, V _{L3} =3V, V _I =0V		-6	·	-45	μA
	"LI" input ourrent D4 a	P4 ₇ (except reset state)	V _{CC} =5V			-	. 43	
		P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,					5	
ІН		P3 ₇ , CNTR, INT ₁ , RESET,	V _i =5V					μF
	X _{IN}	. 6/1 6/1/1/1 1/1/1 1/1/1	V _{cc} =3V				4	
			V _i =3V	T	_			
ін	"H" input current P40~	P4 ₇ (at reset state)	V _{CC} =5V, V _{L3} =5V, V _I =5V				5	μΙ
			V _{CC} =3V, V _{L3} =3V, V _i =			200	4	
R _{СОМ}	Output impedance CO	M ₀ ~COM ₃	$V_{L1} = V_{CC}/3$ $V_{L2} = 2V_{L1}$	V _{cc} =5V	30	200	2000	Ω
			V _{L3} =V _{CC}	V _{cc} =3V	70	500	4000	
R _s	Output impedance SEG	G₀∼SEG₃₁	Other COM, SEG			2		٠k۵
			pins are opend.	V _{CC} =3V		3		
ţ			f(X _{IN})=4MHz, V _{CC} =5			3	6	m
	Supply oursest		$f(X_{IN})=1MHz, V_{CC}=3$	V		0.4		
cc	Supply current (at operation)	Output pin are opened. RESET, P0 ₀ ~P0 ₇ ,	T _a =25°C X _{IN} =0V	V _{cc} =5V		45		
	, ·	P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,	$\begin{array}{l} T_{A}{=}25^{\circ}C\\ X_{IN}{=}0V\\ f(X_{CIN}){=}32.8kHz\\ at low power mode\\ (LM_{6}{=}1) \end{array}$	V _{CC} =3V		18		μι
		and P3 ₀ ~P3 ₇ are	f(X _{IN})=4MHz, V _{CC} =5	V		1		
	}	connected to V _{CC} . Except the above pins	$f(X_{IN}) = 1 MHz, V_{CC} = 3$			0. 2		m.
	Supply current	are connected to V _{ss} .		T				
cc	(at wait state)	However, X _{IN} and X _{CIN}	$\begin{array}{l} T_{a}{=}25\mathrm{C} \\ X_{\mathrm{IN}}{=}0V \\ \mathrm{f}(X_{\mathrm{CIN}}){=}32.8\mathrm{kHz} \\ \mathrm{at\ low\ power\ mode} \\ (LM_{6}{=}1) \end{array}$	V _{CC} =5V		20	- 60	
		are input signal according	f(X _{CIN})=32,8kHz at low power mode					μι
		to the conditions.	(LM ₆ =1)	V _{cc} =3V		4	12	
	Supply ourrent		f(X _{IN})=0	Ta=25℃		0.1	1	
cc	Supply current		f(X _{CIN})=0 V _{CC} =5V	T _a =70℃			10	μΙ
/ _{RAM}	RAM retention voltage		$f(X_{IN}) = 0, f(X_{CIN}) = 0$		2		5.5	V

Note 9 Except when the output type of $P3_5$ is N-channel open drain (mask option).



¹⁰ If P3 $_0$ is used as X_{COUT} , capability of load driving is lower than the above. 11 for M50930-XXXFP and M50931-XXXFP

¹² for M50932-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS Memory expanding mode and microprocessor mode $(v_{cc}=5v\pm10\%, v_{ss}=0.v, \tau_a=25\%)$

Symbol	Parameter	Test conditions		Limits		
Symbol	Parameter	lest conditions	Min.	Тур.	Max.	Unit
t _{SU} (P2D−φ)	Port P2 input setup time		270			ns
t _{su} (P3D−φ)	Port P3 input setup time		270			ns
t _{SU} (P4D−φ)	Port P4 input setup time		270			ns
	INT INT automated along the standard state.		1			μs
t _{WI}	INT ₁ , INT ₂ external clock input pulse width	V _{CC} =2.7V	4			μs
	DECET and and all all all and and an idah. (Alasa 12)		2			μs
twe	RESET external clock input pulse width (Note 13)	V _{CC} =2.7V	. 8			μs
t _h (<i>ϕ</i> —P2D)	Port P2 input hold time		20			ns
t _h (<i>ϕ</i> -P3D)	Port P3 input hold time		20			ns
t _h (φP4D)	Port P4 input hold time		20			ns
tc	External clock input cycle time (X _{IN} pin)		250			ns
t _W	External clock input pulse width (X _{IN} pin)		75			ns
t _r	External clock rising edge time (X _{IN} pin)				25	ns
tf	External clock falling edge time (X _{IN} pin)	·			25	ns
too	External clock input cycle time (P3 ₁ /X _{CIN} pin, X _{CIN})		20			μs
twc	External clock input pulse width (P3 ₁ /X _{CIN} pin, X _{CIN})		- 5			μs
trc	External clock rising edge time (P3 ₁ /X _{CIN} pin, X _{CIN})				6.2	μs
tfc	External clock falling edge time (P3 ₁ /X _{CIN} pin, X _{CIN})				6.2	μs

Note 13: Hold RESET to "L" level while eight or more rise pulses are input from X_{IN}.

SWITCHING CHARACTERISTICS Memory expanding mode and microprocessor mode ($v_{cc}=5v\pm10\%$, $v_{ss}=0v$, $\tau_a=25^{\circ}$)

Symbol	Parameter	T4 disi	Limits			
Symbol Farameter		Test conditions	Min.	Тур.	Max.	Unit
t _d (<i>ϕ</i> −P0A)	Port P0 address output delay time				250`	ns
t _d (<i>ϕ</i> P1A)	Port P1 address output delay time				250	ns
t _d (ø-P2Q)	Port P2 data output delay time				330	ns
t _d (ø−P2QF)	Port P2 data output delay time				300	ns
t _d (<i>φ</i> −R/W)	R/W signal output delay time	Fig. 30			tcyc/4 +200	ns
t _d (φ-R/WF)	R/W signal output delay time				250	, ns
td (ø-SYNC)	SYNC signal output delay time				250	ns
t _d (<i>φ</i> −P3Q)	Port P3 data output delay time				250	ns





Fig.30 Port P0, P1, P2, P3, SYNC (X_{OUT}) test circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER


TIMING DIAGRAMS

In memory expanding mode and microprocessor mode



MITSUBISHI MICROCOMPUTERS

M50930-XXXFP,M50931-XXXFP M50932-XXXFP



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M50940-XXXSP and the M50941-XXXSP are single-chip microcomputer designed with CMOS silicon gate technology. Both are housed in a 64-pin shrink plastic molded DIP

These single-chip microcomputers are useful for business equipment and other consumer applications.

In addition to their simple instruction set, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

The differences between the M50940-XXXSP and the M50941-XXXSP are noted below. The following explanations apply to the M50940-XXXSP. Specification variations for other chips, these are noted accordingly.

Type name	ROM size	RAM size
M50940-XXXSP	4096 bytes	128 bytes
M50941-XXXSP	8192 bytes	192 bytes

The differences between the M50940-XXXSP and the M50940-XXXFP are the package outline and the power dissipation ability (absolute maximum ratings).

DISTINCTIVE FEATURES

Number of book instructions......

•	Number of ba	SIC IIISUUCIIOIIS
•	Memory size	ROM4096 bytes (M50940-XXXSP)
		8192 bytes (M50941-XXXSP)
		RAM 128 bytes (M50940-XXXSP)
		192 bytes (M50941-XXXSP)
•	Instruction exe	ecuting time

······· 2μs (minimum instructions, at 4MHz frequency)

• Single power supply $f(X_{IN})=4MHz$ $5V\pm10\%$ $f(X_{IN})=1MHz$ $3\sim5.5V$

 Power dissipation normal operation mode (at 4MHz frequency) ···· 15mW

• Interrupt ····· 8 types, 5 vectors

8-bit timer ------ 3 (2 when used as serial I/O)

• 16-bit timer ············ 1 (Two 8-bit timers make one set)

High-voltage programmable I/O ports (Port P2)8
 Serial I/O (8-bit)1


 Two clock generator circuits (One is for main clock, the other is for clock function)

APPLICATION


Microwave oven, Air conditioner, Fan heater Office automation equipment, Copying machine, Medical

Office automation equipment, Copying machine, Medical instruments

VCR, TV, Audio-visual equipment







MITSUBISHI MICROCOMPUTERS

M50940-XXXSP/FP M50941-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M50940-XXXSP

Parameter			Functions		
Number of basic instructions			69		
Instruction execution time			2μs (minimum instructions, at 4MHz frequency)		
Clock frequency			4. 2MHz (main clock input), 32kHz (for clock function)		
	ROM	,	4096bytes (8192bytes for M50941-XXXSP)		
Memory size	RAM		128bytes (192bytes for M50941-XXXSP)		
	P0, P1	Output	8-bit×2		
	P2	1/0	8-bit×1		
Input/Output port	P3, P4	1/0	8-bit×2		
•	· IN	Input	8-ch analog input (This port is in common with 8-bit parallel digital input)		
	R	Input	4-bit×1		
Serial I/O			8-bit×1		
T:			8-bit timerX3, (2 when serial I/O is used)		
Timers			16-bit timerX1, (combination of two 8-bit timers)		
Subroutine nesting			64 Levels (max) (96 Levels (max.) for M50941-XXXSP)		
Interrupts			Two external interrupts, three timer interrupts (or two timers, one serial I/C		
Clock generating circuit	1		Two built-in circuits (ceramic or quartz crystal oscillator)		
Supply voltage			$5V\pm10\%$ (at f(X _{IN})=4MHz), $3.0\sim5.5V$ (at f(X _{IN}) ≤1.0 MHz)		
· .	At high-speed operati	on	15mW (at f (X _{IN})=4MHz)		
Power dissipation	At low-speed operation	on	0.3mW (at f (X _{CIN})=32kHz)		
	At stop mode		1µA (at clock stop)		
			5V (port P3, P4)		
Input/Output	Input/Output voltage		V _{CC} -36V (port P0, P1, P2)		
characteristics			-12mA (port P0, P1, P2: high-voltage P-channel open drain output)		
Output current			-5~+10mA (port P3, P4: CMOS tri-state output)		
Memory expansion			Possible		
Operating temperature	range		-10~70°C		
Device structure			CMOS silicon gate		
Destant	M50940-XXXSP, M509	941-XXXSP	64-pin shrink plastic molded DIP		
Package	M50940-XXXFP, M509	941-XXXFP	72-pin plastic molded QFP		

MITSUBISHI MICROCOMPUTERS

M50940-XXXSP/FP M50941-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ output	Functions
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V±10% to V _{CC} , and 0V to V _{SS} .
CNVss	CNV _{SS}		This is usually connected to V _{SS} .
V _P	Pull-down voltage	Input	This is the input voltage pin for the pull-down transistor of ports P0, P1 and P2.
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillatior to stabilize, this "L" condition should be maintained for the required time.
XIN	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, an
X _{OUT}	Clock output	Output	external ceramic or a quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the clock source should be connected the X_{IN} pin and the X_{OUT} pin should be left open.
φ	Timing output	Output	This is the timing output pin.
X _{CIN}	Clock input for clock function	Input	This is the I/O pins of the clock generating circuit for the clock function. To control generating frequency, an external ceramic or quartz crystal oscillator is connected between the X_{CIM} and X_{COUT} pins. If an external clock is used, the clock source should be connected to the X_{CIM} pin and the X_{COUT} pin should be left open.
Х _{соит}	Clock output for clock function	Output	This clock can be used as a program controlled the system clock.
P0 ₀ ∼P0 ₇	Output port P0	Output	Port P0 is an 8-bit output port. Output structure is high-voltage P-channel open drain. A pull-down transistor is built-in between the V _P pin and this port. At reset, this port is set to a "L" level.
P1 ₀ ~P1 ₇	Output port P1	Output	Port P1 is an 8-bit output port and has basically the same functions as port P0.
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is P-channel open drain. A pull-down transistor is built-in between the V _P pin and this port.
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port with CMOS tri-state output. The other functions are basically the same as port P2. P3 ₀ , P3 ₁ , P3 ₂ and P3 ₃ pins are in common with INT ₂ , INT ₁ , T ₂ , and T ₁ , respectively. When serial I/O is used, P3 ₇ , P3 ₆ , P3 ₅ , and P3 ₄ work as $\overline{S_{RDY}}$, CLK, S_{OUT} , and S_{IN} , pins, respectively.
P4 ₀ ~P4 ₇	I/O port P4	1/0	Port P4 is an 8-bit I/O port with CMOS tri-state output. The other functions are basically the same as port P2.
R ₀ ~R ₃	Input port R	Input	Port R is a 4-bit input port.
IN ₀ ~IN ₇	Analog input port IN	Input	Port IN is the analog input pin to the A-D converter. It also has a dual function and works as a normal input port.
AV _{CC}	Voltage input for A-D		This is the power supply input pin for the A-D conveter.
V _{REF}	Reference voltage input	Input	This is the reference voltage input pin for the A-D conveter.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

MEMORY

A memory map for the M50940-XXXSP is shown in Figure 1. Addresses $F000_{16}$ to $FFFF_{16}$ are assigned to the built-in ROM area which consists of 4096 bytes (8192 bytes for M50941-XXXSP). Addresses $FF00_{16}$ to $FFFF_{16}$ are a special address area (special page). By using the special page addressing mode of the JSR instruction, subroutines addressed on this page can be called with only 2 bytes. Addresses $FFF4_{16}$ to $FFFF_{16}$ are vector addresses used for

the reset and interrupts (see interrupt chapter). Addresses 0000₁₆ to 00FF₁₆ are the zero page address area. By using the zero page addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required.

The RAM, I/O port, timer, etc. addresses are already assigned for the zero page. Addresses 0000₁₆ to 007F₁₆ are assigned for the built-in RAM which consists of 128 bytes (192 bytes for M50941-XXXSP) of static RAM. This RAM is used as the stack during subroutine calls and interrupts, in addition to data storage.




Fig.1 Memory map

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 2.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the micro-computer. Data operations such as data transfer, input/out-put, etc., is executed mainly through the accumulator.

INDEX REGISTER X (X)

The index register X is an 8-bit register. In the index regsiter X addressing mode, the value of the OPERAND added to the contents of the index register X specifies the real address. When the T flag in the processor status register is set to "1", the index register X itself becomes the address for the second OPERAND.

INDEX REGSITER Y (Y)

The index register Y is an 8-bit register. In the index register Y addressing mode, the value of the OPERAND added to the contents of the index register Y specifies the real address




Fig.2 Register structure

M50940-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

STACK POINTER (S)

The stack pointer is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subroutine calls. The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

When an interrupt occurs, the higher 8 bits of the program counter is pushed into the stack first, the stack pointer is decremented, and then the lower 8 bits of the program counter is pushed into the stack. Next the contents of the processor status register is pushed into the stack. When the return from interrupt instruction (RTI) is executed, the program counter and processor status register data is popped off the stack in reverse order from above.

The Accumulator is never pushed into the stack automatically, so a Push Accumulator instruction (PHA) is provided to execute this function. Restoring the accumulator to its previous value is accopmlished by the Pop Accumulator instruction (PLA). It is executed in the reverse order of the PHA instruction.

The contents of the Processor Status Register (PS) are pushed and popped to and frome the stack with the PHP and PLP instructions, respectively.

During a subroutine call, only the Program Counter is pushed into the stack. Therefore, any registers that should not be destroyed should be pushed into the stack manually. To return from a subroutine call, the RTS instruction is used.

PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L . The program counter is used to indicate the address of the next instruction to be executed.

PROCESSOR STATUS REGISTER (PS)

The 8-bit PS is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flag (C), Zero flag (Z), Overflow flag (V) or the Negative flag (N). Each bit of the register is explanined below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic Logic Unit (ALU) immediately after an operation. It is also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting and clearing this flag.

2. Zero flag (Z)

This flag is used to indicate if the immediate operation generated a zero result or not. If the result is zero, the zero falg will be set to "0". If the result is not zero, the zero flag will be set to "1".

3. Interrupt disable flag (I)

This falg is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt is accepted, this flag is automatically set to "1" to prevent from other interrupts until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is "0", the operations are executed in binary. Decimal correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

When the BRK instruction is executed, the same operations are performed as in an interrupt. The address of the interrupt vector of the BRK instruction is the same as that of the lowest priority interrupt. The contents of the B flag can be checked to determine which condition caused the interrupt. If the BRK instruction caused the interrupt, the B flag will be "1", otherwise it will be "0".

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i.e., operation results between memories 1 and 2 are stored in the accumulator). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the T flag, respectively.

7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a signed binary number. When the result exceeds +127 or -128, the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the V flag. The overflow flag is reset by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the N flag. There are no instructions for directly setting or resetting the N flag.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

INTERRUPT

The M50940-XXXSP can be interrupted from eight sources; $\overline{INT_1}$, timer 1 or A-D, timer 2, timer 3 or serial I/O, and the $\overline{INT_2}$ or BRK instruction.

The value of bit 2 of the serial I/O mode register (address $00F6_{16}$) determines whether the interrupt is from timer 3 or from serial I/O. When bit 2 is "1" the interrupt is from serial I/O, and when bit 2 is "0" the interrupt is from timer 3. Also, when bit 2 is "1", parts of port 3 are used for serial I/O. Bit 3 of the A-D control register (address $00F3_{16}$) determines if an interrupt is from timer 1 or from the A-D. When bit 3 is "0", the interrupt is from timer 1, when bit 3 is "1" the interrupt is from the A-D. These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same function as an interrupt.

When an interrupt is accepted, the contents of certain registers are pushed into specified locations, (as discussed in the stack pointer section) the interrupt disable flag (I) is set, the program jumps to the address specified by the interrupt vector, and the interrupt request bit is cleared automatically. The Reset interrupt is the highest priority interrupt and can never be inhibited. Except for the Reset interrupt, all interrupt are inhibited when the interrupt disable flag is set to "1". All of the other interrupts can further be

controlled individually via the interrupt control register shown in Figure 3. An interrupt is accepted when the interrupt enable bit and the interrupt request bit are both "1" and the interrupt disable flag is "0". The interrupt request bits are set when the following conditions occur:

- (1) When the $\overline{INT_1}$ or $\overline{INT_2}$ pins go from "H" to "L"
- (2) When the contents of timer 1, timer 2, timer 3 (or the serial I/O counter) go to "0".

These request bits can be reset by the program but can not be set

Since the BRK instruction and the $\overline{\text{INT}_2}$ interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if $\overline{\text{INT}_2}$ generated the interrupt.

Table 1. Interrupt vector address and priority.

Interrupt	Priority	Vector address
RESET	1	FFFF ₁₆ , FFFE ₁₆
INT ₁	2	FFFD ₁₆ , FFFC ₁₆
Timer 1 or A-D	3	FFFB ₁₆ , FFFA ₁₆
Timer 2	4	FFF9 ₁₆ , FFF8 ₁₆
Timer 3 or serial I/O	5	FFF7 ₁₆ , FFF6 ₁₆
INT ₂ (BRK)	6 .	FFF5 ₁₆ , FFF4 ₁₆




Fig.3 Interrupt control

SINGLE-CHIP S.RIT CMOS MICROCOMPUTER

TIMER

The M50940-XXXSP has five timers; timer 1, timer 2, timer 3, timer 4 and timer 5. Since P_3 (in serial I/O mode) and timer 3 use some of the same architecture, they cannot be used at the same time (see serial I/O section). The count source for each timer can be selected by using bit 2, 3 and 4 of the timer control register (address $00FF_{16}$), as shown in Figure 5. For more details about timer 4 and timer 5, see the PWM section.

A block diagram of timer 1 through 5 is shown in Figure 5. All of the timers are down count timers and have 8-bit latches. When a timer counter reaches "0", the contents of the reload latch are loaded into the timer and the next count pulse is input to a timer. The division ratio of the timers is 1/(n+1), where n is the contents of the timer latch. The timer interrupt request bit is set to "1" at the next clock pulse after the timer reaches "0". The interrupt and timer control registers are located at addresses $00FE_{16}$ and $00FF_{16}$, respectively (see Interrupt section). The starting/stopping of timer 1 can be controlled by bit 5 of the timer control regsiter. If bit 5 (address $00FF_{16}$) is "0", the timer starts counting and when bit 5 is "1", the timer stops.

After a STP instruction is executed, timer 2, timer 1, and the clock (ϕ divided by 4) are connected in series (regardless of the status of the 2 through 3 of the timer control register). This state is canceled if the timer 2 interrupt request bit is set to "1", or if the system is reset. Before the STP instruction is executed, bit 5 of the timer control register (timer 1, count stop bit), and bit 4 of interrupt control register (timer 2 interrupt enable bit) bit 6 of the timer control register (timer 1 interrupt enable bit) must be set to "0". For more details on the STP instruction, refer to the oscillation circuit section.




Fig.4 Structure of timer control register




Fig.5 Block diagram of timer 1 through 5

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PWM

The M50940-XXXSP has a pulse width modulated (PWM) output control circuit. The circuit outputs a variable duty cycle signal that can be used for a programmable pulse width and frequency. Timers 4 and 5 are used for the PWM. The control of these timers is explained in Figure 6 and the rectangular waveform is shown in Figure 7.

At reset, the PWM output is in a floating state. When timers 4 and 5 are not used for PWM control, they can be cascaded and used as a 16-bit timer. However, when used as a 16-bit timer, the interrupt function (such as timer 1 through timer 3) cannot be used.




Fig.6 Structure of timer 4, 5 control register




Fig.7 PWM rectangular wave form

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O

A block diagram of the serial I/O is shown in Figure 8. In the serial I/O mode, the receive ready signal (S_{RDY}) , synchronous input/output clock (CLK), and the serial I/O $(S_{OUT},\,S_{IN})$ pins are used as P3₇, P3₆, P3₅, and P3₄, respectively.

The serial I/O mode register (address $00F6_{16}$) is an 8-bit register. Bits 1 and 0 of this register is used to select a synchronous clock source. When these bits are [00] or [01], an external clock from $P3_6$ is selected. When these bits are [10], the overflow signal (from timer 3) divided by two becomes the synchronous clock. Therefore, changing the tim-

er period will change the transfer speed. When the bits are [11], the internal clock ϕ divided by 4 (ie. 4 μ s at 4MHz) becomes the clock.

Bits 2 and 3 decide whether parts of P3 will be used as a serial I/O or not. When bit 2 is "1", $P3_6$ becomes an I/O pin of the synchronous clock. When an internal synchronous is selected, the clock is output from $P3_6$. If an external synchronous clock is selected, the clock is input to $P3_6$. And $P3_5$ will be a serial output and $P3_4$ will be a serial input. To use $P3_4$ as a serial input, set the directional register bit which corresponds to $P3_4$. to "0". For more information on the directional register, refer to the I/O pin section.




Fig.8 Block diagram of serial I/O

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

To use the serial I/O, bit 2 needs to be set to "1", if it is "0" $P3_6$ will function as a normal I/O. Interrupts will be generated from the serial I/O counter instead of timer 3. bit 3 determines if $P3_7$ is used as an output pin for the receive data ready signal (bit 3="1", \overline{S}_{RDY}) or used as a normal I/O pin (bit 3="0").

The function of the serial I/O differs depending on the clock source; external clock or internal clock.

Internal clock—The \overline{S}_{RDY} signal becomes "H" during transmission or while dummy data is stored in the serial I/O register. After the falling edge of the write signal, the \overline{S}_{RDY} signal becomes low signaling that the M50940-XXXSP is ready to receive the external serial data. The \overline{S}_{RDY} signal goes "H" at the next falling edge of the transfer clock. The serial I/O counter is set to 7 when data is stored in the serial I/O register. At each falling edge of the transfer clock, serial

data is output to P3₅. During the rising edge of this clock, data can be input from P3₄ and the data in the serial I/O register will be shifted 1-bit. Data is output starting with the LSB. After the transfter clock has counted 8 times, the serial I/O register will be empty and the transfter clock will remain at a high level. At this time the interrupt request bit will be set

External clock — If an external clock is used, the interrupt request will be set after the transfter clock has counted 8 times but the transfter clock will not stop. Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 250kHz at a duty cycle of 50%.

Timing diagrams are shown in Figure 9, and connections between two M50940-XXXSPs' are shown in Figure 10.




Fig.9 Serial I/O timing




Fig.10 Example of serial I/O connection



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

A-D CONVERTER

The A-D converter circuitry is shown in Figure 11. The analog input ports of the A-D converter $(IN_0 \sim IN_7)$ are in common with the input ports of the data bus.

The 6-bit A-D control register is located at address 00F3₁₆. One of the eight analog inputs is selected by bits 0, 1 and 2 of this register. bit 3 selects the interrupt source, either from timer 1 or the A-D itself. It bit 3 is "0", then the interrupt request is from timer 1, if it is "1", then it is from the A-D.

A-D conversion is accomplished by first selecting the analog channel (bit 0, 1) to be converted bit 3 should also be set to "1" to select the A-D as the interrupt source. The conversion is started when dummy data is written into address $00F2_{16}$. When the conversion is finished, an interrupt is generated by the A-D and the digital data can be read from the A-D register (address $00EF_{16}$). The end of the conversion is determined by either the A-D conversion end bit (bit 5 of the A-D control regiser) or an A-D interrupt request bit (Address $00FF_{16}$).

The A-D conversion can also be programmed for high or low speed conversions. This is accomplished by using the A-D conversion speed switch bit (bit 4 of the A-D control register). For more information on the electrical characteristics of the high and low speed conversions, refer to the electrical characteristics section.

Port IN can also be used as an input port by reading data into address $00EC_{16}$. However, this cannot be done during A-D conversions.

The A-D control register is shown in Figure 12.




Fig.11 A-D conversion circuit




Fig.12 Structure of A-D control register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

The M50940-XXXSP is reset according to the sequence shown in Figure 15. And starts the program from the address formed by using the content of address FFFF₁₆ as the high order address and the content of the address FFFE₁₆ as the low order address when the $\overline{\text{RESET}}$ pin is held at "L" level for more than $2\mu \text{s}$ while the power voltage is in the recommended operating condition and the crystal oscillator oscillation is stable and then returned to "H" level.

Address (E 0₁₆) ··· (1) Port P0 register 0 0 16 (2) Port P1 register (E 2₁₆) ··· 0 0 16 (3) Port P2 directional register (E 5 16) ··· 0 0 16 (4) Port P3 directional register (E 9 16) ... 0 0 16 Port P4 directional register (EB₁₆) ··· 0 0 16 (6) Serial I/O mode register (F 6 16) ··· 0 0 16 100000 (F3₁₆) ··· (7) A-D control register (8) Timer 4, 5 control register (F 5₁₆) ··· (9) Interrupt control register (FE₁₆) ··· 0 0 16 (FF₁₆) ··· (10) Timer cotrol register 0 0 16 Interrupt disable (PS)..... 1 flag for precessor status register Contents of address FFFF₁₆ (12) Program counter (P C_H)..... Contents of address FFFE16 (P C₁)..... Since the contents of both registers other than those listed above (including timer 1, timer 2, timer 3, and the serial I/O register) and the RAM are undefined at reset, it is necessary to set initial values.

Fig.13 Internal state of microcomputer at reset

The internal initializations following reset are shown in Fig-

An example of the reset circuit is shown in Figure 14. When the power on reset is used, the $\overline{\text{RESET}}$ pin must be held "L" until the oscillation of $X_{\text{IN-}}X_{\text{OUT}}$ becomes stable.




Fig.14 Example of reset circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig.15 Timing diagram at reset

I/O PORTS

(1) Port P0

Port P0 is an 8-bit output port with P-channel open drain and high voltage outputs (V_{CC} -36V). Each pin has a built-in pull-down transistor connected to V_P . As shown in the memory map (Figure 1), port P0 can be accessed at zero page memory address $00E0_{16}$.

Depending on the status of the processor status register (bit 0 and bit 1 of address 00FF₁₆), four different modes can be selected; single-chip mode, memory expanding mode, microprocessor mode, and eva-chip mode. These modes (excluding single-chip mode) have a multiplexed address output function in addition to the I/O function. For more details, see the processor mode section

(2) Port P1

In the single-chip mode, Port P1 has the same function as P0. In the other modes, P1's functions are slightly different from P0's. For more details, see the processor mode section.

(3) Port P2

Port P2 is an 8-bit I/O port with P-channel open drain outputs. As shown in the memory map of Figure 1, port P2 can be accessed as memory at address 00E4₁₆ of zero page. Port P2 has a directioanl register (address 00E5₁₆) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a

previously output value to be read correctly even though the output voltage level is shifted up or down. Pins set as input are in the high impedance state and the signal levels can thus be read. When data is written into the input port, the data is latched only to the output register and the pin still remains in the high impedance state.

(4) Port P3

Port P3 is an 8-bit I/O port having CMOS outputs. Each pin is shared with serial I/O, timer overflow (T1, T2) and external interrupt input functions. These functions remain the same even if the device is used in other modes.

(5) Port P4

Port P4 is an 8-bit I/O port with CMOS outputs. During all modes except single chip mode, P4₁ and P4₀ function as both SYNC and R/\overline{W} outputs as well as I/O ports (see processor mode section).

(6) Port R

Port R is a 4-bit input port.

(7) Port IN

Port IN is an 8-bit input port to the A-D converter. It can also be used as an input port by reading the input data into address 00EC₁₆. However, this port cannot be read during A-D conversion.

(8) Clock φ output pin

This is the timing output pin. When selected the main clock $(X_{\text{IN}}-X_{\text{OUT}})$ as the internal system clock, the clock frequency divided by four is outputed. However, when selected the clock for clock function $(X_{\text{CIN}}-X_{\text{COUT}})$, the clock frequency divided by two is outputed.






Fig.16 Block diagram of port P0~P4 and port R (single-chip mode)

PROCESSOR MODE

By changing the contents of the processor mode bit (bit 0 and 1 of address $00FF_{16}$), four different operation modes can be selected; single chip mode, memory expanding mode, microprocessor mode and evaluation chip (evachip) mode. In the memory expanding mode, microprocessor mode and eva-chip mode, $P0 \sim P2$ can be used as multiplexed I/O for address, data and control signals, as well as the normal functions of the I/O ports. Figure 18 shows the functions of ports $P0 \sim P2$, and P4 corresponding to each mode.

The memory map of the single-chip mode is illustrated in Figure 1, and the other modes are shown in Figure 17. By connecting the CNV_{SS} to V_{SS}, all four modes can be selected through software by changing the processor mode regsiter. Connecting CNV_{SS} to V_{CC} automatically forces the microcomputer into microprocessor mode. Supplying 10V to CNV_{SS} places the microcomputer in the eva-chip mode. The four different modes are explained as follows:




Fig.17 External memory area in processor mode

(1) Single-chip mode (00)

The microcomputer will automatically be in the single-chip mode when started from reset, if CNV_{SS} is connected to V_{SS} . Ports P0 \sim P4 will work as original I/O ports.

(2) Memory expanding mode [01]

The microcomputer will be placed in the memory expanding mode when CNV_{SS} is connected to V_{SS} and the processor mode bits are set to "01". This mode is used to add external memroy when the internal memory is not sufficient.

The lower 8 bits of address data for port P0 is output when ϕ goes to the "H" state. When ϕ goes to the "L" state. P0 retains its original I/O functions.

Port P1's higher 8 bits of address data are output when ϕ goes to the "H" state and as it changes back to the "L" state it retains its original I/O functions.

Port P2 retains its original output functions while ϕ is at the "H" state, and works as a data bus of $D_7 \sim D_0$ (including instruction code) while at the "L" state.

Pins P4₁ and P4₀ output the SYNC and R/\overline{W} control signals, respectively while ϕ is in the "H" state.

When in the "L" state, P4₁ and P4₀ retain their original I/O functins

The R/W output is used to read/write from/to the outside. When this pin is in the "H" state, the CPU reads data, and when in the "L" state, the CPU writes data.

The SYNC is a synchronous signal which goes to the "H" state when it fetches the OP CODE.

(3) Microprocessor mode [10]

After connecting CNV_{SS} to V_{CC} and initiating a reset, the microcomputer will automatically default to this mode. The relationship between the input level of CNV_{SS} and the processor mode is shown in Table 2. In this mode, port P0 and P1 are used as the system address bus and the original function of the I/O pin is lost. Port P2 becomes the data bus (D₇~D₀) and loses its normal I/O functions. Port P4₁ and P4₀ become the SYNC and R/ \overline{W} pins, respectively and the normal I/O functions are lost

(4) Eva-chip mode (11)

When 10V is supplied to the CNV_{SS} pin, the micro-computer is forced into the eva-chip mode. This mode has almost the same function as the memory expanding mode except that it needs all its programs to come from the outside (including ROM programs). The main purpose of this mode is to evaluate ROM programs prior to masking them into the microcomputer's internal ROM.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig.18 Processor mode and functions of ports P0~P2, P4

Table 2. Relationship between CNVss Pin Input Level and Processor Mode

CNVss	Mode	Explanation
V _{ss}	Single-chip mode Memory expanding mode Eva-chip mode Microprocessor mode	The single-chip mode is set by the reset. All modes can be selected by changing the processor mode bit with the program.
V _{CC}	Eva-chip mode Microprocessor mode Eva-chip mode	The microprocessor mode is set by the reset. Eva-chip mode can be also selected by changing the processor mode bit with the program. Eva-chip mode only.

CLOCK GENERATING CIRCUIT

The M50940-XXXSP has two internal clock generating circuit. Figure 21 shows a block diagram of the clock generating circuit. Normally, the frequency applied to the clock input pin $X_{\rm IN}$ divided by four is used as the internal clock (timing output) ϕ . Bit 7 of serial I/O mode register can be used to switch the internal clock ϕ to 1/2 the frequency applied to the clock input pin $X_{\rm CIN}$.

Figure 19 shows a circuit example using a ceramic (or crystal) oscillator. Use the manufacture's recommended values for constants such as capacitance which will differ depending on each oscillator. When using an external clock signal, input form the X_{IN} (X_{CIN}) pin and leave the X_{OUT} (X_{COUT}) pin open. A circuit example is shown in Figure 20.

The M50940-XXXSP has two low power dissipation modes; stop and wait. The microcomputer enters a stop mode when the STP instruction is executed. The oscillator (both X_{IN} clock and X_{CIN} clock) stops with the internal clock ϕ held at "H" level. In this case timer 1 and timer 2 are forcibly connected and $\phi/4$ is selected as timer 1 input. Before executing the STP instruction, appropriate values must be set in timer 1 and timer 2 to enable the oscillator to stabilize when restarting oscillation. Before executing the STP instruction, the timer 1 count stop bit must be set to supply ("0"), timer 1 interrupt enable bit and timer 2 interrupt enable bit must be set to disable ("0"), and timer 2 interrupt request bit must be set to no request ("0").

Oscillation is restarted (release the stop mode) when $\overline{\text{INT}_1}$, $\overline{\text{INT}_2}$, or serial I/O interrupt is received. The interrupt enable bit of the interrupt used to release the stop mode must be set to "1". When restarting oscillation with an interrupt, the internal clock ϕ is held "H" until timer 2 overflows and is not supplied to the CPU. When oscillation is restarted by reset, "L" level must be kept to the RESET pin until the oscillation stabilizes because no wait time is generated.

The microcomputer enters a wait mode when the WIT instruction is executed. The internal clock ϕ stops at "H" level, but the oscillator does not stop. ϕ is re-supplied (wait mode release) when the microcomputer is reset or when it receives an interrupt. Instructions can be executed immediately because the oscillator is not stopped. The interrupt enable bit of the interrupt used to reset the wait mode must be set to "1" before executing the WIT instruction.

Low power dissipation operation is also achieved when the X_{IN} clock is stopped and the internal clock ϕ is generated from the X_{CIN} clock (120 μ A max. at $f(X_{\text{CIN}})=32\text{kHz})$. X_{IN} clock oscillation is stopped when the bit 6 of serial I/O mode register (address 00F6₁₆) is set and restarted when it is cleared. However, the wait time until the oscillation stabilizes must be generated with a program when restarting. An "L" level must be kept to the RESET pin until the oscillation stabilizes when resetting while the X_{IN} clock is stopped. Figure 22 shows the transition of states for the system clock.




Fig.19 External ceramic resonator circuit




Fig.20 External clock input circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig.21 Block diagram of clock generating circuit




Fig.22 Transition of states for the system clock

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Power on reset Clock X and clock for clock function X_C oscillation Internal system clock start (X →1/4→ d) Normal operation Program start from RESET vector ←Operation at 4 MHz Normal program Internal clock ϕ source switching X(4 MHz) \rightarrow X_{CLK}(32.768kHz)(SM₇: 0 \rightarrow 1) Clock X halt (X_C in operation)(SM₆: 1) Internal clock halt (WIT instruction) Timer 3 (clock count) overflow Operation on the clock function Internal clock operation start (WIT instruction) - Operating at 32, 768kHz Clock processing routine Internal clock halt (WIT instruction) Interrupts from $\overline{INT_1}$, timer 2, timer 3 or serial I/O, $\overline{INT_2}$ (BRK instruction) Internal clock operation start (WIT instruction released) Program start from interrupt vector Clock X oscillation start (SM₆: 0) Return from clock function ←Operating at 32,768kHz Oscillation rise time routine (software) Internal clock ϕ souce switching $(X_C \rightarrow X)(SM_7 : 1 \rightarrow 0)$ ←Operating at 4MHz Normal program STP instruction preparation (pushing registers) Timer 1, Timer 2 interrupt disable, Timer 2 interrupt request bit reset ($TM_6 = 0$, $IM_5 = 0$, $IM_4 = 0$) R A M backup Timer 1 count stop bit resetting ($TM_5 = 0$) function Clock X and clock function X_c halt (STP instruction) RAM backup status Interrupts from $\overline{\text{INT}_1}$ or serial I/O, $\overline{\text{INT}_2}$ Clock X and clock for clock function X_C oscillation start Timer 2 overflow (X/16 or X_C/8→timer 1→timer 2) (Automatically connected by the hardware) R A M return from RAM Internal system clock start (X/4 or $X_C/2 \rightarrow \phi$) backup function Program start from interrupt vector Normal program 5

≪An example of flow for system

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROGRAMING NOTES

- (1) The frequency ratio of the timer is 1/(n+1). $(n=0 \sim 255)$
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) When the timer 1, timer 2, or timer 3 is input the clock except φ/4 or it divided by timer, read the contents of these timers either while the input of these timers are not changing or after counting of timers are stoped.
- (4) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed befoer the SEC, CLC, or CLD intructions are executed.
- A NOP instruction must be used after the execution of a PLP instruction.
- (6) Notes on serial I/O
- ① Set "0" in the serial I/O interrupt enable bit (bit 2 of address 00FE₁₆) before setting the serial I/O mode.
- ② Insert at least one instruction and set "0" in the serial I/O interrupt request bit (bit 3 of address 00FE₁₆) after setting the serial I/O mode.
- 3 Set "1" in the serial I/O interrupt enable bit after the operation described in 2.
- (7) The timer 1 and the timer 2 must be set the necessary value immediately before the execution of a STP instruction.
- (8) Notes on A-D conversion
- Set "0" in the A-D interrupt enable bit (bit 6 of address 00FF₁₆) before setting A-D conversion.
- ② Insert at least one instruction and set "0" in the A-D interrupt request bit (bit 7 of address 00FF₁₆) after setting the A-D conversion.
- 3 Set "1" in the A-D interrupt enable bit after the operation described in 2.
- Set "0" in bit 3 of the A-D control register (address 00F3₁₆) before using a STP instruction.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mark specification form
- (3) ROM data EPROM 3 sets

Write the following option on the mask ROM confirmation form

- Port P3 pull-up transistor bit
- Port P4 pull-up transistor bit



MITSUBISHI MICROCOMPUTERS

M50940-XXXSP/FP M50941-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		-0.3~7	V
V _P	Pull-down input voltage		V _{cc} -38~V _{cc} +0.3	V
. A ¹	Input voltage CNV _{SS}		-0.3~13	V
Vı	Input voltage R ₀ ~R ₃ , X _{IN} , X _{CIN} , RESET	With respect to V _{SS}	-0.3~7	V
Vı	Input voltage P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , IN ₀ ~IN ₇ , V _{REF}	output transistors are at "OFF" state.	-0.3~V _{cc} +0.3	V
Vı	Input voltage P2 ₀ ~P2 ₇		$V_{cc} - 38 \sim V_{cc} + 0.3$	V
Vo	Output voltage P3 ₀ ~P3 ₇ ,P4 ₀ ~P4 ₇ , X _{COUT} , X _{OUT} , ϕ		$-0.3 \sim V_{CC} + 0.3$	V
Vo	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇		$V_{cc}-38\sim V_{cc}+0.3$	V
Pd	Power dissipation	T _a =25℃	1000(Note 1)	mW
Topr	Operating temperature		−10~70	°C
Tstg	Strage temperature		−40~125	°C

Note 1. 600mW for QFP type.

RECOMMEND OPERATING CONDITIONS

 $(V_{CC} = 5 V \pm 10\%, T_a = -10 \sim 70^{\circ}C, unless otherwise noted)$

Comple et	D				Limits			
Symbol	Para	meter		Min.	Nom.	Max.	Unit	
.,	0	f(X _{IN})=4MH	z	4.5	5	5.5	V	
V _{CC}	Supply voltage	$f(X_{IN}) \leq 1MH$	z	3	5	5.5	V	
V _P	Pull-down supply voltage			V _{CC} -36		· V _{CC}	V	
V _{ss}	Supply voltage				0		V	
VIH	"H" input voltage P3 ₀ ~P3 ₇ , F	P4 ₀ ~P4 ₇ , IN ₀ ~	-IN ₇ ,CNV _{SS}	0.8V _{CC}		Vcc	V	
V _{IH}	"H" input voltage R ₀ ~R ₃			0.4V _{CC}		Vcc	V	
V _{IH}	"H" input voltage RESET, XII	, X _{CIN}	•	0.8V _{CC}		Vcc	V	
V _{IH}	"H" input voltage P20~P27			0.8V _{CC}		Vcc	V	
VIL	"L" input voltage P3 ₀ ~P3 ₇ , P	40∼P47, IN0∼	IN ₇ , CNV _{SS}	0		0.2V _{CC}	V	
VIL	"L" input voltage R ₀ ~R ₃			0		0.12V _{cc}	V	
VIL	"L" input voltage RESET			0		0.12V _{CC}	V	
VIL	"L" input voltage X _{IN} , X _{CIN}			0		0.16V _{cc}	V	
VIL	"L" input voltage P2 ₀ ~P2 ₇			V _{cc} -36		0.2V _{CC}	V	
I _{OH} (sum)	"H" sum output current P00~	P0 ₇ , P1 ₀ ∼P1 ₇	P2 ₀ ~P2 ₇			-120	mΑ	
I _{OH(sum)}	"H" sum output current P30~	P3 ₇ , P4 ₀ ~P4 ₇				-30	mA	
I _{OL(sum)}	"L" sum output current P30~	P3 ₇ , P4 ₀ ~P4 ₇				60	mA	
I _{OH(peak)}	"H" peak output current P00-	~P0 ₇ , P1 ₀ ~P1	₇ , P2 ₀ ∼P2 ₇			-24	mA	
I _{OH} (peak)	"H" peak output current P30~	~P3 ₇ , P4 ₀ ~P4	7			-10	mA	
I _{OL(peak)}	"L" peak output current P30~	-P3 ₇ , P4 ₀ ~P4	7			20	mA	
I _{он(avg)}	"H" average output current P	0 ₀ ~P0 ₇ , P1 ₀ ~	P1 ₇ , P2 ₀ ∼P2 ₇			-12	mA	
I _{oh(avg)}	"H" average output current P	3₀~P3 ₇ , P4 ₀ ~	P4 ₇			-5	mA	
I _{OL} (avg)	"L" average output current P	3 ₀ ∼P3 ₇ , P4 ₀ ∼	P4 ₇			10	mA	
for	Clock oscillating frequency		V _{cc} =5V			4.3	MHz	
f _(XIN)	Clock oscillating frequency		V _{CC} =3V			1.1	MHz	
f	Clock oscillating frequency		V _{cc} =5V			500	kHz	
f _(XCIN)	for clock function		V _{CC} =3V			300	kHz	

- Note 1. The maximum "H" input voltage for CNVss is ± 12 V.
 - 2. The duty cycle for these oscillation frequency is 50%.
 - 3. When the low speed mode is used, the clock input oscillation frequency for the timer must satisfy the following expression:
 - $f(\chi_{\text{CIN}}) < f(\chi_{\text{N}})/3$ 4. The avarage output current $I_{\text{OH(avg)}}$ and $I_{\text{OL(avg)}}$ are the average value during a 100ms cycle.
 5. $f_{(\chi_{\text{N}})}$ must be less than 50kHz when the external clock is to be used.

MITSUBISHI MICROCOMPUTERS

M50940-XXXSP/FP M50941-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($v_{cc} = 5 \text{ V} \pm 10\%$, $v_{ss} = 0 \text{ V}$, $v_{a} = 25\%$, $f(x_{tu}) = 4 \text{ MHz}$, unless otherwise noted)

Symbol	Parameter	Test co	nditions	,		Limits	-	— Un
Зуппоот	raidilletei	rest co			Min.	Тур.	Max.	- 011
V _{OH}	"H" output voltage P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇	$V_{CC}=5V$, $I_{OH}=-5mA$			3			V
V ОН	11 output voitage 150 1757, 140 1147	$V_{CC}=3V, I_{OH}=-1.5m$	Α		2	- 1		V
V	"H" output voltage d	$V_{CC}=5V$, $I_{OH}=-2.5m$	Α		3			V
V _{OH}	"H" output voltage φ	V _{CC} =3V, I _{OH} =-0.8m	A		2			٧
		V _{CC} =5V, I _{OH} =-12mA			. 3			V
V _{OH}	"H" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇	V _{CC} =3V, I _{OH} =-3mA			2			V
	,	V _{CC} =5V, I _{OL} =10mA					2	
V _{OL} :	"L" output voltage P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇	V _{CC} =3V, I _{OL} =3mA					, 1	
							2	
Vol .	"L" output voltage ϕ	V _{CC} =5V, I _{OL} =2.5mA						
		V _{CC} =3V, I _{OL} =0.8mA					1	\
$V_{T+}-V_{T-}$	Hysteresis P3 ₀ /INT ₂ , P3 ₁ /INT ₁	use as interrupt	V _{cc} =5V		0.3		1	
		input	V _{cc} =3V		0.15		0.7	\
V _{T+} V _{T-}	Hysteresis RESET	V _{CC} =5V				0.5	0.7	_ \
v+ v+-	Trysteresis NESET	V _{CC} =3V				0.35		١
		use as CLK	V _{CC} =5V		0.3		` 1	١
V _{T+} -V _{T-}	Hysteresis P3 ₆ /CLK	input	V _{cc} =3V		0.15		0.7	
		V _{CC} =5V			0.1		0.5	
/ _{T+} -V _{T-}	Hysteresis X _{IN}	V _{CC} =3V			0.06		0.3	
/ _{T+} -V _{T-}	Hysteresis X _{CIN}	V _{cc} =5V			0.1		0.5	
		V _{CC} =3V			0.06		0.3	'
		V _I =0V without	V _{CC} =5V				- 5	μ
l	"L" input current P30~P37, P40~P47	pull-up T _r .	V _{CC} =3V				-4	μ
IL	L input current P30**P37, P40**P47	V _I =0V, with	V _{CC} =5V		-35	-70	-140	μ
	•	pull-up T _r .	V _{CC} =3V		-12	-25	-40	μ
			V _{cc} =5V				-5	μ
IL	"L" input current IN ₀ ~IN ₇	V _I =0V	V _{CC} =3V				-4	μ
							-5	
IL	"L" input current RESET, XIN, XCIN, R0~R3	V _I =0V	V _{CC} =5V					μ
	· · ·		V _{CC} =3V				-4	μ
lı.	"L" input current P2 ₀ ~P2 ₇	V _I =0V		·			- 5	μ
16	p	V _I =V _{CC} -36V					-30	μ
ін	"H" input current P30~P37, P40~P47	V _I =5V, without pull-up	transistor				5	μ
IH	"H" input current IN ₀ ~IN ₇	V _I =5V, not use as ana	alog input				5	μ
		reading operation V _I =	:5V				100	μ
IH	"H" input current P2 ₀ ~P2 ₇	normal operation V _I =	5V	,			5	μ
ін	"H" input current RESET, X _{IN} , X _{CIN} , R ₀ ~R ₃	V _I =5V					5	μ
	"H" input current V _{REF}	V _I =5V					5	
IH.					150	500		m
OL	"L" output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇	$V_P = V_{CC} - 36V, V_{OL} = V_{CC}$	/cc		150	500	900	μ
		Open output ports, $V_P = V_{CC},$	X _{IN} =4MHz	, v _{cc} =5v		3	. 6	m
		input port is V _{SS} ,						
			X _{IN} =1MHz	$V_{CC}=3V$		0.4		m
	,	at normal operation. Open output ports,	-					-
		V _P =V _{CC} ,	X _{IN} =4MHz	, V _{CC} =5V	1	1		m
		input port is V _{SS} ,						
	- ·	at wait mode.	X _{IN} =1MHz	, v _{cc} =3V		0.2	1	n
		Open output ports,				<u> </u>		
			V _{CC} =5V			60	200	μ.
cc	Supply current	V _P =V _{CC} , input port is V _{SS} ,	ļ				ļ	-
		at normal operation, stop	V _{cc} =3V			25	1	μ
		X _{IN} and X _{OUT} , X _{CIN} =32kHz.						
		Open output ports,	V _{CC} =5V			40	1	μ
		V _P =V _{CC} , input port is V _{SS} ,				- 40		
	•	at wait mode, stop	V . 21/			15		L
		X _{IN} and X _{OUT} , X _{CIN} =32kHz.	V _{cc} =3V			15		
				V _{CC} =5V		0.1	 	1
			Ta=25℃					
		Stop all oscillation.		V _{CC} =3V	-	0.06	 	1
			Ta=70℃	V _{cc} =5V		1	10	1
			" "	V _{CC} =3V		0.6		μ
		at A-D converting tim			1	2	4	n

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig.23 Test circuit for measuring supply current

$\textbf{A-D} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 5\text{V}, \, V_{ss} = 0\text{V}, \, T_a = 25\text{°C}, \, f(X_{IN}) = 4\text{MHz}, \, \text{unless otherwise noted})$

Symbol	Parameter	Test conditions		Limits		
Symbol	raiailleter	Test conditions	Min	Тур	Max	Unit
	Resolution		-		8	bits
	Absolute accuracy	V _{CC} =AV _{CC} =V _{REF} =5.12V			±3	LSB
RLADDER	Ladder resistor value		1			kΩ
t _{CONV}	Conversion time	High-speed : φ=1MHz			72	μs
		Low-speed : <i>ϕ</i> =1MHz			288	μs
V _{REF}	Reference input voltage				V _{CC}	V
VIA	Analog input voltage				V _{REF}	V

MITSUBISHI MICROCOMPUTERS

M50940-XXXSP/FP M50941-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS

Single-chip mode ($V_{cc} = 5 \text{ V} \pm 10\%$, $V_{ss} = 0 \text{ V}$, $T_a = 25 ^{\circ}\text{C}$, $f_{(X_{IN})} = 4 \text{ MHz unless other wise noted}$)

Cumbal	Dovementor	Test conditions		Limits		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
tsu(P2D-ø)	Port P2 input setup time		270			ns
tsu(P3D-ø)	Port P3 input setup time		270			ns
tsu(P4D-ø)	Port·P4 input setup time		270			ns
tsu(RD-ø)	Port R input setup time		270			ns
tsu(IND-ø)	Port IN input setup time		270			ns
th(≠P2D)	Port P2 input hold time		20			ns
th(≠_P3D)	Port P3 input hold time		20			ns
th(≠_P4D)	Port P4 input hold time		20			ns
th(≠RD)	Port R input hold time		20			ns
th (ø-IND)	Port IN input hold time		20			ns
t _{C(XIN)}	External clock input cycle time (X _{IN})		230			ns
tw(x _{IN})	External clock input pulse width (X _{IN})		75			ns
t _C (x _{CIN})	External clock input cycle time (X _{CIN})		2			mş
tw(xcin)	External clock input pulse width (X _{CIN})		1			ms
tr	External clock rising edge time				25	ns
tf	External clock falling edge time				25	ns

Memory expanding mode and eva-chip mode

 $(V_{CC}=5V\pm10\%, V_{SS}=0 V, T_a=25^{\circ}C, f_{(X_{IN})}=4 MHz unless otherwise noted)$

Symbol		Parameter		Test conditions	Limits			Unit	
	Parameter	- '	rest conditions	Min.	Тур.	Max.	Unit		
t _{SU(P2D-ø)}	Port P2 input setup time					270	-		ns
th(ø-P2D)	Port P2 input hold time					20			ns

Microprocessor mode ($V_{cc}=5V\pm10\%$, $V_{ss}=0V$, $T_a=25^{\circ}C$, $f_{(X_{IN})}=4$ MHz unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
Symbol	raiametei	rest conditions	Min.	Тур.	Max.	Unit
tsu(P2D-ø)	Port P2 input setup time		270			ns
th(#_P2D)	Port P2 input hold time		. 20			ns

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

 $\begin{array}{lll} \textbf{SWITCHING} & \textbf{CHARACTERISTICS} \\ \textbf{Single-chip} & \textbf{mode} & (V_{cc}=5V\pm10\%, \ V_{ss}=0 \ V, \ T_a=25 \ C, \ f_{(x_{iN})}=4 \ \text{MHz unless otherwise noted}) \end{array}$

Combal	Parameter	Test conditions		Unit		
Symbol	rarameter	rest conditions	Min.	Тур.	Max.	""
td(ø-PoQ)	Port P0 data output delay time				230	ns
td(ø-P1Q)	Port P1 data output delay time	Fig. 25			230	ns
td(ø-P2Q)	Port P2 data output delay time				230	ns
td(ø-P3Q)	Port P3 data output delay time	Fig. 24			230	ns
t _{d(∳-P4Q)}	Port P4 data output delay time	Fig. 24			230	ns

Memory expanding mode and eva-chip mode

 $(V_{CC}=5V\pm10\%, V_{SS}=0 V, T_a=25^{\circ}C, f_{(X_{IN})}=4 MHz unless otherwise noted)$

Cumbal	Parameter	Test conditions	Limits			Unit
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
td(ø-POA)	Port P0 address output delay time				250	ns
td(ø-POAF)	Port P0 address output delay time				250	ns
td(ø-POQ)	Port P0 data output delay time				200	ns
td(ø-POQF)	Port P0 data output delay time				200	ns
td(ø-P1A)	Port P1 address output delay time	Fig. 25			250	ns
td(ø-PIAF)	Port P1 address output delay time	Fig. 25			250	ns
t _{d(∮-P1Q)}	Port P1 data output delay time				200	. ns
td(ø-PIQF)	Port P1 data output delay time	1			200	ns
t _{d(∮-P2Q)}	Port P2 data output delay time				300	ns
td(ø-P2QF)	Port P2 data output delay time				300	ns
t _{d(ø−R/W)}	R/W signal output delay time				250	ns
td(ø-R/WF)	R/W signal output delay time				250	ns
td(øP40Q)	Port P4 ₀ data output delay time				200	ns
td(ø-P40QF)	Port P4₀ data output delay time	Fig. 24			200	ns
td(ø-sync)	SYNC signal output delay time	- Fig. 24			250	. ns
td(ø-synce)	SYNC signal output delay time				250	ns
td(ø-P41Q)	Port P4 ₁ data output delay time				200	ns
td(ø-P41QF)	Port P4 ₁ data output delay time				200	ns

Microprocessor mode (V_{CC}=5V±10%, V_{SS}= 0 V, T_a=25°C, f_(XiN)= 4 MHz unless otherwise noted)

Comple of	D	Total conditions	Limits			Unit
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
td(ø-POA)	Port P0 address output delay time	1			250	ņs
td(ø-P1A)	Port P1 address output delay time	5: 05			250	ns
td(ø-P2Q)	Port P2 data output delay time	Fig. 25			300	ns
t _{d(ø-P2QF)}	Port P2 data output delay time				300	ns
t _{d(ø−R/W)}	R/W signal output delay time	F:- 04		ļ.	250	ns
td(ø-sync)	SYNC signal output delay time	Fig. 24			250	ns




Fig.24 Test circuit of ports P3 and P4





Fig.25 Test circuit of ports P0, P1, and P2




TIMING DIAGRAMS

In single-chip mode




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

In memory expanding mode and eva-chip mode



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

In microprocessor mode



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M50943-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP (flat package type also available). This single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.


The differences between the M50943-XXXSP and the M50943-XXXFP are the package outline and power dissipation ability (absolute maximum ratings).


DISTINCTIVE FEATURES

•	Number of ba	sic instructions······69
•	Memory size	ROM 8192 bytes
		RAM 192 bytes
•	Instruction exe	ecution time
	1 <i>µ</i> s	(minimum instructions at 8MHz frequency)
•	Single power	supply $f(X_{IN}) = 8MHz \cdots 5V \pm 10\%$
•	Power dissipa	tion
	normal oper	ation mode (at 8MHz frequency) ···· 30mW
•	Subroutine ne	sting ·····96 levels (Max.)
•	Interrupt ······	·····8 types, 5 vectors
•	8-bit timer ·····	······3 (2 when used as A-D or serial I/O)
•		e I/O ports (Ports P0, P1, P2, P3, P4) 36
•		ort IN)8
•	Serial I/O (8-l	oit)1
•		8-bit successive approximation
•	PWM function	1

APPLICATION

Office automation equipment VCR, Tuner, Audio-visual equipment Camera, Air conditioner





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M50943-XXXSP

Parameter			Functions
Number of basic instructions			69
Instruction execution time			1μs (minimum instructions, at 8MHz frequency)
Clock frequency			8MHz
Memory size	ROM		8192bytes
Memory size	RAM		192bytes
	INT ₁ , INT ₂	Input	1-bit×2
	P0, P1, P2, P3, P4	1/0	4-bitX1 (P4)
Input/Output ports			8-bit×4 (a part of P3 are common with serial I/O)
	IN	Input	8-bit×1 (input, and analog input for A-D)
	CNTR	1/0	1-bit×1
Serial I/O			8-bit×1
Timers			8-bit prescalerX2+8-bit timerX3
			(2 when A-D conversion or serial I/O is used)
Subroutine nesting			96 levels (max.)
Interrupts			Two external interrupts, Three internal timer interrupts
			(2 of timer interrupts are in common with A-D conversion and serial I/O)
Clock generating circuit			Built-in (ceramic or quartz crystal oscillator)
Supply voltage		· · · · · · · · · · · · · · · · · · ·	5V±10%
Power dissipation	at high-speed operation		30mW (at 8MHz frequency)
Input/Output characteristics	Input/Output voltage		5V
mpul/Output characteristics	output current		10mA (ports P0, P1, P2, P3, P4)
Memory expansion			Possible
Operating temperature range			-10~70℃
Device structure			CMOS silicon gate process
Package	M50943-XXXSP		64-pin shrink plastic molded DIP
гаскаде	M50943-XXXFP		60-pin plastic molded QFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions	
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V \pm 10% to V _{CC} , and 0V to V _{SS} .	
CNVss	CNVss		This is usually connected to V _{SS} .	
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 2µs (under normal V _{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.	
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a	
X _{OUT}	Clock output	Output	quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock source should be connected to the X _{IN} pin and the X _{OUT} pin should be left open.	
φ, 2φ	Timing output	Output	This is the timing output pins.	
CNTR	Timer I/O	1/0	This is an output pin for the timer X.	
ĪNT ₁	Interrupt input	Input	This is the highest order interrupt input pin.	
ĪNT ₂	Interrupt input	Input	This is the lowest order interrupt input pin.	
P0 ₀ ~P0 ₇	I/O port P0	I/O	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is CMOS output.	
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.	
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.	
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. When serial I/O is used, P3 ₇ , P3 ₆ , P3 ₅ , and P3 ₄ work as $\overline{S_{RDY}}$, CLK, S _{OUT} , and S _{IN} pins, respectively.	
P4 ₀ ~P4 ₇	I/O port P4	1/0	Port P4 is an 8-bit I/O port and has basically the same functions as port P0.	
P5 ₀ ~P5 ₇	Input port P5	Input	Port P5 is an 8-bit input port.	
PWM	PWM output	Output	This is output pin from the pulse width modulator. The output structure is N-channel open drain.	
IN0~IN7	Analog input port IN	Input	This is an 8-bit analog input port for the A-D converter, and can be used as normal input port.	
RESETOUT	Reset output	Output	This pin outputs the reset signal for peripheral devices.	
V _{REF}	Reference voltage input	Input	This is the reference voltage input pin for the A-D converter.	
AVcc	Voltage input for A-D		This is the power supply input pin for the A-D converter.	
AV _{SS}	Voltage input for A-D		This is GND input pin for the A-D converter.	



BASIC FUNCTION BLOCKS

MEMORY

A memory map for the M50943-XXXSP is shown in Figure 1. Addresses E000₁₆ to FFFF₁₆ are assigned to the built-in ROM area which consists of 8192 bytes.

Addresses FF00₁₆ to FFFF₁₆ are a special address area (special page). By using the special page addressing mode of the JSR instruction, subroutines addressed on this page can be called with only 2 bytes. Addresses FFF4₁₆ to FFFF₁₆ are vector addresses used for the reset and inter-

rupts (see interrupt chapter). Addresses 0000₁₆ to 00FF₁₆ are the zero page address area. By using the zero page addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required. The RAM, I/O port, timer, etc., are assigned to this area.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Addresses 0000_{16} to $00BF_{16}$ are assigned to the built-in RAM and consist of 192 bytes of static RAM. In addition to data storage, this RAM is used for the stack during subroutine calls and interrupts.




Fig.1 Memory map

CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 2.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the microcomputer. Data operations such as data transfer, Input/Output, etc., are executed mainly through accumulator.

INDEX REGISTER X (X)

The index register X is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register X, specifies the real address. When the T flag in the processor status register is set to "1", the index register X itself becomes the address for the second OPERAND.

INDEX REGISTER Y (Y)

The index register Y is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register Y specifies the real address.




Fig.2 Register structure

STACK POINTER (S)

The stack pointer (S) is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subroutine calls. The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

The location of the stack can be determined by the stack page bit (bit 4 at address $00FF_{16}$). When bit 4 is "0" and the contents of the stack pointer is XX_{16} , the stack address is set to $00XX_{16}$. When bit 4 is "1", the stack address is set to $01XX_{16}$. When using this microcomputer in the single-chip mode, the stack page bit must be "0" and the stack pointer should be set at the bottom address of the internal RAM

When an interrupt occurs, the higher 8 bits of the program counter are pushed into the stack first, and then the lower 8 bits of the program counter are pushed into the stack. After each byte is pushed into the stack, the stack pointer is decremented by one. Next, the contents of the processor status register are pushed into the stack. When the return from interrupt instruction (RTI) is executed, the program counter are processor status register data is pulled off the stack in reverse order from above.

The Accumulator is never pushed into the stack automatically. A Push Accumulator instruction (PHA) is provided to execute this function. Restoring the Accumulator to its previous value is accomplished by the Pull Accumulator instruction (PLA). It is executed in reverse order of the PHA instruction.

The contents of the Processor Status Register (PS) are pushed (pulled) to (from) the stack with the PHP and PLP instructions, respectively. Only the program counter is pushed into the stack during a subroutine call. Therefore, any registers that should not be destroyed should be pushed into the stack manually. The RTS instruction is used to return from a subroutine.

PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L. The program counter is used to indicate the address of the next instruction to be executed.

PROCESSOR STATUS REGISTER (PS)

The processor status register is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flag (C), Zero flag (Z), Overflow flag (V) or the Negative flag (N). Each bit of the register is explained below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic and Logical operation Unit (ALU) immediately after an operation. It also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting and clearing this flag.

2. Zero flag (Z)

This flag is used to indicate if the immediate operation generated a zero result or not. If the result is zero, the zero flag will be set to "1". If the result is not zero, the zero flag will be set to "0".

3. Interrupt disable flag (I)

This flag is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is set to "0", the operations are executed in binary. Decimal correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

When the BRK instruction is executed, the same operations are performed as in an interrupt. The address of the interrupt vector of the BRK instruction is the same as that of the lowest priority interrupt. The contents of the B flag can be checked to determine which condition caused the interrupt. If the BRK instruction caused the interrupt, the break flag will be "1", otherwise it will be "0".

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i.e., operation results between memories 1 and 2 are stored in the accumulator). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the index X mode flag, respectively.

7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a signed binary number. When the result exceeds +127 or -128, the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the overflow flag. The overflow flag is reset by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is set to "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the negative flag. There are no instructions for directly setting or resetting the negative flag.

Table 1 Interrupt vector address and priority

Interrupt	Priority	Vector address
RESET	1	FFFF ₁₆ , FFFE ₁₆
ĪNT ₁	2	FFFD ₁₆ , FFFC ₁₆
Timer X	3	FFFB ₁₆ , FFFA ₁₆
Timer 1 or A-D	4	FFF9 ₁₆ , FFF8 ₁₆
Timer 2 or serial I/O	5	FFF7 ₁₆ , FFF6 ₁₆
INT ₂ (BRK)	6	FFF516, FFF416

INTERRUPT

The M50943-XXXSP can be interrupted from seven sources; $\overline{\text{INT}_1}$, timer X, timer 1/A-D, timer 2/serial I/O, or $\overline{\text{INT}_2}/\text{BRK}$ instruction.

The value of bit 2 of the serial I/O mode register (address $00F6_{16}$) determine whether the interrupt is from timer 2 or from serial I/O. When bit 2 is "0" the interrupt is from timer 3, and when bit 2 is "1" the interrupt is from serial I/O. Also, when the bit 2 is "1", parts of port P3 are used for serial I/O. The value of bit 3 of the A-D control register (address $00F3_{16}$) determine whether the interrupt is from timer 1 or from A-D converter. When bit 3 is "0" the interrupt is from timer 1, and when bit 3 is "1" the interrupt is from A-D converter. These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same functions as the interrupts.

When an interrupt is accepted, the contents of certain registers are pushed into specified locations, (as discussed in the stack pointer section) the interrupt disable flag I is set, the program jumps to the address specified by the interrupt vector, and the interrupt request bit is cleared automatically. The reset interrupt is the highest priority interrupt and can never be inhibited. Except for the reset interrupt, all interrupts are inhibited when the interrupt disable flag I is set




Fig. 3 Interrupt control

to "1". All of the other interrupts can further be controlled individually via the interrupt control register shown in Figure 3. An interrupt is accepted when the interrupt enable bit and the interrupt request bit are both "1" and the interrupt disable flag is "0".

The interrupt request bits are set when the following conditions occur.

- (1) When the $\overline{INT_1}$ or $\overline{INT_2}$ pins go from "H" to "L"
- (2) When the contents of timer X, timer 1, timer 2 (or the serial I/O counter) go to "0"
- (3) When the A-D conversion ends

These request bits can be reset by the program but can not be set by the program. However, the interrupt enable bit can be set and reset by the program.

Since the BRK instruction and the $\overline{INT_2}$ interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if $\overline{INT_2}$ generated the interrupt.

TIMER

The M50943-XXXSP has three timers; timer X, timer 1, and timer 2. Since P3 (in serial I/O mode) and timer 2 use some of the same architecture, they cannot be used at the same time (see serial I/O section). Timer X has four modes which can be selected by bit 2 and 3 of the timer control register. When the timer X count stop bit (bit 5) is set to "1", the timer X will stop regardless of which mode it is in. A block diagram of timer X, timer 1 and timer 2 is shown in Figure 4.

Timer 1 and timer 2 share with a prescaler. This prescaler has an 8-bit programmable latch used as a frequency divider. The division ratio is defined as 1/(n+1), where n is the decimal contents of the prescaler latch. All three timers are down-count timers which are reloaded from the timer latch following the zero cycle of the timer (i.e. the cycle after the timer counts to zero).

The timer interrupt request bit is set to "1" during the next clock pulse after the timer reaches zero. The interrupt and




Fig.4 Block diagram of timer X, timer 1, and timer 2

timer control registers are located at addresses 00FE₁₆ and 00FF₁₆, respectively (see interrupt section). The prescaler latch and timer latch can be loaded with any number except zero.

The four modes of timer X as follows:

- (1) Timer mode [00]
 - In this mode the clock is driven by the oscillator frequency divided by 16. When the timer down-counts to zero, the timer interrupt request bit is set to "1" and the contents of the timer's latch is reloaded into the timer and the counting begins again.
- (2) Pulse output mode [01] In this mode, the polarity of the CNTR signal is reversed each time the timer down-counts to zero.
- (3) Event counter mode [10]
 - This mode operates in the same manner as the timer mode except, the clock source is input to the CNTR pin. This mode will allow an interrupt to be generated whenever a specified number of external events have been generated. The timer down-counts every rising edge of the clock source.
- (4) Pulse width measurement mode [11]
 - This mode measures the pulse width (between lows) input to the CNTR pin. The timer, driven by the oscillator frequency divided by 16, continues counting during the low cycle of the CNTR pin. When the timer contents reaches "0", the interrupt request bit is set to "1", the timer's reload latch is reloaded and the counting resumes.

To use timer 1 and timer 2, set the bit 0 of the PWM control register to "0". For more details, refer to PWM section.

The structure of the timer control register is shown in Figure 5.

When the STP instruction is executed, or after reset, the prescaler and timer latch are set to FF₁₆ and 01₁₆, respectively. Also, when the STP instruction is executed, the oscillator's frequency (divided by 16) will become the counting source, regardless of the timer X mode setting. This state will be released when the timer X interrupt request bit is set to "1", or after a reset. Timer X will then enter the mode specified by its mode bits. For more details on the STP instruction, refer to the oscillation circuit section.




Fig.5 Structure of timer control register

SERIAL I/O

A block diagram of the serial I/O is shown in Figure 6. In the serial I/O mode the receive ready signal (\overline{S}_{RDY}), synchronous input /output clock (CLK), and the serial I/O pins (S_{OUT} , S_{IN}) are used as P3₇, P3₆, P3₅, and P3₄, respectively. The serial I/O mode register (address $00F6_{16}$) is a 4-bit register. Bits 1 and 0 of this register is used to select a synchronous clock source.

When these bits are (00) or (01), an external clock from P3₆ is selected. When these bits are (10), the overflow signal from timer 2, divided by two, becomes the synchronous clock. Therefore, changing the timer period will change the transfer speed. When the bits are (11), the oscillator fre-

quency divided by 16, becomes the clock.

Bit 2 and 3 decide whether parts of P3 will be used as a serial I/O or not. When bit 2 is a "1", P3 $_6$ becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from P3 $_6$. If an external synchronous clock is selected, the clock is input to P3 $_6$ and P3 $_5$ will be a serial output and P3 $_4$ will be a serial input. To use P3 $_4$ as a serial input, set the directional register bit which corresponds to P3 $_4$ to "0". For more information on the directional register, refer to the I/O pin section.

To use the serial I/O, bit 2 needs to be set to "1", if it is "0" P3₆ will function as a normal I/O. Interrupts will be generated from the serial I/O counter instead of timer 2. Bit 3




Fig.6 Block diagram of serial I/O

determines if P3₇ is used as an output pin for the receive data ready signal (bit 3=1, $\overline{S_{RDY}}$) or used as normal I/O pin (bit 3=0). The serial I/O function is discussed below. The function of the serial I/O differs depending on the clock source: external clock or internal clock.

Internal Clock—The $\overline{S_{RDY}}$ signal becomes "H" during transmission or while dummy data is stored in the serial I/O register (address $00F7_{16}$). After the falling edge of the write signal, the $\overline{S_{RDY}}$ signal becomes low signaling that the M50943-XXXSP is ready to receive the external serial data. The $\overline{S_{RDY}}$ signal goes "H" at the next falling edge of the transfer clock. The serial I/O counter is set to 7 when data is stored in the serial I/O register. At each falling edge of the transfer clock, serial data is output to P3₅. During the rising edge of this clock, data can be input from P3₄ and the data in the serial I/O register will be shifted 1 bit.

Data is output starting with the LSB. After the transfer clock has counted 8 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interrot request bit will be set.

External Clock—If an external clock is used, the interrupt request will be sent after the transfer clock has counted 8 times but the transfer clock will not stop.

Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 500kHz at a duty cycle of 50%. The timing diagram is shown in Figure 7. An example of communication between two M50943-XXXSPs is shown in Figure 8.

For the port type of S_{OUT} (P3₅), N-channel open darain type or CMOS type can be selected by option. At the case of example of serial I/O connection-2, (Figure 9) N-channel open drain type must be selected.




Fig.7 Serial I/O timing




Fig.8 Example of serial I/O connection-1




Fig.9 Example of serial I/O connection-2

A-D CONVERTER

The A-D converter circuit is shown in Figure 11. The analog input ports of the A-D converter (IN0 \sim IN7) are in common with input ports of the data bus.

The 5-bit A-D control register is located at address 00F3₁₆. One of the eight analog inputs is selected by bits 0, 1 and 2 of this register. Bit 3 selects the interrupt source, either from timer 1 or the A-D itself. If bit 3 is "0", then the interrupt request is from timer 1, if it is a "1", then it is from the A-D.

A-D conversion is accomplished by first selecting the analog channel (bit 0, 1 and 2) to be converted. Bit 3 should also be set to "1" to select the A-D as the interrupt source. The conversion is started when dummy data is written into address 00F2₁₆. When the conversion is finished, an interrupt is generated by the A-D and the digital data can be read from the A-D register (address 00FF₁₆). The end of the conversion is determined by an A-D interrupt request bit (address 00FF₁₆).




Fig.10 Structure of A-D control register




Fig.11 A-D converter circuit

The A-D conversion can also be programmed for high or low speed conversions. This is accomplished by using the A-D conversion speed switch bit (bit 4 of the A-D control register). If this bit is "0", then the speed is high $(36\mu s$ at $f(X_{IN}) = 8MHz$). If it is "1", then it is low speed $(144\mu s$ at $f(X_{IN}) = 8MHz$).

Port IN can also be used as an input port by reading data into address $00EE_{16}$. However, this cannot be done during A-D conversions.

The A-D control register is shown in Figure 10.

PWM

The M50943-XXXSP has a pulse width modulated (PWM) output control circuit. The circuit outputs a variable duty cycle signal that can be used for a programmable pulse width and frequency. Timers 1 and 2 are used for the PWM. The block diagram of the PWM is shown in Figure 12.

The PWM is composed of N-channel open drain transistors. When bit 0 of the PWM control register is "0", the output transistors are turned off. When timers 1 and 2 are not used for PWM control, they operate in the normal timer modes. When bit 0 of the PWM control register is "1", a rectangular wave is output according to the value set in timer 1 and 2 (Figure 13.). The clock source frequency for the PWM is the oscillator frequency divided by 16.




Fig.12 Block Diagram of PWM




Fig.13 PWM rectangle wave form



RESET CIRCUIT

The M50943-XXXSP is reset according to the sequence shown in Figure 16. It starts the program from the address formed by using the content of address FFFF $_{16}$ as the high order address and the content of the address FFFF $_{16}$ as the low order address, when the RESET pin is held at "L" level for more than $2\mu s$ while the power voltage is in the recommended operating condition and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 15.




Fig.14 Example of reset circuit

An example of the reset circuit is shown in Figure 14. When the power on reset is used, the RESET pin must be held "L" until the oscillation of X_{IN}-X_{OUT} becomes stable.




Fig.15 Internal state of microcomputer at reset




Fig.16 Timing diagram at reset



I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with CMOS output.

Pull-up transistor can be specified as an option. As shown in the memory map (Figure 1), port P0 can be accessed at zero page memory address 00E016. Port P0 has a directional register (address 00E116) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a previously output value to be read correctly even though the output voltage level is shifted up or down. Pins set as input are in the floating state and the signal levels can thus be read. When data is written into the input port, the data is latched only to the port latch and the pin still remains in the floating state.

Depending on the contents of the processor status register (bit 0 and bit 1 at address 00FF₁₆), four different modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and eva-chip mode. These modes (excluding single-chip mode) have a multiplexed address output function in addition to the I/O function. For more details, see the processor mode information

(2) Port P1

In the single-chip mode, port P1 has the same function as P0. In the other modes, P1's functions are slightly different from P0's. For more details, see the processor mode information.

(3) Port P2

In the single-chip mode, port P2 has the same function as P0. In the other modes, P2's functions are slightly different from P0's.

For more details, see the processor mode information.

(4) Port P3

In the single-chip mode, port P3 has the same function as P0. In the other modes, P3's functions are slightly different from P0's. Port P3 can also be used as serial I/O pins. For more details, see the processor mode information.

The output type of port $P3_5$ can be specified N-channel open drain output as an option.

(5) Port P4

Port P4 is a 4-bit I/O port with CMOS outputs. This port also has the pull-up transistor option.

(6) Clock 2φ output pin

In normal conditions, the oscillator frequency divided by two is output as 2ϕ .

(7) Clock φ output pin

In normal conditions, the oscillator frequency divided by four is output as ϕ .

(8) RESET_{OUT} pin

When the RESET pin goes to level "L", the RESET_{OUT} pin also goes to "L". On the other hand, when the RESET pin goes to level "H", the RESET_{OUT} pin also goes to "H" after 5~9 clock cycles. This output is used to reset the external circuits.

(9) INT₁ pin

The $\overline{INT_1}$ pin is an interrupt input pin. The $\overline{INT_1}$ interrupt request bit (bit 7 at address $00FE_{16}$) is set to "1" when the input level of this pin changes from "H" to "L".

(10) INT₂ pin

The $\overline{\text{INT}_2}$ pin is an interrupt input pin. When this signal level changes from "H" to "L", the interrupt request bit (bit 1 at address 00FE_{16}) is set to "1".

(11) CNTR pin

The CNTR pin is an I/O pin of timer X. In the event counter mode, CNTR becomes the input pin of the external pulse. In the pulse output mode, the CNTR output changes polarity each time the contents of timer X goes to "0". In the pulse width measurement mode, the pulse to be measured is input to this pin.

(12) Port IN

Port IN is an 8-bit input port to the A-D converter. The input contents of the port can be read to as the contents of address 00EE₁₆. The read operation must be inhibited during A-D conversion.






Fig.17 Block diagram of ports P0~P4 (in single-chip mode), and input and output formats of CNTR, φ, 2φ

RESET_{OUT}, PWM, port IN

PROCESSOR MODE

By changing the contents of the processor mode bit (bit 0 and 1 at address $00FF_{16}$), four different operation modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and evaluation chip (evachip) mode. In the memory expanding mode, microprocessor mode and eva-chip mode, ports $P0 \sim P3$ can be used as multiplexed I/O for address, data and control signals, as well as the normal functions of the I/O ports.

Figure 19 shows the functions of ports P0~P3.

The memory map for the single-chip mode is illustrated in Figure 1 and for other modes, in Figure 13.

By connecting CNV_{SS} to V_{SS} , all four modes can be selected through software by changing the processor mode bits. Connecting CNV_{SS} to V_{CC} automatically forces the microcomputer into microprocessor mode. Supplying 10V to CNV_{SS} places the microcomputer in the eva-chip mode. The four different modes are explained as follows:




Fig.18 External memory area in processor mode

(1) Single-chip mode (00)

The microcomputer will automatically be in the single-chip mode when started from reset, if CNV_{SS} is connected to V_{SS} . Ports P0 \sim P3 will work as original I/O ports.

(2) Memory expanding mode [01]

The microcomputer will be placed in the memory expanding mode when CNV_{SS} is connected to V_{SS} and the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient.

In this mode, port P0 and port P1 are as a system address bus and the original I/O pin function is lost. Port P2 becomes the data bus $(\mathsf{D}_7\!\sim\!\mathsf{D}_0)$ and loses its normal I/O functions. Port P3_1 and P3_0 become the SYNC and R/\overline{W} pins, respectively and the normal I/O functions are lost.

(3) Microprocessor mode (10)

After connecting CNV_{SS} to V_{CC} and initiating a reset, the microcomputer will automatically default to this mode. With the exceptions that the internal ROM is disabled and that external memory must be attached in this mode, this mode is the same as the memory expanding mode.

(4) Eva-chip mode [11]

When 10V is supplied to CNV_{SS} pin, the microcomputer is forced into the eva-chip mode. The main purpose of this mode is to evaluate ROM programs prior to masking them into the microcomputer's internal ROM.

In this mode, the internal ROM is inhibited so the external memory is required.

The lower 8 bits of address data for port P0 is output when ϕ goes to "H" state. When ϕ goes to the "L" state, P0 retains its original I/O functions.

Port P1's higher 8 bits of address data are output when ϕ goes to "H" state and as it changes back to the "L" state it retains its original I/O functions. Port P2 retains its original I/O functions while ϕ is at the "H" state, and works as a data bus of $D_7 \sim D_0$ (including instruction code) while at the "L" state. Pins P3₁ and P3₀ output the SYNC and R/W control signals, respectively while ϕ is in the "H" state. When in the "L" state, P3₂, P3₁ and P3₀ retain their original I/O function.

The R/W output is used to read/write from/to the outside. When this pin is in the "H" state, the CPU reads data, and when in the "L" state, the CPU writes data.

The SYNC is a synchronous signal which goes to the "H" state when it fetches the OP CODE.

The relationship between the input level of CNV_{SS} and the processor mode is shown in Table 2.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig.19 Processor mode and functions of ports P0~P3

Table 2 Relationship between CNV_{SS} pin input level and processor mode

CNVss	Mode	Explanation
V _{SS}	Single-chip mode	The single-chip mode is set by the reset.
,	Memory expanding mode	All modes can be selected by changing the processor mode bit with the program.
	Eva-chip mode	
	Microprocessor mode	
Vcc	Eva-chip mode	The microprocessor mode is set by the reset.
	Microprocessor mode	Eva-chip mode can be also selected by changing the processor mode bit with the program.
10V	Eva-chip mode	Eva-chip mode only.



CLOCK GENERATING CIRCUIT

The built-in clock generating circuits are shown in Figure 22.

When the STP instruction is executed, the oscillation of internal clock ϕ is stopped in the "H" state.

Also, the prescaler X and timer X are loaded with FF_{16} and 01_{16} , respectively. The oscillator (dividing by 16) is then connected to the prescaler input. This connection is cleared when timer X overflows or the reset is in, as discussed in the timer section.

The oscillator is restarted when an interrupt is accepted. However, the internal clock ϕ keeps its "H" level until timer X overflows.

This is because the oscillator needs a set-up period if a ceramic or a quartz crystal oscillator is used.

When the WIT instruction is executed, the internal clock ϕ stops in the "H" level but the oscillator continues running. This wait state is cleared when an interrupt is accepted. Since the oscillation does not stop, the next instructions are executed at once.

The circuit example using a ceramic oscillator (or a quartz crystal oscillator) is shown in Figure 20.

The constant capacitance will differ depending on which oscillator is used, and should be set to the manufacturers suggested value.

The example of external clock usage is shown in Figure 21. X_{IN} is the input, and X_{OUT} must be open.




Fig.20 External ceramic reasonator circuit




Fig.21 External clock input circuit




Fig.22 Block diagram of clock generating circuit

M50943-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROGRAMMING NOTES

- (1) The frequency ratio of the timer and the prescaler is 1/(n+1).
- (2) Set a value other than "0" for the timer and the pre-
- (3) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (4) Reading the timer and the prescaler must be avoided while the input to the prescaler is changing.
- (5) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (6) A NOP instruction must be used after the execution of a PLP instruction.
- (7) Notes on serial I/O
- ① Set "0" in the serial I/O interrupt enable bit (bit 2 of address 00FE₁₆) before setting the serial I/O mode.
- ② Insert at least one instruction and set "0" in the serial I/O interrupt request bit (bit 3 of address 00FE₁₆) after setting the serial I/O mode.
- 3 Set "1" in the serial I/O interrupt enable bit after the operation described in 2.
- (8) The timer X and prescaler X must be set "FF₁₆" immediately before the execution of a STP instruction.
- (9) Notes on A-D conversion
- ① Set "0" in the A-D interrupt enable bit (bit 4 of address 00FE₁₆) befor setting A-D conversion.
- ② Insert at least one instruction and set "0" in the A-D interrupt request bit (bit 5 of address 00FE₁₆) after setting the A-D conversion.
- 3 Set "1" in the A-D interrupt enable bit after the operation described in 2.
- Set "0" in bit 3 of the A-D control register (address 00F3₁₆) before using a STP instruction.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mark specification form
- (3) ROM data ····· EPROM 3sets

Write the following option on the mask ROM confirmation form

- Port P0 pull-up transistor bit
- Port P1 pull-up transistor bit
- Port P2 pull-up transistor bit
- Port P3 pull-up transistor bit
- Port P4 pull-up transistor bit
- · Port PWM pull-up transistor bit
- Port CNTR pull-up transistor bit
- Port P3₅ (S_{OUT}) output type



MITSUBISHI MICROCOMPUTERS M50943-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3~7	V
Vı	Input voltage RESET, X _{IN} , INT ₁ , INT ₂		-0.3~7	٧
	Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇			
V _I	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , CNTR	With respect to V _{SS}	-0.3~V _{cc} +0.3	V
	INO~IN7	Output transistors cut-off		
Vı	Input voltage CNV _{SS}		-0.3~13	V
	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇			
Vo	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , PWM, X _{OUT}		-0.3~V _{cc} +0.3	V
	φ, 2φ, RESET _{OUT} , CNTR			
Pd	Power dissipation	T _a =25℃	1000(Note 1)	mW
Topr	Operating temperature		-10~70	°C
Tstg	Storage temperature		-40~125	°C

Note 1: 300mW for QFP type.

RECOMMENDED OPERATING CONDITIONS ($V_{cc}=5V\pm10\%$, $T_a=-10\sim70^{\circ}C$, unless otherwise noted)

Symbol	Parameter		Limits		Unit
- Cymbol	raiametei	Min.	Nom.	Max.	Unit
Vcc	Supply voltage	4.5	5	5.5	٧
V _{SS}	Supply voltage `		0		V
	"H" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇				
	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , IN0~IN7				
V _{IH}	CNTR, INT1, INT2, RESET	0.8V _{CC}		Vcc	V
	X _{IN} , CNV _{SS}				
	"L" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇				
VIL	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , IN0~IN7	0		0.2V _{CC}	V
	CNTR, INT ₁ , INT ₂ , CNV _{SS}				
V_{IL}	"L" input voltage RESET	0		0.12V _{CC}	V
V _{IL}	"L" input voltage X _{IN}	0		0.16V _{CC}	V -
	"L" peak output current P00~P07, P10~P17, PWM				
lo _{L(peak)}	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			10	mA
	P4 ₀ ∼P4 ₃ , CNTR				
	"L" average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , PWM				
I _{oL(avg)}	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇	1		5	mA
	P4 ₀ ~P4 ₃ , CNTR (Note 2)			1 .	
	"H" peak output current P00~P07, P10~P17				
I _{OH(peak)}	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			-10	mA
	P4₀~P4₃, CNTR				
	"H" average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇				
I _{OH(avg)}	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			-5	mA
	P4 ₀ ~P4 ₃ , CNTR (Note 2)				
f _(XIN)	Internal clock oscillating frequency			8	MHz

Note 2: The average output current I_{OL(avg)} and I_{OH(avg)} are the average value of a period of 100ms.

3: The total of I_{OL(peak)} should be 80mA max, for ports P0, P1, P2, P3, P4, CNTR, and PWM.

The total of I_{OH(peak)} should be 80mA max, for ports P0, P1, P2, P3, P4, and CNTR.

ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%, V_{SS}=0V, T_a=25°C, f_(X_{IN})=8MHz, unless otherwise noted)

Complete	Parameter	TAdiai	Limits			11-14
Symbol		Test conditions	Min.	Тур.	Max.	Unit
V _{OH}	"H" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , CNTR	I _{OH} =−10mA (at P3₅ is CMOS output)	3			٧
V _{OH}	"H" output voltage φ, 2 φ, RESET _{OUT}	I _{OH} =-2.5mA	3			V
V _{OL}	"L" output voltage $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$ $P3_0 \sim P3_7$, $P4_0 \sim P4_3$, CNTR PWM	I _{OL} =10mA			2	v
VoL	"L" output voltage ϕ , 2ϕ , RESET _{OUT}	I _{OL} =5mA			2	٧
$V_{T+} - V_{T-}$	Hysteresis P3 ₆	When used as CLK input	0.3		1	V
$V_{T+} - V_{T-}$	Hysteresis CNTR, INT ₁ , INT ₂		0.3		1	٧
$V_{T+} - V_{T-}$	Hysteresis RESET			0.5	0.7	٧
$V_{T+} - V_{T-}$	Hysteresis X _{IN}	·	0.1		0.5	· V
l _{iL}	"L" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ CNTR, PWM	V _I = 0 V without pull-up transistor			-5	μΑ
l _{IL} ,	"L" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ CNTR, PWM	V _i = 0 V with pull-up transistor	—40	-70	-125	μΑ
I _{IL}	"L" input current IN0~IN7	V₁= 0 V			-5	μΑ
I _{IL}	"L" input current INT ₁ , INT ₂ , RESET, X _{IN}	V _i = 0 V			-5	μA
I _{IH}	"H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ CNTR, PWM	V _I =5V			5	μΑ
l _{IH}	"H" input current IN0~IN7(at unselect)	V _I = 5 V			5	μA
I _{IH}	"H" input current INT ₁ , INT ₂ , RESET, X _{IN}	$V_i = 5 V$			5	μΑ
I _{tH}	"H" input current V _{REF}	V ₁ = 5 V			1	mA
Icc	Supply current	Output pins are open, ports P0, P1, P2, P3 and P4 are connected to V _{CC} , all other input and I/O pins are connected to V _{SS} .		6	12	mA
IACC	Supply current for A-D	during A-D conversion		4	- 8	mA

$\textbf{A-D} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = \text{AV}_{cc} = 5\text{V}, \, \text{V}_{ss} = \text{AV}_{ss} = 0\text{V}, \, \text{T}_{a} = 25\text{°C}, \, \text{f}_{(x_{IN})} = 8\text{MHz}, \, \text{unless otherwise noted})$

Symbol	Parameter	Test conditions	<u> </u>	Limits			
	Parameter	rest conditions	Min.	Тур.	Max.	Unit	
_	Resolution				8	Bits	
<u>-</u>	Absolute accuracy	V _{CC} =AV _{CC} =5V 5V≥V _{REF} ≥3V			±3	LSB	
RLADDER	Ladder resistance value		5 .			kΩ	
t _{CONV}	Conversion time				36/144	μs	
V _{REF}	Reference input voltage		3	· .	V _{cc}	V	
VIA	Analog input voltage				V _{REF}	V	

TIMING REQUIREMENTS

Single-chip mode (V_{cc}=5V±10%, V_{ss}=0V, T_a=25°C, f_(X_{IN})=8MHz, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Тур.	Max.	Unit
tsu(POD-ø)	Port P0 input setup time	200			ns
tsu(P1D-ø)	Port P1 input setup time	200			ns
t _{SU(P2D-ø)}	Port P2 input setup time	200			ns
t _{SU(P3D-ø)}	Port P3 input setup time	200			ns
t _{SU(P4D—ø)}	Port P4 input setup time	200			ns
t _{SU(IND-ø)}	Port IN input setup time	200			ns
th(≠-POD)	Port P0 input hold time	20			ns
t _{h(≠P1D)}	Port P1 input hold time	20			ns
th(ø—P2D)	Port P2 input hold time	20			ns
t _{h(≠P3D)}	Port P3 input hold time	20			ns
t _{h(≠-P4D)}	Port P4 input hold time	20			ns
th(ø—IND)	Port IN input hold time	20			ns
t _C	External clock input cycle time	125			ns
t _w	External clock input pulse width	. 62			ns
tr	External clock rising edge time			20	ns
tf	External clock falling edge time			20	ns

$\textbf{Eva-chip} \quad \textbf{mode} \ (v_{\text{cc}} = 5v \pm 10\%, \, v_{\text{ss}} = 0v, \, \tau_{\textbf{a}} = 25^{\circ}\!\!\text{C}, \, f_{(x_{\text{IN}})} = 8\text{MHz, unless otherwise noted})$

0	Parameter		Limits		
Symbol	Parameter	Min.	Тур.	Max.	Unit
tsu(POD-ø)	Port P0 input setup time	200			ns
tsu(P1D-#)	Port P1 input setup time	200			ns
tsu(P2D-ø)	Port P2 input setup time	200			ns
th(ø-POD)	Port P0 input hold time	20			ns
th(ø-P1D)	Port P1 input hold time	20			ns
th(&_P2D)	Port P2 input hold time	20			ns

Memory expanding mode and microprocessor mode

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=25^{\circ}C, f_{(X_{IN})}=8MHz, unless otherwise noted)$

Symbol	Description		Limits		11-14
	Parameter	Min.	Тур.	Max.	Unit
tsu(P2D-ø)	Port P2 input setup time	150			ns
th(#-P2D)	Port P2 input hold time	20			ns

 $\begin{array}{ll} \textbf{SWITCHING} & \textbf{CHARACTERISTICS} \\ \textbf{Single-chip} & \textbf{mode} \ (V_{cc} = 5V \pm 10\%, V_{ss} = 0V, T_a = 25\, \text{C}, \ f_{(X_{IN})} = 8\text{MHz}, \ \text{unless otherwise noted}) \end{array}$

Symbol	Parameter	Test conditions		11-24		
- Oyllibol		rest conditions	Min.	Тур.	Max.	Unit
td(≠-POQ)	Port P0 data output delay time				200	ns
t _{d(≠-P1Q)}	Port P1 data output delay time				200	ns
td(P2Q)	Port P2 data output delay time	Fig.23			200	ns
t _{d(≠-P3Q)}	Port P3 data output delay time				200	ns
t _{d(ø-P4Q)}	Port P4 data output delay time	•		4.00	200	ns

Eva-chip mode (V_{cc} =5 $V\pm10\%$, V_{ss} =0V, T_a =25 $^{\circ}$ C, $f_{(X_{IN})}$ =8MHz, unless otherwise noted)

Cumb of	Parameter	Took conditions	Limits			
Symbol		Test conditions	Min.	Тур.	Max.	Unit
td(ø-POA)	Port P0 address output delay time				150	ns
td(ø-POAF)	Port P0 address output delay time	·			150	ns
t _{d(≠—P0Q)}	Port P0 data output delay time				200	ns
td(ø-POQF)	Port P0 data output delay time				150	ns
td(ø_P1A)	Port P1 address output delay time				150	ns
td(ø-PIAF)	Port P1 address output delay time				150	ns
td(øP1Q)	Port P1 data output delay time				200	ns
t _{d(ø—P1QF)} '	Port P1 data output delay time				150	ns
t _{d(≠-P2Q)}	Port P2 data output delay time	F:- 00			200	ns
td(ø-P2QF)	Port P2 data output delay time	Fig.23			. 150	ns
td(ø—R/W)	R/W signal output delay time				150	ns
td(ø—R/WF)	R/W signal output delay time				150	ns
td(øP30Q)	Port P3 ₀ data output delay time				200	ns
td(ø—P30QF)	Port P3 ₀ data output delay time				150	ns
td(ø_sync)	SYNC signal output delay time				150	ns
td(ø-synce)	SYNC signal output delay time				150	ns
td(ø—P3₁Q)	Port P3 ₁ data output delay time				200	ns
t _{d(ø—P31QF)}	Port P3 ₁ data output delay time				150	ns

Memory expanding mode and microprocessor mode

($V_{CC}=5V\pm10\%$, $V_{SS}=0V$, $T_a=25^{\circ}C$, $f_{(X_{IN})}=8MHz$, unless otherwise noted)

Symbol	Parameter	Took one distant		11-14		
Symbol		Test conditions	Min.	Тур.	Max.	Unit
td(ø-POA)	Port P0 address output delay time				150	ns
td(ø-P1A)	Port P1 address output delay time				150	ns
td(ø_P2Q)	Port P2 data output delay time	F:- 00			200	ns
td(ø-P2QF)	Port P2 data output delay time	Fig.23	30		150	ns
t _{d(ø—R/W)}	R/W signal output delay time				150	ns
td(ø-sync)	SYNC signal output delay time				150	ns





Fig.23 Ports P0~P4 test circuit



2 ϕ **PIN AC CHARACTERISTICS** ($V_{cc}=5V$, $V_{ss}=0V$, $f_{(x_{(N)})}=8MHz$, $T_a=25^{\circ}C$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			I I mile
Syllibol			Min.	Тур.	Max.	Unit
t _C	Clock output cycle time			250		ns
tw	Clock output pulse width	F:- 24	25			ns
tr	Clock rising time	Fig.24			75	ns
tf	Clock falling time	1			50	ns

Timing diagram of 2ϕ








Fig.24 Test circuit of 2ϕ

TIMING DIAGRAMS


In single-chip mode



In memory expanding mode and microprocessor mode



In eva-chip mode



M50944-XXXSP/FP

PRELIMINARY

Notice: These are not a final specification. Some

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M50944-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP.

This single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction set, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.


The differences between the M50944-XXXSP and the M50944-XXXFP are the package outline and the power dissipation ability (absolute maximum ratings).

DISTINCTIVE FEATURES


יט	STINCTIVE TEATORES
•	Number of basic instructions····· 69
•	Memory size ROM ······12288 bytes
	RAM 192 bytes
•	Instruction executing time
	2µs (minimum instructions, at 4MHz frequency)
•	Single power supply $f(X_{IN})=4MHz\cdots\cdots5V\pm10\%$
	$f(X_{IN})=1MHz\cdots3\sim5.5V$
•	Power dissipation
	normal operation mode (at 4MHz frequency)
	15mW
	low-speed operation mode (at 32kHz frequency for
	clock function) ····································
•	Subroutine nesting96 levels (Max.)
•	Interrupt······10 types, 5 vectors
•	8-bit timer ······ 7 (6 when used as serial I/O)
•	Serial I/O····· 8-bit×2
•	Devider for serial I/O······1
•	Interrupt request distinguish register 8-bit×2
•	Programmable I/O ports (Ports P3, P4) ······· 16
•	Middle-voltage programmable ports
	(Ports P0, P1, P2)24
•	Input port (Ports R, IN)
•	A-D conversion ······8-bit, 8-channel
•	Two clock generator circuits (One is for main clock, the
	other is for clock function)

APPLICATION

Camera, Office automation equipment, VCR, Tuner, Audio-visual equipment









M50944-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M50944-XXXSP

Parameter			Functions
Number of basic instructions			69
Instruction execution time			2μs (minimum instructions, at 4MHz frequency).
Clock frequency			4. 2MHz (main clock input), 32kHz (for clock function)
	ROM		12288bytes
Memory size	RAM .		192bytes
Input/Output port	P0, P1, P2, P3, P4	· I/O	8-bit×5
	IN	Input	8-bit×1
	R .	Input	4-bit×1
Serial I/O			8-bit×2
Timers			8-bit prescaler×3+8-bit timer×4 (3 when serial I/O is used)
Subroutine nesting			96 levels (max.)
Interrupts			Four external interrupts, Four timer interrupts (or three timers, one serial I/O)
Clock generating circuit			Two built-in circuits (ceramic or quartz crystal oscillator).
Supply voltage			$5V\pm10\%$ (at f(X _{IN})=4MHz), $3.0\sim5.5V$ (at f(X _{IN}) ≤1.0 MHz)
	At high-speed operation		15mW (at f (X_{IN})=4MHz).
Power dissipation	At low-speed operation		0.3mW (at f (X_{CIN})=32kHz).
	At stop mode		1μA (at clock stop)
	Input/Output voltage		5V (ports P3, P4)
Input/Output Characteristics			12V (ports P0, P1, P2)
	Output current		10mA (ports P0, P1, P2: middle voltage N-channel open drain output).
			-5~10mA (ports P3, P4: CMOS tri-state output)
Memory expansion			Possible
Operating temperature range			-10~70°C
Device structure			CMOS silicon gate
Package	M50944-XXXSP		64-pin shrink plastic molded DIP
	M50944-XXXFP		64-pin shrink plastic molded QFP



PIN DESCRIPTION

Pin	Name	Input/ Output	Functions	
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V \pm 10% to V _{CC} , and 0V to V _{SS} .	
CNVss	CNV _{SS}		This is usually connected to V _{SS} .	
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillatior to stabilize, this "L" condition should be maintained for the required time.	
X _{IN}	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, an	
Хоит	Clock output	Output	external ceramic or a quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the clock source should be connected the X_{IN} pin and the X_{OUT} pin should be left open.	
φ	Timing output	Output	This is the timing output pin.	
X _{CIN}	Clock input for clock function	Input	This is the I/O pins of the clock generating circuit for the clock function. To control generating frequency, an external ceramic or quartz crystal oscillator is connected between the X _{CIN} and X _{COUT} pins. If an external clock is used, the clock source should be connected to the X _{CIN} pin and the X _{COUT} pin should be left open.	
Х _{соит}	Clock output for clock function	Output	This clock can be used as a prógram controlled the system clock.	
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-ch open drain. A pull-up transistor is built-in between the V _{CC} pin and this port.	
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.	
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.	
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port with CMOS output. The other functions are basically the same as port P0. P3 ₀ , P3 ₁ , P3 ₂ and P3 ₃ pins are in common with INT ₂ , INT ₁ , CNTR and T respectively. When serial I/O ₁ is used, P3 ₄ , P3 ₅ , P3 ₆ and P3 ₇ work as S _{IN1} , S _{OuT1} , CLK1 and S _{RDY1} pin respectively.	
P4 ₀ ~P4 ₇	I/O port P4	1/0	Port P4 is an 8-bit I/O port and has basically the same functions as port P0. P4 ₂ and P4 ₃ pins are in common with INT ₃ and INT ₄ respectively. When serial I/O ₂ is used, P4 ₄ , P4 ₅ , P4 ₆ and P4 ₇ work as S _{IN2} , S _{OUT2} , CLK ₂ and S _{RDY2} pin respectively.	
$R_0 \sim R_3$	Input port R	Input	Port R is a 4-bit input port.	
IN ₀ ~IN ₇	Analog input port IN	Input	Port IN is the analog input pin to the A-D converter. It also has a dual function and works as a normal input port.	
AV _{CC} , AV _{SS} (Note)	Voltage input for A-D		This is the power supply input pin for the A-D conveter.	
V _{REF}	Reference voltage input	Input	This is the reference voltage input pin for the A-D conveter.	

Note. This pin is for flat package only.

BASIC FUNCTION BLOCKS

MEMORY

A memory map for the M50944-XXXSP is shown in Figure 1. Addresses $\mathsf{D000}_{16}$ to FFFF_{16} are assigned to the built-in ROM area which consists of 12288 bytes. Addresses $\mathsf{FF00}_{16}$ to FFFF_{16} are a special address area (special page). By using the special page addressing mode of the JSR instruction, subroutines addressed on this page can be called with only 2 bytes. Addresses $\mathsf{FFF4}_{16}$ to FFFF_{16} are vector addresses used for the reset and interrupts (See interrupt

chapter). Addresses 0000_{16} to $00FF_{16}$ are the zero page address area. By using the zero page addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required.

The RAM, I/O port, timer, etc. addresses are already assigned for the zero page. Addresses 0000₁₆ to 00BF₁₆ are assigned for the built-in RAM which consists of 192 bytes of static RAM. This RAM is used as the stack during subroutine calls and interrupts, in addition to data storage.




Fig.1 Memory map

CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 2.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the microcomputer. Data operations such as data transfer, input/output, etc., is executed mainly through the accumulator.

INDEX REGISTER X (X)

The index register X is an 8-bit register. In the index regsiter X addressing mode, the value of the OPERAND added to the contents of the index register X specifies the real address. When the T flag in the processor status register is set to "1", the index register X itself becomes the address for the second OPERAND.

INDEX REGSITER Y (Y)

The index register Y is an 8-bit register. In the index register Y addressing mode, the value of the OPERAND added to the contents of the index register Y specifies the real address.




Fig.2 Register structure

STACK POINTER (S)

The stack pointer is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subroutine calls. The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

When an interrupt occurs, the higher 8 bits of the program counter is pushed into the stack first, the stack pointer is decremented, and then the lower 8 bits of the program counter is pushed into the stack. Next the contents of the processor status register is pushed into the stack. When the return from interrupt instruction (RTI) is executed, the program counter and processor status register data is popped off the stack in reverse order from above.

The accumulator is never pushed into the stack automatically, so a Push Accumulator instruction (PHA) is provided to execute this function. Restoring the accumulator to its previous value is accomplished by the Pop Accumulator instruction (PLA). It is executed in the reverse order of the PHA instruction.

The contents of the Processor Status Register (PS) are pushed and popped to and from the stack with the PHP and PLP instructions, respectively.

During a subroutine call, only the program counter is pushed into the stack. Therefore, any registers that should not be destroyed should be pushed into the stack manually. To return from a subroutine call, the RTS instruction is used.

PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L . The program counter is used to indicate the address of the next instruction to be executed.

PROCESSOR STATUS REGISTER (PS)

The 8-bit PS is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flag (C), Zero flag (Z), Overflow flag (V) or the Negative flag (N). Each bit of the register is explained below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic Logic Unit (ALU) immediately after an operation. It is also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting and clearing this flag.

2. Zero flag (Z)

This flag is used to indicate if the immediate operation generated a zero result or not. If the result is zero, the zero flag will be set to "0". If the result is not zero, the zero flag will be set to "1".

3. Interrupt disable flag (I)

This flag is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt is accepted, this flag is automatically set to "1" to prevent from other interrupts until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is "0", the operations are executed in binary. Decimal correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

When the BRK instruction is executed, the same operations are performed as in an interrupt. The address of the interrupt vector of the BRK instruction is the same as that of the lowest priority interrupt. The contents of the B flag can be checked to determine which condition caused the interrupt. If the BRK instruction caused the interrupt, the B flag will be "1", otherwise it will be "0".

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i.e., operation results between memories 1 and 2 are stored in the accumulator). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the T flag, respectively.

7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a signed binary number. When the result exceeds ± 127 or ± 128 , the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the V flag. The overflow flag is reset by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the N flag. There are no instructions for directly setting or resetting the N flag.



INTERRUPT

The M50944-XXXSP can be interrupted from ten sources; INT₁ or timer 1, timer 2 or serial I/O₁, INT₂ or timer 3, INT₃ or timer 4, INT4 or A-D or BRK instruction. The value of bit 2 of the serial I/O₁ mode register (address 00F6₁₆) determines whether the interrupt is from timer 2 or from serial I/O₁. When bit 2 is "1" the interrupt is from serial I/O₁, and when bit 2 is "0" the interrupt is from timer 2. Also, when bit 2 is "1", parts of port 3 are used for serial I/O₁. Bit 7 and bit 5 of the interrupt request distinguish register 1 (address 00F1₁₆) distinguish whether the interrupt request is from INT, pin or timer 1. When bit 7 is "1", the interrupt is requested from INT₁ pin and bit 5 is "1", the interrupt is requested from timer 1. Bit 3 and bit 1 of the interrupt request distinguish register 1 (address 00F116) distinguish whether the interrupt request is from INT, pin or timer 1. When bit 3 is "1", the interrupt is requested from INT₂ pin and bit 1 is "1", the interrupt is requested from timer 3. Also, bit 7 and bit 5 or bit 3 and bit 1 of the interrupt request distinguish register 2 distinguish whether the interrupt request is from $\overline{\text{INT}_3}$ pin or timer 4 and $\overline{\text{INT}_4}$ or A-D, respectively.

These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same function as an interrupt. When an interrupt is accepted, the contents of certain registers are pushed into specified locations, as discussed in the stack pointer section, and the interrupt disable flag (1) is set, and the program jumps to the address specified by the interrupt vector. and the interrupt request bit is cleared automatically. The reset interrupt is the highest priority interrupt and can never be inhibited. Except for the reset interrupt, all interrupts are inhibited when the interrupt disable flag is set to "1". All of the other interrupts can further be controlled individually via the interrupt control register shown in Figure 3. An interrupt is accepted when the interrupt enable bit and the interrupt request bit are both "1" and the interrupt disable flag is "0". The interrupt request bits are set when the following conditions occur:




Fig. 3 Interrupt control

- (1) When the level of INT_1 , INT_2 , $\overline{INT_3}$ or $\overline{INT_4}$ pin changed
- (2) When the contents of timer 1, timer 2 (or the serial I/O₁ counter), or timer 4 goes to "0"

When the two interrupt requests, which are the same priority, are at the same sampling, the priority process is processed by interrupt request distinguish register 1 and 2.

These request bits can be reset by a program but can not be set. Since the BRK instruction interrupt and the A-D interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if A-D generated the interrupt.

Table 1. Interrupt vector address and priority

Interrupt	Priority	Vector address
RESET	1	FFFF ₁₆ , FFFE ₁₆
INT ₁ or timer 1	2	FFFD ₁₆ , FFFC ₁₆
Timer 2 or serial I/O ₁	3	FFFB ₁₆ , FFFA ₁₆
INT ₂ or timer 3	4	FFF9 ₁₆ , FFF8 ₁₆
INT ₃ or timer 4	5	FFF7 ₁₆ , FFF6 ₁₆
INT ₄ or A-D(BRK)	6	FFF5 ₁₆ , FFF4 ₁₆




Fig. 4 Structure of timer control register

TIMER

The M50944-XXXSP has seven timers, timer 1, 2 prescaler, timer 1, timer 2, timer 3 prescaler, timer 3, timer 4 prescaler and timer 4. Interrupt from timer 2 cannot be used at using serial I/O (see serial I/O section).

A block diagram of timer 1 through 3 and timer 4 is shown in Figure 5 and Figure 6 respectively. The count source for timer 3 prescaler and timer 4 prescaler can be selected by using bit 2 and 3 of the timer control register (addres $00FF_{16}$), as shown in Figure 4.

All of the timers are down count timers and have 8-bit latches. When a timer reaches "0" and the next count pulse is input to a timer, the contents of the reload latch are loaded into the timer. The division ratio of the timer is 1/(n+1), where n is the contents of timer latch.

Each timer has interrupt generating functions. The timer interrupt request bits (in the interrupt request distinguish register 1, the interrupt request distinguish register 2, the interrupt control register and the timer control register) is set at the next count pulse after the timer reaches "0". The interrupt distinguish register 1 and 2 are located at addresses 00F1₁₆ and 00F2₁₆ respectively.

The starting and stopping of timer 3 prescaler is controlled by bit 5 of the timer control register. If the corresponding bit is "0", the timer starts counting, when the corresponding bit is "1", the timer stops.

After a STP instruction is executed, timer 3 prescaler, timer 3, and the clock (ϕ divided by 4) are connected in series (regardless of the status of bit 2 of the timer control register). This state is canceled if timer 3 interrupt request bit is set to "1", or if the system is reset, and it becomes a former count source decided with bit 2 of the timer control register. Before the STP instruction is executed, bit 5 of the timer control register must be set to "0", bit 0 of the interrupt request distinguish register 1 must be set to "1", bit 1 of the interrupt request distinguish register 1 must be set to "0" and bit 5 of the interrupt control register must be set to "0". For more details on the STP instruction, refer to the oscillation circuit section.




Fig. 5 Block diagram of timer 1 through timer 3




Fig. 6 Block diagram of timer 4

SERIAL I/O1

A block diagram of the serial I/O₁ is shown in Figure 7. In the serial I/O₁ mode, the receive ready signal (\overline{S}_{RDY1}), synchronous input/output clock (CLK₁), and the serial I/O₁ (S_{OUT1}, S_{IN1}) pins are used as P3₇, P3₆, P3₅, and P3₄, respectively.

The serial I/O₁ mode register (address $00F6_{16}$) is an 8-bit register. Bits 1 and 0 of this register are used to select a synchronous clock source. When these bits are (00) or (01), an external clock from P3₆ is selected. When these bits are (10), the overflow signal (from timer 2) divided by two becomes the synchronous clock. Therefore, changing the

timer period will change the transfer speed. When the bits are (11), the internal clock ϕ divided by 4 becomes the clock.

Bits 2 and 3 decide whether parts of P3 will be used as a serial I/O or not. When bit 2 is "1", P3₆ becomes an I/O pin of the synchronous clock. When an internal synchronous is selected, the clock is output from P3₆. If an external synchronous clock is selected, the clock is input to P3₆. And P3₅ will be a serial output and P3₄ will be a serial input. To use P3₄ as a serial input, set the directional register bit which corresponds to P3₄ to "0". For more information on the directional register, refer to the I/O pin section.




Fig. 7 Block diagram of serial I/O

To use the serial I/O_1 , bit 2 needs to be set to "1", if it is "0" $P3_6$ will function as a normal I/O. Interrupts will be generated from the serial I/O_1 counter instead of timer 1. Bit 3 determines if $P3_7$ is used as an output pin for the receive data ready signal (bit 3 = "1", $\overline{S_{RDY1}}$) or used as a normal I/O pin (bit 3 = "0").

The function of the serial I/O_1 differs depending on the clock source; external clock or internal clock.

Internal Clock — The $\overline{S_{RDY1}}$ signal becomes "H" during transmission or while dummy data is stored in the serial I/O_1 register. After the falling edge of the write signal, the $\overline{S_{RDY1}}$ signal becomes low signaling that the M50944-XXXSP is ready to receive the external serial data. The $\overline{S_{RDY1}}$ signal goes "H" at the next falling edge of the transfer clock. The serial I/O_1 counter is set to 7 when data is stored in the serial I/O_1 register. At each falling edge of the transfer clock,

serial data is output to $P3_5$. During the rising edge of this clock, data can be input from $P3_4$ and the data in the serial I/O_1 register will be shifted 1 bit. Data is output starting with the LSB. After the transfter clock has counted 8 times, the serial I/O_1 register will be empty and the transfter clock will remain at a high level. At this time the interrupt request bit will be set.

External Clock—If an external clock is used, the interrupt request will be set after the transfter clock has counted 8 times but the transfter clock will not stop. Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 250kHz at a duty cycle of 50%.

Timing diagrams are shown in Figure 8, and connections between two M50944-XXXSPs' are shown in Figure 9.




Fig. 8 Serial I/O₁ timing




Fig. 9 Example of serial I/O₁ connection




Fig. 10 Structure of serial I/O₁ mode register



SERIAL I/O2

A block diagram of the serial I/O₂ is shown in Figure 11. In the serial I/O₂ mode the receive ready signal $(\overline{S_{RDY2}})$, synchronous input /output clock (CLK₂), and the serial I/O₂ pins (S_{OUT2}, S_{IN2}) are used as P4₇, P4₆, P4₅, and P4₄, respectively.

The serial I/O_2 mode register (address $00F4_{16}$) is an 8-bit register. Bits 1 and 0 of this register is used to select a synchronous clock source.

When these bits are [00] or [01], an external clock from P4₆ is selected. When these bits are [10], the overflow signal from timer 4, divided by two, becomes the synchronous

clock. Therefore, changing the timer period will change the transfer speed. When the bits are $\{11\}$, the timing ϕ divided by 4, becomes the clock.

Bit 2 and 3 decide whether parts of P4 will be used as a serial I/O_2 or not. When bit 2 is a "1", P4₆ becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from P4₆. If an external synchronous clock is selected, the clock is input to P4₆ and P4₅ will be a serial output and P4₄ will be a serial input. To use P4₄ as a serial input, set the directional register bit which corresponds to P4₄ to "0". For more information on the directional register, refer to the I/O pin section.




Fig. 11 Block diagram of serial I/O₂

M50944-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

To use the serial I/O_2 , bit 2 needs to be set to "1", if it is "0" $P4_6$ will function as a normal I/O. Bit 3 determines if $P4_7$ is used as an output pin for the receive data ready signal (bit 3=1, $\overline{S_{RDY2}}$) or used as normal I/O pin (bit 3=0). The serial I/O_2 function is discussed below. The function of the serial I/O_2 differs depending on the clock source; external clock or internal clock.

Internal clock—The $\overline{S_{RDY2}}$ signal becomes "H" during transmission or while dummy data is stored in the serial I/O_2 register (address $00F5_{16}$). After the falling edge of the write signal, the $\overline{S_{RDY2}}$ signal becomes low signaling that the M50944-XXXSP is ready to receive the external serial data. The $\overline{S_{RDY2}}$ signal goes "H" at the next falling edge of the transfer clock. The serial I/O_2 counter is set to 7 when data is stored in the serial I/O_2 register. At each falling

edge of the transfer clock, serial data is output to P4₅. During the rising edge of this clock, data can be input from P4₄ and the data in the serial I/O_2 register will be shifted 1 bit. Data is output starting with the LSB. After the transfer clock has counted 8 times, the serial I/O_2 register will be empty and the transfer clock will remain at a high level. At this time the serial I/O_2 end bit will be set.

External clock—If an external clock is used, the interrupt request will be sent after the transfer clock has counted 8 times but transfer clock will not stop.

Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 250kHz at a duty cycle of 50%. The timing diagram is shown in Figure 12.




Fig. 12 Serial I/O₂ timing

M50944-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

A block diagram of clock divider for serial I/O_2 is shown in Figure 13. Bit 2, 1 and 0 of the serial I/O_2 clock selection register (address $00F8_{16}$) determine the dividing ratio of the serial I/O_2 clock. When these bits are (0XX), the timing ϕ divided by 4 is selected. When these bits are (100),

[101], [110] and [111], the timing ϕ divided by 8, 16, 32 and 64 are selected respectively.

To use the clock divider for serial I/O₂, both bit 1 and bit 0 of the serial I/O₂ mode register (address $00F4_{16}$) need to be set to "1".




Fig. 13 Clock divider for serial I/O₂




Fig. 14 Structure of serial I/O₂ mode register




Fig. 15 Structure of serial I/O₂ clock selection register

A-D CONVERTER

The A-D converter circuit is shown in Figure 17. The analog input ports of the A-D converter ($IN_0 \sim IN_7$) are in common with the input ports of the data bus.

The 6-bit A-D control register is located at address 00F3₁₆. One of the eight analog inputs is selected by bits 0, 1 and 2 of this register.

A-D conversion is accomplished by first selecting the analog channel (bit 0, 1 and 2) to be converted. The conversion is started when dummy data is written into address 00EF₁₆. When the conversion is finished, an interrupt is generated by the A-D and the digital data can be read from the A-D register (address 00EF₁₆). The end of the conversion is determined by either the A-D conversion end bit (bit 5 of the A-D control regiser) or an A-D interrupt reguest bit.

The A-D conversion can also be programmed for high or low speed conversions. This is accomplished by using the A-D conversion speed switch bit (bit 4 of the A-D control register). For more information on the electrical characteristics of the high and low speed conversions, refer to the electrical characteristics section.

Port IN can also be used as an input port by reading data into address 00EC₁₆. However, this cannot be done during A-D conversions.

The A-D control register is shown in Figure 16.




Fig. 16 Structure of A-D control register




Fig. 17 A-D conversion circuit

RESET CIRCUIT

The M50944-XXXSP is reset according to the sequence shown in Figure 20. It starts the program from the address formed by using the content of address FFFF $_{16}$ as the high order address and the content of the address FFFE $_{16}$ as the low order address, when the $\overline{\text{RESET}}$ pin is held at "L" level for more than $2\mu s$ while the power voltage is in the recom-

Address (1) Port P0 directional register (D0) (E1₁₆) ··· 0016 (2) Port P1 directional register (D1) (E3₁₆) ··· 0016 0016 (3) Port P2 directional register (D2) (E5₁₆) ... (4) Port P3 directional register (D3) (E9₁₆) ... 0016 Port P4 directional register (D4) (EB₁₆)... 0016 (6) Serial I/O₁ mode register (S₁M)(F6₁₆) ... 00000 (7) Serial I/O₂ mode register (S₂M)(F4₁₆)... 0 0000 (8) Serial I/O2 clock selection (F6₁₆) 0 0 0 register (F3₁₆) 0 (9) A-D control register 0 0 0 Interrupt request 0016 (IF1)(F1₁₆) distinguish register 1 Interrupt request 0016 (IF2)(F2₁₆) ··· distinguish register 2 (12) Interrupt control register (IM)(FF₁₆)··· 0016 (TM)(FE₁₆)... (13) Timer control register 0046 Interrupt disable flag for (PS) ··· processor status register Contents of address FFFF16 (PC_H) ··· Program counter Contents of address FFFE16 (PC,)... Since the contents both registers other than those listed above (inclouding timer 1, timer 2, timer 3, and the serial I/O register) and the RAM are undefined at reset, it is necessary to set initial values

mended operating condition and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 18. An example of the reset circuit is shown in Figure 19. When the power on reset is used, the RESET pin must be held "L" until the oscillation of X_{IN}-X_{DIIT} becomes stable.





Fig. 19 Example of reset circuit



Note: * means mask option




Fig. 20 Timing diagram at reset

M50944-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

(1) Port P0

Port P0 is an 8-bit output port with N-channel open drain and high voltage output. Each pin has a pull-up transistor option. As shown in the memory map (Figure 1), port P0 can be accessed at zero page memory address 00E016.

Port P0 has a directional register (address 00E1₁₆) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a previously output value to be read correctly even though the output voltage level is shifted up or down. Pins set as input are in the high impedance state and the signal levels can thus be read. When data is written into the input port, the data is latched only to the output register and the pin still remains in the high impedance state.

Depending on the status of the processor status register (bit 0 and bit 1 of address $00FF_{16}$), four different modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and eva-chip mode. These modes (excluding single-chip mode) have a multiplexed address output function in addition to the I/O function. For more details, see the processor mode section.

(2) Port P1

In the single-chip mode, port P1 has the same function as P0. In the other modes, P1's functions are slightly different from P0's. For more details, see the processor mode section.

(3) Port P2

In the single-chip mode, port P2 has the same function as P0. In the other modes, P2's functions are slightly different from P0's. For more details, see the processor mode section.

(4) Port P3

Port P3 is an 8-bit I/O port having CMOS output. Each pin is shared with serial I/O₁, timer overflow and external interrupt input functions. These functions remain the same even if the device is used in other modes.

(5) Port P4

Port P4 is an 8-bit I/O port with CMOS outputs. Each pin is shared with serial I/O₂, and external interrupt input functions. During all modes except single-chip mode, P4₁ and P4₀ function as both SYNC and R/\overline{W} outputs as well as I/O ports (see processor mode section).

(6) Port R Port R is a 4-bit input port.

(7) Port IN

Port IN is an 8-bit input port to the A-D converter. It can also be used as an input port by reading the input data into address 00EC₁₆. However, this port cannot be read during A-D conversion.

(8) Clock ϕ output pin

This is the timing output pin. When selected the main clock $(X_{\text{IN}}-X_{\text{OUT}})$ as the internal system clock, the clock frequency divided by four is outputed. However, when selected the clock for clock function $(X_{\text{CIN}}-X_{\text{COUT}})$, the clock frequency divided by two is outputed.






Fig. 21 Block diagram of port P0~P4 and port R (single-chip mode)

PROCESSOR MODE

By changing the contents of the processor mode bit (bit 0 and 1 of address $00FF_{16}$), four different operation modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and evaluation chip (evachip) mode. In the memory expanding mode, microprocessor mode and eva-chip mode, $P0 \sim P2$ and P4 can be used as multiplexed I/O for address, data and control signals, as well as the normal functions of the I/O ports. Figure 23 shows the functions of ports $P0 \sim P2$, and P4 corresponding to each mode.

The memory map of the single-chip mode is illustrated in Figure 1, and the other modes are shown in Figure 22. By connecting the CNV_{SS} to V_{SS} , all four modes can be selected through software by changing the processor mode regsiter. Connecting CNV_{SS} to V_{CC} automatically forces the microcomputer into microprocessor mode. Supplying 10V to CNV_{SS} places the microcomputer in the eva-chip mode. The four different modes are explained as follows:




Fig. 22 External memory area in processor mode

(1) Single-chip mode (00)

The microcomputer will automatically be in the single-chip mode when started from reset, if CNV_{SS} is connected to V_{SS} . Ports $P0 \sim P4$ will work as original I/O ports.

(2) Memory expanding mode (01)

The microcomputer will be placed in the memory expanding mode when CNV_{SS} is connected to V_{SS} and the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient.

The lower 8 bits of address data for port P0 is output when ϕ goes to the "H" state. When ϕ goes to the "L"

state, P0 retains its original I/O functions.

Port P1's higher 8 bits of address data are output when ϕ goes "H" state and as it changes back to the "L" state it retains its original I/O functions.

Port P2 retains its original output functions while ϕ is at the "H" state, and works as a data bus of $D_7 \sim D_0$ (including instruction code) while at the "L" state.

Pins P4₁ and P4₀ output the SYNC and R/\overline{W} control signals, respectively while ϕ is in the "H" state.

When in the "L" state, $P4_1$ and $P4_0$ retain their original I/O functions.

The R/W output is used to read/write from/to the outside. When this pin is in the "H" state, the CPU reads data, and when in the "L" state, the CPU writes data.

The SYNC is a synchronous signal which goes "H" state when it fetches the OP code.

(3) Microprocessor mode [10]

After connecting CNVss to V_{CC} and initiating a reset, the microcomputer will automatically default to this mode. The relationship between the input level of CNVss and the processor mode is shown in Table 2. In this mode, port P0 and P1 are used as the system address bus and the original function of the I/O pin is lost. Port P2 becomes the data bus (D₇~D₀) and loses its normal I/O functions. Port P4₁ and P4₀ become the SYNC and R/W pins respectively and the normal I/O functions are lost.

(4) Eva-chip mode [11]

When 10V is supplied to the CNV_{SS} pin, the microcomputer is forced into the eva-chip mode. This mode has almost the same function as the memory expanding mode except that it needs all its programs to come from the outside (including ROM programs). The main purpose of this mode is to evaluate ROM programs prior to masking them into the microcomputer's internal ROM.






Fig. 23 Processor mode and functions of ports P0~P2, P4

Table 2. Relationship between CNV_{SS} pin input level and processor mode

CNVss	Mode	Explanation
V _{SS}	Single-chip mode	The single-chip mode is set by the reset.
	Memory expanding mode	All modes can be selected by changing the processor mode bit with the program.
	Eva-chip mode	
	Microprocessor mode	
	Eva-chip mode	The microprocessor mode is set by the reset.
	Microprocessor mode	Eva-chip mode can be also selected by changing the processor mode bit with the program.
10V	Eva-chip mode	Eva-chip mode only.

M50944-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATING CIRCUIT

The M50944-XXXSP has two internal clock generating circuit. Figure 26 shows a block diagram of the clock generating circuit. Normally, the frequency applied to the clock input pin $X_{\rm IN}$ divided by four is used as the internal clock (timing output) ϕ . Bit 7 of serial I/O₁ mode register can be used to switch the internal clock ϕ to 1/2 the frequency applied to the clock input pin $X_{\rm CIN}$.

Figure 24 shows a circuit example using a ceramic (or crystal) oscillator. Use the manufacture's recommended values for constants such as capacitance which will differ depending on each oscillator. When using an external clock signal, input from the X_{IN} (X_{CIN}) pin and leave the X_{OUT} (X_{COUT}) pin open. A circuit example is shown in Figure 25. The M50944-XXXSP has two low power dissipation modes: stop and wait. The microcomputer enters a stop mode when the STP instruction is executed. The oscillator (both X_{IN} clock and X_{CIN} clock) stops with the internal clock ϕ held at "H" level. In this case, $\phi/4$ is selected as timer 3 prescaler input. Before executing the STP instruction, appropriate values must be set in timer 3 prescaler and timer 3 to enable the oscillator to stabilize when restarting oscillation. And the timer 3 count stop bit must be set to supply ("0"), timer 3 interrupt enable bit must be set to enable ("1"), and timer 3 interrupt request bit must be set to no request ("0"), INT2 or timer 3 interrupt enable bit must be set to disable ("0") and INT2 or timer 3 interrupt request bit must be set to no request ("0").

Oscillation is restarted (release the stop mode) when INT₁, INT₂, $\overline{\text{INT}_3}$, $\overline{\text{INT}_4}$, or serial I/O₁ interrupt is received. The interrupt enable bit of the interrupt used to release the stop mode must be set to "1". When restarting oscillation with an interrupt, the internal clock ϕ is held "H" until timer 3 overflows and is not supplied to the CPU. When oscillation is restarted by reset, "L" level must be kept to the RESET pin until the oscillation stabilizes because no wait time is generated.

The microcomputer enters a wait mode when the WIT instruction is executed. The internal clock ϕ stops at "H" level, but the oscillator does not stop. ϕ is re-supplied (wait mode release) when the microcomputer is reset or when it receives an interrupt. Instructions can be executed immediately because the oscillator is not stopped. The interrupt enable bit of the interrupt used to reset the wait mode must be set to "1" before executing the WIT instruction.

Low power dissipation operation is also achieved when the X_{IN} clock is stopped and the internal clock ϕ is generated from the X_{CIN} clock (120 μ A max. at f(X_{CIN}) = 32kHz). X_{IN} clock oscillation is stopped when the bit 6 of serial I/O₂ mode register (address 00F6₁₆) is set and restarted when it is cleared. However, the wait time until the oscillation stabilizes must be generated with a program when restarting. An "L" level must be kept to the RESET pin until the oscillation stabilizes when resetting while the X_{IN} clock is

stopped. Figure 27 shows the transition of states for the system clock.




Fig. 24 External ceramic resonator circuit




Fig. 25 External clock input circuit






Fig. 26 Block diagram of clock generating circuit




Fig.27 Transition of states for the system clock

≪An example of flow for system
> When CLK option "0" When CLK option "1" Power on reset Power on reset Clock X and Clock for clock function X_C oscillation Clock for clock function X_c oscillation Internal system clock start $(X \rightarrow 1/4 \rightarrow \phi)$ Internal system clock start $(X_C \rightarrow 1/2 \rightarrow \phi)$ Normal operation Program start from RESET vector Program start from RESET vector Normal program Coperation at Normal program ←Operation at 4 MHz 32. 768kHz Internal clock ϕ source switching X(4 MHz) \rightarrow X_{GLK}(32.768kHz)(S₁M₇: 0 \rightarrow 1) Clock X halt $(X_C \text{ in operation})(S_1M_6=1)$ Internal clock halt (WIT instruction) Operation on the clock Timer 1 (clock count) overflow function only Internal clock operation start (WIT instruction) Clock processing routine ← Operating at 32, 768kHz Internal clock halt (WIT instruction) INT₁ or timer 1, timer 2 or serial I/O₁, INT₂ or timer 3 INT₃ or timer 4, INT₄ Internal clock operation start (WIT instruction released) Program start from interrupt vector Clock X oscillation start (S₁M₆= 0) Return from clock function Oscillation rise time routine (software) ←Operating at 32,768kHz Internal clock ϕ souce switching $(X_C \rightarrow X)(S_1M_7 : 1 \rightarrow 0)$ Normal program ←Operating at 4MHz STP instruction preparation (pushing registers) Timer 3 interrupt disable (IF1₀=1, IM₄=0), Timer 3 interrupt no request (IF1₁=0, IM₅=0) R A M backup function Timer 3 count stop bit resetting ($TM_5 = 0$) Clock X and clock function X_C halt (STP instruction) RAM backup status Interrupts from INT₁, INT₂, INT₃, INT₄ or serial I/O₁ Clock X and clock for clock function X_C oscillation start Timer 3 overflow (X/16 or X_C/8→timer 3 prescaler→timer 3) (Automatically connected by the hardware) Return from R A M backup function Internal system clock start (X/4 or $X_C/2 \rightarrow \phi$) Program start from interrupt vector Normal program



M50944-XXXSP/FP

PROGRAMING NOTES

- (1) The frequency ratio of the timer is $1/(n+1).(n=0 \sim 255)$
- (2) When the timer 1, timer 2, timer 3 or timer 4 is input the clock except φ/4 or it divided by timer, read the contents of these timers either while the input of these timers are not changing or after counting of timers are stopped.
- (3) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (4) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD intructions are executed.
- (5) A NOP instruction must be used after the execution of a PLP instruction.
- (6) Notes on serial I/O₁
- Set "0" in the serial I/O₁ interrupt enable bit (bit 6 of address 00FF₁₆) before setting the serial I/O₁ mode.
- ② Insert at least one instruction and set "0" in the serial I/O interrupt request bit (bit 7 of address 00FF₁₆) after setting the serial I/O₁ mode.
- 3 Set "1" in the serial I/O₁ interrupt enable bit after the operation described in 2.
- (7) The timer 3 prescaler and the timer 3 must be set the necessary value immediately before the execution of a STP instruction.
- (8) The V_{REF} pin must be kept open or connected to V_{SS} at the low power dissipation mode.
- (9) Use the LDA (immidiate, T = 1) instruction to modify the interrupt request distinguish register. SEB and CLB instructions can be used only when interrupts in the register are not generated at executing these instructions.
- (10) Do not write any data into an address where no register nor port is assigned.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mark specification form
- (3) ROM data EPROM 3 sets

Write the following option on the mask ROM cofirmation form

- · Port P0 pull-up transistor bit
- Port P1 pull-up transistor bit
- Port P2 pull-up transistor bit
- Port P3 pull-up transistor bit
- Port P4 pull-up transistor bit
- Clock source option at reset
- STP instruction



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3~7	V
Vı	Input voltage CNV _{SS} , P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇		-0.3~13	٧.
Vı	Input voltage R ₀ ~R ₃ , X _{IN} , X _{CIN} , RESET	With respect to V _{SS}	-0.3~7	V
Vı	Input voltage P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , IN ₀ ~IN ₇ , V _{REF}	Output Transistors are at "OFF" state.	-0.3~V _{cc} +0.3	V
Vo	Output voltage P3 ₀ ~P3 ₇ ,P4 ₀ ~P4 ₇ , X _{COUT} , X _{OUT} , φ	· ·	-0.3~V _{cc} +0.3	V
Vo	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇		-0.3~13	V
Pd	Power Dissipation	T _a =25℃	1000(Note 1)	mW
Topr	Operating Temperature		-10~70	°C
Tstg	Storage Temperature		-40~125	°C

Note 1 . 600mW for QFP type.

RECOMMEND OPERATING CONDITIONS

 $(V_{CC} = 5 V \pm 10\%, T_a = -10 \sim 70^{\circ}C, \text{ unless otherwise noted})$

0 1 1	5				Limits		
Symbol	Parar	meter		Min.	Nom.	Max.	Unit .
	Cumply valtage	f(X _{IN})=4MHz		4.5	5	5.5	٧
V _{cc}	Supply voltage	f(X _{IN})≤1MHz		3	5	5.5	٧
V _{SS}	Supply voltage				0		٧
V _{IH}	"H" input voltage P30~P37, F	P4 ₀ ~P4 ₇ , IN ₀ ~II	N ₇ ,CNV _{SS}	0.8V _{CC}		Vcc	V
V _{IH}	"H" input voltage R ₀ ~R ₃			0.4V _{CC}		Vcc	٧
V _{IH}	"H" input voltage RESET, XIN	N, X _{CIN}		0.8V _{CC}		Vcc	V
V _{IH}	"H" input voltage P00~P07, F	P1 ₀ ~P1 ₇ , P2 ₀ ~F	P2 ₇	0.8V _{CC}		12	V
VIL	"L" input voltage P0 ₀ ~P0 ₇ , P	P1 ₀ ~P1 ₇ , P2 ₀ ~F	27	0		0. 2V _{CC}	V
VIL	P3 ₀ ∼P3 ₇ , P	4 ₀ ~P4 ₇ , IN ₀ ~II	N ₇ , CNV _{SS}	U		0.2V _{CC}	· ·
VIL	"L" input voltage R ₀ ~R ₃			0		0.12V _{cc}	V
VIL	"L" input voltage RESET			0		0.12V _{cc}	V
VIL	"L" input voltage X _{IN} , X _{CIN}			0		0.16V _{cc}	V
loc(sum)	"L" sum output current P00~	P0 ₇ , P1 ₀ ~P1 ₇ , F	P2 ₀ ~P2 ₇			60	mA
I _{он(sum)}	"H" sum output current P30~	P3 ₇ , P4 ₀ ~P4 ₇				-30	mA
I _{OL(sum)}	"L" sum output current P3 ₀ ~	P3 ₇ , P4 ₀ ~P4 ₇				60	mA
I _{OL(peak)}	"L" peak output current P00~	~P0 ₇ , P1 ₀ ~P1 ₇ ,	P2 ₀ ~P2 ₇			20	mA
I _{он(peak)}	"H" peak output current P30~	~P3 ₇ , P4 ₀ ~P4 ₇				-10	mA
loL(peak)	"L" peak output current P30~	~P3 ₇ , P4 ₀ ~P4 ₇				20	mA
I _{oL(avg)}	"L" average output current P	0 ₀ ∼P0 ₇ , P1 ₀ ∼P	1 ₇ , P2 ₀ ~P2 ₇			10	mA
I _{он(avg)}	"H" average output current P	93 ₀ ∼P3 ₇ , P4 ₀ ∼F	P4 ₇			-5	mA
loL(avg)	"L" average output current P	3 ₀ ∼P3 ₇ , P4 ₀ ∼P	47			10	mA
for s	Clock oscillating frequency		V _{CC} =5V			4.3	MHz
'(X _{IN})	f _(×_{IN}) Clock oscillating frequency		V _{CC} =3V			1.1	
for s	Clock oscillating frequency	L	V _{CC} =5V			500	kHz
f _(XCIN)	for clock function		V _{CC} =3V			300	NI IZ

- Note 1. The maximum "H" input voltage for CNV_{SS} is +12V.

 2. The duty cycle for these oscillation frequency is 50%.

 3. When the low speed mode is used, the clock input oscillation frequency for the timer must satisfy the following expression: $f(X_{CIN}) < f(X_{IN}) / 3$ 4. The avarage output current $I_{OH}(a_{VI}) < f(X_{IN}) / 3$ 5. $f_{(X_{CIN})}$ must be less than 50kHz when the external clock is to be used.

MITSUBISHI MICROCOMPUTERS M50944-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{cc} = 5 V \pm 10\%$, $V_{ss} = 0 V$, $T_a = 25 °C$, $f(X_{IN}) = 4 MHz$, unless otherwise noted)

Symbol	Parameter	Test co	onditions		Limits		Uni	
				Min.	Тур.	Max.	<u> </u>	
V он	"H" output voltage P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇	V _{CC} =5V, I _{OH} =-5mA		3			v	
		V _{CC} =3V, I _{OH} =-1.5m		2				
′он	"H" output voltage φ	V _{CC} =5V, I _{OH} =-2.5m		3			v	
		V _{CC} =3V, I _{OH} =-0.8m	1A	2		·		
OL.	"L" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ ,	V _{CC} =5V, I _{OL} =10mA		<u> </u>		2	v	
	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇	V _{CC} =3V, I _{OL} =3mA				1		
OL.	"L" output voltage ϕ	V _{CC} =5V, I _{OL} =2.5mA	,			2	V	
		V _{CC} =3V, I _{OL} =0.8mA	1		,	1		
T+-VT-	Hysteresis P3 ₀ /INT ₁ , P3 ₁ /INT ₂	use as interrupt	V _{CC} =5V	0.3		1	. v	
	P4 ₂ /INT ₃ , P4 ₃ /INT ₄	input	V _{CC} =3V	0.15		0.7		
_{t+} -V _{t-}	Hysteresis RESET	V _{CC} =5V			0.5	0.7	l v	
		V _{CC} =3V		<u> </u>	0.35		_	
	Hysteresis P3 ₆ /CLK ₁ , P4 ₆ /CLK ₂	use as CLK	V _{cc} =5V	0.3		1	V	
		input	V _{CC} =3V	0.15		0.7		
_{T+} -V _{T-}	Hysteresis X _{IN}	V _{CC} =5V		0.1		0.5		
		V _{CC} =3V		0.06		0.3		
_{T+} -V _{T-}	Hysteresis P3 ₂ /CNTR	Use as CNTR input	V _{CC} =5V	0.3		1	١ ,	
1+ +1-	11,000.00.0 1 02,000.00	'	V _{CC} =3V	0.15		0.7		
		V _I =0V without	V _{CC} =5V			5		
L	"L" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇	pull-up T _r .	V _{CC} =3V			-4	μ	
L	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇	V _I =0V, with	V _{CC} =5V	—35	—70	-140	-140 ²⁷	
		pull-up T _r .	V _{CC} =3V	-12	-25	-40		
	"L" input current IN ₀ ~IN ₇	V₁=0V	V _{CC} =5V			-5		
L	L input current in ₀ ~in ₇	V ₁ =0V	V _{CC} =3V			- 4	μ	
	M. Ziront annual PECET V. V. D. D.	14-014	V _{CC} =5V			-5		
L	"L" input current RESET, X _{IN} , X _{CIN} , R ₀ ~R ₃	V _I =0V	V _{CC} =3V			-4	μ	
	"H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ ,					_		
н	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇	V ₁ =5V, without pull-u	p transistor	i .		. 5	μ	
н	"H" input current IN ₀ ~IN ₇	V _I =5V, not use as an	alog input			5	μ	
н	"H" input current RESET, XIN, XCIN, R0~R3	V _I =5V	,			5	μ	
н	"H" input current V _{REF}	V _I =5V				5	m	
,		Open output ports,			_			
		V _P =V _{CC} ,	$X_{IN}=4MHz, V_{CC}=5V$		3	. 6		
		Input port is V _{SS} ,					m	
	,	at normal operation.	$X_{IN}=1MHz, V_{CC}=3V$		0.4		ĺ	
		Open output ports,						
		V _P =V _{CC} ,	X _{IN} =4MHz, V _{CC} =5V		1			
		Input port is V _{SS} ,					m	
		at wait mode.	$X_{IN}=1MHz, V_{CC}=3V$		0.2		ĺ	
		Open output ports,		<u> </u>				
		V _P =V _{CC} , Input port is V _{SS} ,	V _{CC} =5V		60	200		
c c	Supply current	at normal operation, stop		<u> </u>			μ	
		X _{IN} and X _{OUT} , X _{CIN} =32kHz.	V _{CC} =3V		25			
		Open output ports,						
		1 ' ' '	V _{CC} =5V		40			
		V _P =V _{CC} , Input port is V _{SS} , at wait mode, stop X _{IN}			-		μ,	
			V _{CC} =3V		15			
		and X _{OUT} , X _{CIN} =32kHz.	1	ļ			<u> </u>	
			Ta=25°C Vcc=5V		0.1	1		
		Stop all oscillation.	V _{CC} =3V		0.06			
			T _a =70°C	-	1	10	μ	
			V _{CC} =3V		0.6			
ACC	Supply current for A-D	at A-D converting tim	e .	1	2	4	m	




Fig. 28 Test circuit for measuring supply current

$\textbf{A-D} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 5v, \, v_{ss} = 0v, \, \tau_a = 25^\circ\text{C}, \, f(x_{iN}) = 4\text{MHz, unless otherwise noted})$

0 1 -1	Doromotor	Test conditions	Limits			
Symbol	Parameter	l est conditions	Min.	Тур.	Max.	Unit
	Resolution				8	bits
	Absolute accuracy	V _{CC} =AV _{CC} =V _{REF} =5.12V			±3	LSB
RLADDER	Ladder resistor value		1			kΩ
t _{CONV}	Conversion time	High-speed : φ=1MHz			72	μs
		Low-speed : <i>ϕ</i> =1MHz			288	μs
V _{REF}	Reference input voltage				V _{CC}	V
V _{IA}	Analog input voltage				V _{REF}	V

TIMING REQUIREMENTS Single-chip mode ($v_{cc}=5$ $v\pm10\%$, $v_{ss}=0$ v, $v_{a}=25$ °C, $v_{(x_{iN})}=4$ MHz unless other wise noted)

Comple ed	December	Test conditions	Limits			
Symbol	Parameter	l est conditions	Min.	Тур.	Max.	Unit
t _{SU(POD-ø)}	Port P0 input setup time		270			ns
t _{SU(P1D-ø)}	Port P1 input setup time		270			ns
t _{SU(P2D-ø)}	Port P2 input setup time		270			ns
t _{SU(P3D-ø)}	Port P3 input setup time		270			ns .
t _{SU(P4Dp)}	Port P4 input setup time		270			ns
t _{SU(RD-ø)}	Port R input setup time		270			ns
t _{SU(IND-ø)}	Port IN input setup time		270			ns
th(ø-POD)	Port P0 input hold time		20	1.		ns
th(ø-PID)	Port P1 input hold time		20			ns
th(ø-P2D)	Port P2 input hold time		20			ns
th(ø-P3D)	Port P3 input hold time		20			ns
th(ø-P4D)	Port P4 input hold time		20			ns
th(ø-RD)	Port R input hold time		20			ns
th (ø-IND)	Port IN input hold time		20	-		ns
t _{C(XIN)}	External clock input cycle time (X _{IN})		230			ns .
t _{w(×IN)}	External clock input pulse width (X _{IN})		75			ns
t _{C(XCIN)}	External clock input cycle time (X _{CIN})		2			ms
t _{W(XCIN)}	External clock input pulse width (X _{CIN})		1			ms
tr	External clock rising edge time				25	ns
tf	External clock falling edge time .				25	ns

Memory expanding mode and eva-chip mode

($V_{CC}=5V\pm10\%$, $V_{SS}=0$ V, $T_a=25$ °C, $f_{(X_{IN})}=4$ MHz unless otherwise noted)

	D. Control	T4 disi		l Imia		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{SU(POD-\$)}	Port P0 input setup time	·	270			ns
t _{SU(P1D-ø)}	Port P1 input setup time		270			ns
t _{SU(P2D-ø)}	Port P2 input setup time		270			ns
th(ø-POD)	Port P0 input hold time		20			ns
th(ø=P1D)	Port P1 input hold time		20			ns
th(ø-P2D)	Port P2 input hold time		20			ns

Symbol	December	Test conditions Limits			11=14	
	Parameter	rest conditions	Min.	Тур.	Max.	Unit
t _{SU(P2Dø)}	Port P2 input setup time		270			ns
th(ø-P2D)	Port P2 input hold time		20			ns

SWITCHING CHARACTERISTICS

 $\textbf{Single-chip} \quad \textbf{mode} \quad (V_{\text{cc}} = 5V \pm 10\%, \ V_{\text{SS}} = 0 \ V, \ T_{a} = 25 \ \text{C}, \ f_{(X_{\text{IN}})} = 4 \ \text{MHz unless otherwise noted})$

Combal	Parameter '	Tank and diking	Limits			11-24
Symbol	Parameter	Test conditions	Min.	Тур.	'Max.	Unit
td(ø-POQ)	Port P0 data output delay time				230	ns
t _{d(\$-P1Q)}	Port P1 data output delay time				230	ns
td(#-P2Q)	Port P2 data output delay time	Fig. 29			230	ns
t _{d(ø-P3Q)}	Port P3 data output delay time				230	ns .
t _{d(≠-P4Q)}	Port P4 data output delay time .				230	ns

Memory expanding mode and eva-chip mode

($V_{CC}=5V\pm10\%$, $V_{SS}=0$ V, $T_a=25^{\circ}$ C, $f_{(X_{IN})}=4$ MHz unless otherwise noted)

Comple el	Parameter	Took oon dikinga	Limits			11-14
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	. Unit
t _{d(∲−P0A)}	Port P0 address output delay time				250	ns
td(ø-POAF)	Port P0 address output delay time				250	ns
td(ø-POQ)	Port P0 data output delay time				200	ns
td(ø-POQF)	Port P0 data output delay time				200	ns
t _{d(<i>ϕ</i>−P1A)}	Port P1 address output delay time				250	ns
td(ø-PIAF)	Port P1 address output delay time				250	ns
t _{d(≠-P1Q)}	Port P1 data output delay time				200	ns
td(ø-P1QF)	Port P1 data output delay time				200	ns
t _{d(≠-P2Q)}	Port P2 data output delay time	Fig. 29			300	ns
td(ø-P2QF)	Port P2 data output delay time	Fig. 25			300	ns
t _{d(∳R/W)}	R/W signal output delay time				250	ns
td(ø-R/WF)	R/W signal output delay time				250	ns
td(ø—P40Q)	Port P4 ₀ data output delay time	`			200	ns
td(ø-P40QF)	Port P4₀ data output delay time				200	ņs
td(ø−sync)	SYNC signal output delay time				250	ns .
td(ø-synce)	SYNC signal output delay time				250	ns
t _{d(\$-P41Q)}	Port P4 ₁ data output delay time				200	ns
t _{d(ø-P41QF)}	Port P4 ₁ data output delay time				200	ns

$\label{eq:mode_solution} \textbf{Microprocessor} \quad \textbf{mode} \quad (v_{cc} = 5V \pm 10\%, \ v_{ss} = 0 \ V, \ T_a = 25\%, f_{(x_{IN})} = 4 \ \text{MHz unless otherwise noted})$

0		T	Limits			
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
td(ø-POA)	Port P0 address output delay time	,			250	ns
td(ø-PIA)	Port P1 address output delay time				250	ns
td(ø-P2Q)	Port P2 data output delay time	F:- 00			300	ns
td(ø-P2QF)	Port P2 data output delay time	Fig. 29			- 300	ns
t _{d(ø-R/W)}	R/W signal output delay time				250	ns
td(ø-sync)	SYNC signal output delay time				250	ns






Fig. 29 Test circuit of ports P0~P4





In memory expanding mode and eva-chip mode



Port P0 output Port P1 output Port P2 output Port P2 input Port P4₀ output (R/\overline{W}) Port P4₁ output (SYNC)

MITSUBISHI MICROCOMPUTERS

M50950-XXXSP M50951-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M50950-XXXSP and the M50951-XXXSP are single-chip microcomputers designed with CMOS silicon gate technology. Both are housed in a 52-pin shrink plastic molded DIP.

These single-chip microcomputers are useful for business equipment and other consumer applications.

In addition to their simple instruction set, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

These microcomputers are also suitable for applications which require fluorescent display tubes.

The differences between the M50950-XXXSP and the M50951-XXXSP are noted below. The following explanations apply to the M50950-XXXSP. Specification variations for other chips, these are noted accordingly.

Type name	ROM size
M50950-XXXSP	6144bytes
M50951-XXXSP	4096bytes

DISTINCTIVE FEATURES


		FEATURES .
•	Number of ba	sic instructions······ 69
•	Memory size	ROM6144 bytes (M50950-XXXSP)
		4096 bytes (M50951-XXXSP)
		RAM·····144 bytes
•	Instruction ex	ecution time
	···· 1.6μs (minimum instructions, at 5MHz frequency)
•	Single power	supply f (X _{IN})=5MHz5V±10%
•	Power dissipa	
	normal ope	ration mode (at 5MHz frequency)····20mW
	low-speed	operation mode (at 32kHz frequency
	for clock fu	action) 0 AmW

	for clock function) ······· 0.4mV
•	Subroutine nesting ······72 levels (Max.)
•	Interrupt 7 types, 5 vectors
•	8-bit timer ······3 (2 when used as serial I/O ₁)
•	Programmable I/O ports (Ports P2 ₀ , P2 ₁ , P3, P4)14
•	Input ports (Port P5)·······
	High-voltage output ports (Ports P0, P1, P2 ₂ ~P2 ₇) ···· 22
•	Serial I/O (8-bit)····································


 Two clock generator circuit (One is for main clock, the other is for clock function)

APPLICATION

Office automation equipment VCR, Tuner, Audio-visual equipment



M50951-XXXS





MITSUBISHI MICROCOMPUTERS

M50950-XXXSP M50951-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M50950-XXXSP

Parameter			Functions		
Number of basic instructions			. 69		
			1.6μs (minimum instructions, at 5MHz frequency)		
			5MHz		
Memory size	ROM		6144bytes (4096bytes for M50951-XXXSP)		
welliory size	RAM		144bytes		
	P0, P1	Output	8-bit×2 (high-voltage P-channel transistor: V _{CC} -36V)		
	P22~P27	Output	6-bit×1 (high-voltage P-channel transistor: V _{CC} -36V)		
Input/Output ports	P2 ₀ , P2 ₁	1/0	2-bit×1 (N-channel open drain)		
input/Output ports	P3	1/0	8-bit×1 (a part is used both as serial I/O ₁ and I/O port)		
	P4	1/0	4-bit×1 (used both as serial I/O ₂ and I/O port)		
	P5	Input	6-bit×1 (a part is used both as INT ₁ , INT ₂ and I/O port)		
Serial I/O			8-bit×2		
Timers			8-bit timer×3 (2 when serial I/O is used)		
Subroutine nesting	,		72 levels (max)		
Interrupts			Two external interrupts, Three internal timer interrupts (or timer X2, S I/O ₁ X1)		
Clock generating circuit			Two build-in circuits (ceramic or quartz crystal oscillator)		
Supply voltage			5V±10%		
	at high-speed operation		20mW (clock frequency X _{IN} =5MHz)		
Power dissipation	at low-speed operation		0. 4mW (clock frequency X _{CIN} =32kHz)		
	at stop mode		1μA (at clock stop)		
	Input/Output voltage		12V (Input/Output P2 ₀ , P2 ₁ , P3, P4)		
			V _{CC} -36V (output P0, P1, P2 ₂ ~P2 ₇)		
Input/Output characteristic	Output current		10mA (P2 ₀ , P2 ₁ , P3, P4)		
			-12mA (P0, P1, P2 ₂ ~P2 ₇ : high-voltage P-channel transistor)		
Memory expansion			Possible		
Operating temperature range			-10~70°C		
Device structure			CMOS silicon gate process		
Package			52-pin shrink plastic molded DIP		

MITSUBISHI MICROCOMPUTERS

M50950-XXXSP M50951-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/	Functions			
	Ivaille	Output	. I undons			
V _{cc} V _{ss}	Supply voltage		Power supply inputs 5V \pm 10% to V _{CC} , and 0V to V _{SS} .			
CNV _{ss}	CNV _{SS}		This is usually connected to V _{SS} .			
V _P	Pull-down voltage	Input	This is the input voltage pin for the pull-down transistor of ports P0, P1 and P22~P27.			
RESET	Reset input	Input	to enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal vonditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for equired time.			
X _{IN}	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, ar external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an externa			
Хоит	Clock output	Output	clock is used, the clock source should be connected the X _{IN} pin and the X _{OUT} pin should be left open.			
φ .	Timing output	Output	This is the timing output pin.			
X _{CIN}	Clock input for clock function	Input	This is the I/O pins of the clock generating circuit for the clock function. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X_{CIN} and X_{COUT} pins. If an external clock is used, the clock source should be connected to the X_{CIN} pin and the X_{COUT} pin should be left			
Х _{соит}	Clock output for clock function	Output	open. This clock can be used as a program controlled the system clock.			
P0 ₀ ~P0 ₇	Output port P0	Output	Port P0 is an 8-bit output port. Output structure is high-voltage P-channel open drain. A pull-down transistor is built in between the V _P pin and this port. At reset, this port is set to a "L" level.			
P1 ₀ ~P1 ₇	Output port P1	Output	Port P1 is an 8-bit output port and has basically the same functions as port P0.			
P2 ₀ ∼P2 ₇	I/O port P2	1/0	Port P2 is a 2-bit I/O port (P2 ₀ , P2 ₁) and a 6-bit high-voltage P-channel outputt port (P2 ₂ ~P2 ₇). For P2 ₀ and P2 ₁ , output structure is N-channel open drain. A pull-down transistor is built in between the V _F pin and P2 ₂ ~P2 ₇ .			
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port. When serial I/O ₁ is used, P3 ₇ , P3 ₆ , P3 ₅ , and P3 ₄ work as S _{RDY1} , CLK ₁ , S _{OUT1} and S _{IN1} pins, respectively. P3 ₃ can be used as programmable output pin for the timer 1 overflow signal divided by 2.			
P4 ₀ ~P4 ₃	I/O port P4	1/0	Port P4 is an 4-bit I/O port. When serial I/O ₂ is used, P4 ₃ , P4 ₂ , P4 ₁ , and P4 ₀ work as $\overline{S_{RDY2}}$, CLK ₂ , S_{OUT2} , and S_{IN2} pins, respectively.			
P5 ₂ /INT ₂ P5 ₃ /INT ₁	Input port P5	Input	Bits 2 and 3 of port P5 are 2-bit input port and are in common with interrupt inputs.			
P5 ₄ ~P5 ₇		Input	Bits 4~7 of port P5 are 4-bit input port.			



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

MEMORY

A memory map for the M50950-XXXSP is shown in Figure 1. Addresses $\rm E800_{16}$ to $\rm FFFF_{16}$ are assigned to the built-in ROM area which consists of 6144 bytes.

Addresses F000₁₆ to FFFF₁₆ are the ROM address area assigned to the M50951-XXXSP.

Addresses FF00₁₆ to FFFF₁₆ are a special address area (special page). By using the special page addressing mode of the JSR instruction, subroutines addressed on this page can be called with only 2 bytes. Addresses FFF4₁₆ to

FFFF₁₆ are vector addresses used for the reset and interrupts (see interrupt chapter). Addresses 0000₁₆ to 00FF₁₆ are the zero page address area. By using the zero page addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required. The RAM, I/O port, timer, etc., are assigned to this area.

Addresses 0000_{16} to $008F_{16}$ are assigned to the built-in RAM and consist of 144 bytes of static RAM. In addition to data storage, this RAM is used for the stack during subroutine calls and interrupts.




Fig.1 Memory map

CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 2.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the micro-computer. Data operations such as data transfer, Input/Output, etc., are executed mainly through accumulator.

INDEX REGISTER X (X)

The index register X is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register X, specifies the real address. When the T flag in the processor status register is set to "1", the index register X itself becomes the address for the second OPERAND.

INDEX REGISTER Y (Y)

The index register Y is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register Y specifies the real address




Fig.2 Register structure

STACK POINTER (S)

The stack pointer (S) is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subroutine calls. The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

The contents of the stack pointer is XX_{16} , the stack address is set to $00XX_{16}$. When using this microcomputer in the single-chip mode, the stack pointer should be set at the bottom address of the internal RAM.

When an interrupt occurs, the higher 8 bits of the program counter are pushed into the stack first, and then the lower 8 bits of the program counter are pushed into the stack. After each byte is pushed into the stack, the stack pointer is decremented by one. Next, the contents of the processor status register are pushed into the stack. When the return from interrupt instruction (RTI) is executed, the program counter are processor status register data is pulled off the stack in reverse order from above.

The Accumulator is never pushed into the stack automatically. A Push Accumulator instruction (PHA) is provided to execute this function. Restoring the Accumulator to its previous value is accomplished by the Pull Accumulator instruction (PLA). It is executed in reverse order of the PHA instruction.

The contents of the Processor Status Register (PS) are pushed (pulled) to (from) the stack with the PHP and PLP instructions, respectively. Only the program counter is pushed into the stack during a subroutine call. Therefore, any registers that should not be destroyed should be pushed into the stack manually. The RTS instruction is used to return from a subroutine.

PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L . The program counter is used to indicate the address of the next instruction to be executed.

PROCESSOR STATUS REGISTER (PS)

The processor status register is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flag (C), Zero flag (Z), Overflow flag (V) or the Negative flag (N). Each bit of the register is explained below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic and Logical operation Unit (ALU) immediately after an operation. It also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting and clearing this flag.

2. Zero flag (Z)

This flag is used to indicate if the immediate operation generated a zero result or not. If the result is zero, the zero flag will be set to "1". If the result is not zero, the zero flag will be set to "0".

3. Interrupt disable flag (I)

This flag is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is set to "0", the operations are executed in binary. Decimal correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

When the BRK instruction is executed, the same operations are performed as in an interrupt. The address of the interrupt vector of the BRK instruction is the same as that of the lowest priority interrupt. The contents of the B flag can be checked to determine which condition caused the interrupt. If the BRK instruction caused the interrupt, the break flag will be "1", otherwise it will be "0".

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i. e., operation results between memories 1 and 2 are stored in the accumulator). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the index X mode flag, respectively.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a signed binary number. When the result exceeds +127 or -128, the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the overflow flag. The overflow flag is reset by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is set to "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the negative flag. There are no instructions for directly setting or resetting the negative flag.

Table 1 Interrupt vector address and priority

Interrupt	Priority	Vector address
RESET	1	FFFF ₁₆ , FFFE ₁₆
INT ₁	2 .	FFFD ₁₆ , FFFC ₁₆
Timer 3	3	FFFB ₁₆ , FFFA ₁₆
Timer 2	4	FFF9 ₁₆ , FFF8 ₁₆
Timer 1 or serial I/O ₁	5	FFF7 ₁₆ , FFF6 ₁₆
INT ₂ (BRK)	6	FFF5 ₁₆ , FFF4 ₁₆

INTERRUPT

The M50950-XXXSP can be interrupted from seven sources; $\overline{INT_1}$, Timer 3, Timer 2, Timer 1/Serial I/O₁, or the $\overline{INT_2}/BRK$ instruction.

The value of bit 2 of the serial I/O_1 mode register (address $00F6_{16}$) determines whether the interrupt is from timer 1 or from serial I/O_1 . When bit 2 is "1" the interrupt is from serial I/O_1 , and when bit 2 is "0" the interrupt is from timer 1. Also, when the bit 2 is "1", parts of port 3 are used for serial I/O_1 . These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same functions as the interrupt.

When an interrupt is accepted, the contents of certain registers are pushed into specified locations, (as discussed in the stack pointer section) the interrupt inhibit flag (I) is set, the program jumps to the address specified by the interrupt vector, and the interrupt request bit is cleared automatically. The reset interrupt is the highest priority interrupt and can never be inhibited. Except for the reset interrupt, all interrupts are inhibited when the interrupt inhibit flag is set to "1". All of the other interrupts can further be controlled individually via the interrupt control register shown in Figure 3. An interrupt is accepted when the interrupt enable bit and




Fig.3 Interrupt control

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

the interrupt request bit are both "1" and the interrupt inhibit flag is "0".

The interrupt request bits are set when the following conditions occur:

- (1) When the levels of pins INT₁ and INT₂ change.
- (2) When the contents of timer 3, timer 2, timer 1 (or the serial I/O₁ counter) go to "0".

The level shift on the INT pins causing an interrupt varies depending on the contents of bits 5 and 6 of the serial I/O₂ mode register (address 00F5₁₆). When these bits are set to "0" and the INT level changes from "H" to "L", an interrupt is requested. When these bits are set to "1" and the INT level changes from "L" to "H", an interrupt is requested. Bits 5 ($S_2 M_5$) and 6 ($S_2 M_6$) correspond to INT₁ and INT₂, respectively.

These request bits can be reset by the program but can not be set.

Since the BRK instruction and the INT₂ interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if INT₂ generated the interrupt.

TIMER

The M50950-XXXSP has three timers, timer 1, timer 2, and timer 3. Since P3 (in serial I/O_1 mode) and timer 1 use some of the same architecture, they cannot be used at the same time (see serial I/O_1 section). The count source for each timer can be selected by using bit 2, 3 and 4 of the timer control register (address $00FF_{16}$), as shown in Figure 4.

A block diagram of timer 1 through 3 is shown in Figure 5. All of the timers are down count timers and have 8-bit latches. When a timer counter reaches "0", the contents of the reload latch are loaded into the timer at the next clock pulse. The division ratio of the timers is 1/(n+1), where n is the contents of the timer latch.

The timer interrupt request bit is set to "1" at the next clock pulse after the timer reaches zero. The interrupt and timer control registers are located at addresses $00FE_{16}$ and $00FF_{16}$, respectively (see interrupt section). The starting/stopping of timer 2 can be controlled by bit 5 of the timer control register. If bit 5 (address $00FF_{16}$) is "0", the timer starts counting and when bit 5 is "1", the timer stops.

When the STP instruction is executed, or after reset, the timer 2 and timer 3 latch are set to FF₁₆ and 07₁₆, respectivery.

After a STP instruction is executed, timer 2, timer 3, and the clock (ϕ divided by 4) are connected in series (regardless of the status of bit 2 through 4 of the timer control register). This state is canceled if the timer 3 interrupt request bit is set to "1", or if the system is reset. Before the STP instruction is executed, bit 5 of the timer control register (timer 2 count stop bit) and bit 4 of the interrupt control register (timer 2 interrupt enable bit) must be set to "0". For more details on the STP instruction, refer to the oscillation circuit section.




Fig.4 Configuration of timer control register






Fig.5 Block diagram of timer 1, timer 2 and timer 3

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O₁

A block diagram of the serial I/O₁ is shown in Figure 6. In the serial I/O₁ mode the receive ready signal $(\overline{S_{RDY1}})$, synchronous input /output clock (CLK₁), and the serial I/O₁ pins (S_{OUT1} , S_{IN1}) are used as P3₇, P3₆, P3₅, and P3₄, respectively.

The serial I/O_1 mode register (address $00F6_{16}$) is an 8-bit register. Bits 1 and 0 of this register is used to select a synchronous clock source.

When these bits are (00) or (01), an external clock from $P3_6$ is selected. When these bits are (10), the overflow signal from timer 1, divided by two, becomes the synchronous

clock. Therefore, changing the timer period will change the transfer speed. When the bits are (11), the timing ϕ divided by 4, becomes the clock.

Bit 2 and 3 decide whether parts of P3 will be used as a serial I/O_1 or not. When bit 2 is a "1", P3₆ becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from P3₆. If an external synchronous clock is selected, the clock is input to P3₆ and P3₅ will be a serial output and P3₄ will be a serial input. To use P3₄ as a serial input, set the directional register bit which corresponds to P3₄ to "0". For more information on the directional register, refer to the I/O pin section.




Fig.6 Block diagram of serial I/O₁

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

To use the serial I/O_1 , bit 2 needs to be set to "1", if it is "0" $P3_6$ will function as a normal I/O. Interrupts will be generated from the serial I/O_1 counter instead of timer 2. Bit 3 determines if $P3_7$ is used as an output pin for the receive data ready signal (bit 3=1, $\overline{S_{RDY1}}$) or used as normal I/O pin (bit 3=0). The serial I/O_1 function is discussed below. The function of the serial I/O_1 differs depending on the clock source; external clock or internal clock.

Internal clock—The $\overline{S_{RDY1}}$ signal becomes "H" during transmission or while dummy data is stored in the serial I/O₁ register (address 00F7₁₆). After the falling edge of the write signal, the $\overline{S_{RDY1}}$ signal becomes low signaling that the M50950-XXXSP is ready to receive the external serial data. The $\overline{S_{RDY1}}$ signal goes "H" at the next falling edge of the transfer clock. The serial I/O₁ counter is set to 7 when data is stored in the serial I/O₁ register. At each falling

edge of the transfer clock, serial data is output to P3₅. During the rising edge of this clock, data can be input from P3₄ and the data in the serial I/O₁ register will be shifted 1 bit.

Data is output starting with the LSB. After the transfer clock has counted 8 times, the serial I/O₁ register will be empty and the transfer clock will remain at a high level. At this time the interrpt request bit will be set.

External clock—If an external clock is used, the interrupt request will be sent after the transfer clock has counted 8 times but the transfer clock will not stop.

Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 250kHz at a duty cycle of 50%. The timing diagram is shown in Figure 7. An example of communication between two M50950-XXXSPs is shown in Figure 8.




Fig.7 Serial I/O₁ timing




Fig.8 Example of serial I/O₁ connection



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O2

A block diagram of the serial I/O₂ is shown in Figure 9. In the serial I/O₂ mode the receive ready signal $(\overline{S_{RDY2}})$, synchronous input /output clock (CLK_2) , and the serial I/O₂ pins $(S_{OUT2},\ S_{IN2})$ are used as P4₃, P4₂, P4₁, and P4₀, respectively.

The serial I/O_2 mode register (address $00F5_{16}$) is an 8-bit register. Bits 1 and 0 of this register is used to select a synchronous clock source.

When these bits are (00) or (01), an external clock from $P4_2$ is selected. When these bits are (10), the overflow signal from timer 1, divided by two, becomes the synchronous clock. Therefore, changing the timer period will change the

transfer speed. When the bits are [11], the timing ϕ divided by 4, becomes the clock.

Bit 2 and 3 decide whether parts of P4 will be used as a serial I/O_2 or not. When bit 2 is a "1", P4₂ becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from P4₂. If an external synchronous clock is selected, the clock is input to P4₂ and P4₁ will be a serial output and P4₀ will be a serial input. To use P4₀ as a serial input, set the directional register bit which corresponds to P4₀ to "0". For more information on the directional register, refer to the I/O pin section.

To use the serial I/O_2 , bit 2 needs to be set to "1", if it is "0" $P4_2$ will function as a normal I/O. Bit 3 determines if $P4_3$




Fig.9 Block diagram of serial I/O₂

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

is used as an output pin for the receive data ready signal (bit 3=1, $\overline{S_{RDY2}}$) or used as normal I/O pin (bit 3=0). The serial I/O₂ function is discussed below. The function of the serial I/O₂ differs depending on the clock source; external clock or internal clock.

Internal clock—The $\overline{S_{RDY2}}$ signal becomes "H" during transmission or while dummy data is stored in the serial I/O₂ register (address $00F4_{16}$). After the falling edge of the write signal, the $\overline{S_{RDY2}}$ signal becomes low signaling that the M50950-XXXSP is ready to receive the external serial data. The $\overline{S_{RDY2}}$ signal goes "H" at the next falling edge of the transfer clock. The serial I/O₂ counter is set to 7 when data is stored in the serial I/O₂ register. At each falling edge of the transfer clock, serial data is output to P4₁. Dur-

ing the rising edge of this clock, data can be input from P40 and the data in the serial I/O_2 register will be shifted 1 bit. Data is output starting with the LSB. After the transfer clock has counted 8 times, the serial I/O_2 register will be empty and the transfer clock will remain at a high level. At this time the serial I/O_2 end bit will be set.

External clock—If an external clock is used, the interrupt request will be sent after the transfer clock has counted 8 times but transfer clock will not stop.

Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 250kHz at a duty cycle of 50%. The timing diagram is shown in Figure 9. An example of communication between two M50950-XXXSPs is shown in Figure 10.




Fig.10 Serial I/O₂ timing




Fig.11 Structure of serial I/O₁ mode register




Fig.12 Structure of serial I/O2 mode register

RESET CIRCUIT

The M50950-XXXSP is reset according to the sequence shown in Figure 15. It starts the program from the address formed by using the content of address FFFF₁₆ as the high order address and the content of the address FFFF₁₆ as the low order address, when the RESET pin is held at "L" level for more than 2*u*s while the power voltage is in the recom-

mended operating condition and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 13. An example of the reset circuit is shown in Figure 14. When the power on reset is used, the RESET pin must be held "L" until the oscillation of $X_{\text{IN}}\text{-}X_{\text{OUT}}$ becomes stable.




Fig.13 Internal state of microcomputer at reset




Fig.14 Example of reset circuit




Fig.15 Timing diagram at reset

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

(1) Port P0

Port P0 is an 8-bit output port. The output type is high-voltage P-channel open drain output, and the break-down voltage is $V_{\rm CC} = 36V$. Pull down resistors are built into each pin. The power source for each pin is $V_{\rm P}$. Port P0 is treated as memory on page zero (address $00E0_{16}$), as shown in the memory map in Figure 1.

Depending on the contents of the processor mode bit (bits 0 and 1 at address 00FF₁₆), four modes can be selected. These modes are: the single-chip mode, memory expanding mode, microprocessor mode, and eva-chip mode. Other than in the single-chip mode, the pins of this port can be used as the address output pins, in addition to their normal input/output function. For details, see the section on the processor mode.

(2) Port P1

In the single-chip mode, port P1 has the same function as P0. Modes, the functions of port slightly differ from those of P0. For details, see the section on the processor mode.

(3) Port P2

Port P2 consists of 2-bit input/output ports P2₀ and P2₁ and 6-bit output ports P2₂ through P2₇. The output type for P2₀ and P2₁ is an N-channel open drain output. The output type for P2₂ through P2₇ is a high-voltage P-channel open drain output. The break down voltage is $V_{\rm CC}-36V$. Pull down resistors are built into each pin. The power source for these resistors is $V_{\rm P}$.

Port P2 is treated as memory at address 00E4₁₆, as shown in Figure 1.

Because port P2₀ and P2₁ have a direction register D2 (address 00E5₁₆ on the zero page), each bit can be individually programmed for use as an input or output. A pin programmed to "1" is used for output and that programmed to "0" for input.

Data that is written on the programmed output pin is stored in the port latch and is transferred to the output pin. When data is read from the programmed output pin, data is read not from output pin but from output latch. Therefore, previously output data can be read correctly regardless of the logical level of the pin due to output loading.

Because the programmed input pin is floating, the value of the pin can be read correctly. When data is written to the programmed input pin, it is written only to the port latch and the pin remains floating.

For details, see the section on the processor mode.

(4) Port P3

Port P3 is an 8-bit input /output port. The output type is an N-channel open drain output. Port P3 is treated as memory on the zero page (address $00E8_{16}$).

Because port P3 has the direction register D3 (address 00E9₁₆ on the zero page), each bit can be individually grogrammed to be used for input or output. The pin

programmed to "1" is used for output and that programmed to "0" for input.

Data that is written to a programmed output pin is stored in the port latch and is transferred to the output pin. When data is read from a programmed output pin, data is read not from output pin but from the output latch. Therefore, previously output data can be read correctly regardless of logical level of the pin due to output loading (e.g., when driving an LED).

Because the programmed input pin is floating, the value of the pin can be read correctly. When data is written to the programmed input pin, it is written only to port latch and the pin remains floating.

The pins can also serve as serial I/O₁ pins.

For functions other than the single-chip mode, see the section on the processor mode.

(5) Port P4

Port P4 is a 4-bit input/output port. The output type is N-channel open drain output. Port P4 is treated as memory on the zero page (address 00EA₁₆).

Because port P4 has the direction register D4 (address 00EA₁₆ on the zero page), each bit can be individually programmed to be used for input or output. A pin which is set to "1" is used for output and that which is set to "0", for input.

As well as port P3, the pins can also serve as serial I/O_2 pins. This function is not affected by the processor mode.

(6) Port P5

Bits 2 and 3 are the dedicated input port that also serves as the interrupt pin, with hysteresis. Data can be fetched while this port is used for interrupt input.

The interrupt request bit (INT $_1$: bit 7 of address $00FE_{16}$, INT $_2$: bit 1 of address $00FE_{16}$) is set to "1" when the input level of ports $P5_3$ and $P5_2$ changes. The contents of bits 5 and 6 of the serial I/ O_2 mode register S_2M (address $00F5_{16}$) define whether an "L" edge interrupt or an "H" edge interrupt is to be used as the interrupt factor.

For the M50950-XXXSP or M50951-XXXSP, interrupt inputs are also used as the normal input port.

When the chip is to be used in an environment where extraneous noise may cause an unwanted interrupt, the influence of noise can be eliminated by the program.

Note that the interrupt request enable bit (bit 6 or 0 of address $00FE_{16}$) must be set to "0" (the interrupt disable status) when the contents of bits 5 (S_2M_5) and 6 (S_2M_6) are to be modified.

If not, an undesirable interrupt may occur.

Bits 4 through 7 on port P5 are 4-bit input pins.

Figure 16 is a block diagram for ports P0 through P5.

(7) Clock φ output pin

In normal conditions, the oscillator frequency divided by four is output as ϕ . When in the slow speed mode, the oscillator frequency for timer devided by two is output as ϕ .






Fig.16 Block diagram of ports P0 \sim P5 (in single-chip mode) and output format of ϕ .

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROCESSOR MODE

By changing the contents of the processor mode bit (bit 0 and 1 at address $00FF_{16}$), four different operation modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and evaluation chip (evachip) mode. In the memory expanding mode, microprocessor mode and eva-chip mode, ports $P0 \sim P3$ can be used as multiplexed I/O for address; data and control signals, as well as the normal functions of the I/O ports.

Figure 18 shows the functions of ports P0~P3.

The memory map for the single-chip mode is illustrated in Figure 1 and for other modes, in Figure 17.

By connecting CNV_{SS} to V_{SS} , all four modes can be selected through software by changing the processor mode bits. Connecting CNV_{SS} to V_{CC} automatically forces the microcomputer into microprocessor mode. Supplying 10V to CNV_{SS} places the microcomputer in the eva-chip mode. The four different modes are explained as follows:




Fig.17 External memory area in processor mode

(1) Single-chip mode [00]

The microcomputer will automatically be in the single-chip mode when started from reset, if CNV_{SS} is connected to V_{SS} . Ports $\text{P0} \sim \text{P3}$ will work as original I/O ports.

(2) Memory expanding mode [01]

The microcomputer will be placed in the memory expanding mode when CNV_{SS} is connected to V_{SS} and the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient.

The lower 8 bits of address data for port P0 is output when ϕ goes "H" state. When ϕ goes the "L" state, P0 retains its original I/O functions.

Port P1's higher 8 bits of address data are output when ϕ goes "H" state and as it changes back to the "L" state it retains its original I/O functions. Port P2 retains its original output functions while ϕ is at the "H" state, and works as a data bus of $D_7 \sim D_0$ (including instruction code) while at the "L" state. Pins P3₁ and P3₀ output the SYNC and R/ \overline{W} control signals, respectively while ϕ is in the "H" state. When in the "L" state, P3₁ and P3₀ retain their original I/O function.

The R/\overline{W} output is used to read/write from/to the outside. When this pin is in the "H" state, the CPU reads data, and when in the "L" state, the CPU writes data.

The SYNC is a synchronous signal which goes to the "H" state when it fetches the OP CODE.

(3) Microprocessor mode [10]

After connecting CNV_{SS} to V_{CC} and initiating a reset, the microcomputer will automatically default to this mode.

In this mode, port P0 and P1 are used as the system address bus and the original function of the I/O pins is lost. Port P2 becomes the data bus $(D_7 \sim D_0)$ and loses its normal I/O functions. Port P3₁ and P3₀ become the SYNC and R/\overline{W} pins, respectively and the normal I/O functions are lost.

(4) Eva-chip mode [11]

When 10V is supplied to CNV_{SS} pin, the microcomputer is forced into the eva-chip mode. The main purpose of this mode is to evaluate ROM programs prior to masking them into the microcomputer's internal ROM.

With the exceptions that the internal ROM is disabled and that external memory must be attached in this mode, this mode is the same as the memory expansion mode.

The relationship between the input level of ${\rm CNV_{SS}}$ and the processor mode is shown in Table 2.




Fig.18 Processor mode and functions of ports P0~P3

Table 2 Relationship between CNV_{SS} pin input level and processor mode

CNVss	Mode	Explanation	
V _{SS}	Single-chip mode Memory expanding mode Eva-chip mode Microprocessor mode	The single-chip mode is set by the reset. All modes can be selected by changing the processor mode bit with the program.	
Vcc	Eva-chip mode Microprocessor mode	The microprocessor mode is set by the reset. Eva-chip mode can be also selected by changing the processor mode bit with the program.	
10V	Eva-chip mode	Eva-chip mode only.	

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATING CIRCUIT

The M50950-XXXSP has two internal clock generating circuit. Figure 21 shows a block diagram of the clock generating circuit. Normally, the frequency applied to the clock input pin $X_{\rm IN}$ divided by four is used as the internal clock (timing output) ϕ . Bit 7 of serial I/O₁ mode register can be used to switch the internal clock ϕ to 1/2 the frequency applied to the clock input pin $X_{\rm CIN}$.

Figure 19 shows a circuit example using a ceramic (or crystal) oscillator. Use the manufacture's recommended values for constants such as capacitance which will differ depending on each oscillator. When using an external clock signal, input from the $X_{\text{IN}}(X_{\text{CIN}})$ pin and leave the $X_{\text{OUT}}(X_{\text{COUT}})$ pin open. A circuit example is shown in Figure 20.

The M50950-XXXSP has two low power dissipation modes; stop and wait. The microcomputer enters a stop mode when the STP instruction is executed. The oscillator (both $X_{\rm IN}$ clock and $X_{\rm CIN}$ clock) stops with the internal clock ϕ held at "H" level. In this case timer 2 and timer 3 are forcibly connected and $\phi/4$ is selected as timer 2 input. Also timer 2 and timer 3 are loaded with FF₁₆ and 07₁₆ respectively to enable the oscillator to stabilize when restarting oscillation. Before executing the STP instruction, the timer 2 count stop bit must be set to supply ("0"), timer 2 interrupt enable bit and timer 3 interrupt enable bit must be set to disable ("0"), and timer 3 interrupt request bit must be set to no request ("0").

Oscillation is resarted (release the stop mode) when INT_1 , INT_2 , or serial I/O_1 interrupt is received. The interrupt enable bit of the interrupt used to release the stop mode must be set to "1". When restarting oscillation with an interrupt, the internal clock ϕ is held "H" until timer 3 overflows and is not supplied to the CPU. When oscillation is restarted by reset, "L" level must be kept to the \overline{RESET} pin until the oscillation stabilizes because no wait time is generated.

The microcomputer enters a wait mode when the WIT instruction is executed. The internal clock ϕ stops at "H" level, but the oscillator does not stop. ϕ is re-supplied (wait mode release) when the microcomputer is reset or when it receives an interrupt. Instructions can be executed immediately because the oscillator is not stopped. The interrupt enable bit of the interrupt used to reset the wait mode must be set to "1" before executing the WIT instruction.

Low power dissipation operation is also achieved when the X_{IN} clock is stopped and the internal clock ϕ is generated from the X_{CIN} clock (200 μ A(max.) at $f(X_{\text{CIN}})=32\text{kHz})$. X_{IN} clock oscillation is stopped when the bit 6 of serial I/O₁ mode register (address 00F6_{16}) is set and restarted when it is cleared. However, the wait time until the oscillation stabilizes must be generated with a program when restarting. An "L" level must be kept to the RESET pin until the oscillation stabilizes when resetting while the X_{IN} clock is stopped. Figure 22 shows the transition of states for the system clock.




Fig.19 Externally ceramic resonator circuit




Fig.20 External clock input circuit




Fig.21 Block diagram of clock generating circuit




Fig.22 Transition of states for the system clock

≪An example of flow for system Power on reset Normal operation Clock X and clock for clock function X_C oscillation Internal system clock start $(X \rightarrow 1/4 \rightarrow \phi)$ Program start from RESET vector Normal program ←Operating at 5MHz Internal clock ϕ source switching $X(5MHz) \rightarrow X_{CLK}(32.768kHz)(S_1M_7: 0 \rightarrow 1)$ Clock X halt(X_C in operation) Operation on the clock function only Internal clock halt (WIT instruction) Timer 3 (clock count) overflow Internal clock operation start (WIT instruction released) Clock processing routine ← Operating at 32, 768kHz Internal clock halt (WIT instruction) Interrupts from INT₁, timer 2, timer 1 or serial I/O_1 , $\overline{INT_2}$ (BRK instruction) Internal clock operation start (WIT instruction released) Program start from interrupt vector Return from clock function Clock X oscillation start Oscillation rise time routine (software) ←Operating at 32, 768kHz Internal clock ϕ source switching $(X_C \rightarrow X)(S_1M_7: 1 \rightarrow 0)$ Normal program ←Operating at 5MHz RAM backup function STP instruction preparation (pushing registers) Timer 2, Timer 3 interrupt disable (IM₄= 0, TM₆= 0), Timer 3 interrupt request bit reset (TM₇=0) Timer 2 count stop bit resetting ($TM_5 = 0$) Clock \dot{X} and clock for clock function \dot{X}_C halt (STP instruction) RAM backup status Interrupts from INT₁, INT₂ Return from RAM backup function Clock X and clock for clock function X_C oscillation start Timer 3 overflow (* X/16 or X_C/8 \rightarrow timer 2 \rightarrow timer 3) (Automatically connected by the hardware) Internal system clock start $(X \rightarrow 1/4 \rightarrow \phi)$ Program start from interrupt vector



Normal program

MITSUBISHI MICROCOMPUTERS

M50950-XXXSP M50951-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROGRAMMING NOTES

- (1) The frequency ratio of the timer is 1/(n+1).
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) Reading the timer must be avoided while the input to the timer is changing except using timing ϕ or it divided by timer as count source.
- (4) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (5) A NOP instruction must be used after the execution of a PLP instruction.
- (6) Notes on serial I/O
- ① Set "0" in the serial I/O₁ interrupt enable bit (bit 2 of address 00FE₁₆) before setting the serial I/O₁ mode.
- ② Insert at least one instruction and set "0" in the serial I/ O₁ interrupt request bit (bit 3 of address 00FE₁₆) after setting the serial I/O₁ mode.
- 3 Set "1" in the serial I/O₁ interrupt enable bit after the operation described in (2).

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mark specification form
- (3) ROM data EPROM 3sets

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		−0.3 ~ 7	V
V _P	Pull-down supply voltage		V _{cc} -38~V _{cc} +0.3	V
Vı	Input voltage P2 ₀ , P2 ₁ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , CNV _{SS} P5 ₂ /INT ₂ , P5 ₃ /INT ₁	V.	-0.3~13	V
Vı	Input voltage RESET, X _{IN} , X _{CIN}	With respect to V _{SS} Output transistors cut-off	−0.3 ~ 7	V
Vı	Input voltage P5 ₄ ~P5 ₇		−0.3 ~ 7	V
Vo	Output voltage P2 ₀ , P2 ₁ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃	Output transistors cut-on	-0.3~13	V
Vo	Output voltage Χ _{ΟυΤ} , Χ _{CΟυΤ} , φ		-0.3~V _{cc} +0.3	V
Vo	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₂ ~P2 ₇		V _{cc} -38~V _{cc} +0.3	V
Pd	Power dissipation	$T_a = 25^{\circ}C$	1000	mW
Topr	Operating temperature		-10~70	°C
Tstg	Storage temperature		-40~125	°C

RECOMMENDED OPERATING CONDITIONS (V_{cc}=5V±10%, T_a=-10~70°C, unless otherwise noted)

Complete	Parameter		Limits			11.11
Symbol	Parame	Min.	Nom.	Max.	Unit	
	Supply welling	f _(XIN) =5MHz	4.5	5	5.5	٧
V _{cc}	Supply voltage	f _(X_{IN}) =less than 1MHz	3		5.5	V
V _P	Pull-down supply voltage		V _{CC} -36		Vcc	ν.
V _{ss}	Supply voltage			0		٧
V _{IH}	"H" input voltage P2 ₀ , P2 ₁ , P3 ₀ ~P3 ₇ , CNV _{SS} P5 ₂ /INT ₂ , P5 ₃ /INT ₁ , P4 ₀ ~P4 ₃		0.75V _{CC}		Vcc	V
V _{IH}	"H" input voltage RESET, X _{IN} , >	· · · · · · · · · · · · · · · · · · ·	0.8V _{CC}		V _{CC}	V
VIH	"H" input voltage P54~P57		0.4V _{CC}		V _{CC}	V
V _{IL}	"L" input voltage P2 ₀ , P2 ₁ , P3 ₀ ~P3 ₇ , CNV _{SS} P5 ₂ /INT ₂ , P5 ₃ /INT ₁ , P4 ₀ ~P4 ₃		0		0.25V _{CC}	٧
V _{IL}	"L" input voltage RESET	0		0.12V _{CC}	V	
VIL	"L" input voltage X _{IN}		0		0.16V _{CC}	V
V _{IL}	"L" input voltage X _{CIN}		0		0.16V _{CC}	٧
VIL	V _{IL} "L" input voltage P5 ₄ ~P5 ₇		0		0.12V _{CC}	V
I _{OH(peak)}	"H" peak output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₂ ~P2 ₇				-24	mA
I _{OL} (peak)	"L" peak output current P2 ₀ , P2 ₁ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃				20	mA
I _{OH} (avg)	"H" average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₂ ~P2 ₇				-12	mA
I _{OL} (avg)	"L" average output current P2 ₀ , P2 ₁ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃				10	mA
f _(XIN)	Clock input oscillating frequence			5	MHz	
f _(XCIN)				32	500	kHz

Note 1 : "H" input voltage of up to \pm 12V may be applied to permissible for ports P20, P21, P30 \sim P37, P52, P53, P40 \sim P43 and CNVss.

2 : The average output current I_{OH(avg)} and I_{OL(avg)} are the average value of a period of 100ms. On output ports, the total of current dissipation should be 890mW max at T=25°C.

3: Oscillation frequency is at 50% duty cycle.

When used low-speed mode, clock input generating frequency for clock function should be f $(X_{CIN}) < f(X_{IN})/3$.

When used external clock, clock input generating frequency for clock function should be $f(X_{\text{CIN}}) < 50 \text{kHz}$.

M50950-XXXSP M50951-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{cc}=5V$, $V_{ss}=0V$, $T_a=25^{\circ}C$, $f_{(x_{in})}=5MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		
		rest conditions	Min.	Тур.	Max.	Unit
V _{OH}	"H" output voltage ∮	I _{OH} =−2.5mA, T _a =−10~70°C	3			V
V _{OH}	"H" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₂ ~P2 ₇	I _{OH} =−12mA, T _a =−10~70°C	3			V
V _{OL}	"L" output voltage P20, P21, P30~P37, P40~P43	I _{OL} =10mA, T _a =-10~70°C			2	V
VoL	"L" output voltage ϕ	I _{OL} =2.5mA, T _a =−10~70°C			2	· V
$V_{T+}-V_{T-}$	Hysteresis P5 ₂ /INT ₂ , P5 ₃ /INT ₁		0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis RESET			0.5	0.7	V
V _{T+} V _{T-}	Hysteresis P3 ₆ , P4 ₂	When used as CLK input	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis X _{IN}		0.1		0.5	V
I _{IL}	"L" input current P2 ₀ , P2 ₁ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃	V _i = 0 V			-5	μА
IIL	"L" input current P5 ₄ ~P5 ₇	V _i = 0 V			-5	μA
I _{IL}	"L" input current RESET, XIN, XCIN	V _i = 0 V			-5	μP
IIL	"L" input current P52/INT2, P53/INT1	V ₁ = 0 V			-5	μA
		V _I = 5 V			5	μF
"H" input current P2 ₀ , P2 ₁ , P3 ₀ ~P3 ₇ ,	"H" input current P2 ₀ , P2 ₁ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃	V _i =12V			12	μA
I _{IH}	"H" input current P5 ₄ ~P5 ₇	V _i = 5 V			5	μA
I _{IH}	"H" input current RESET, XIN, XCIN	V _I = 5 V			5	μP
		V ₁ = 5 V			5	μF
I _{IH}	"H" input current P5 ₂ /INT ₂ , P5 ₃ /INT ₁	V ₁ =12V			12	μP
IL.	Pull-down current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₂ ~P2 ₇	V _P =V _{CC} -36V, V _{OL} =V _{CC}	150	450	900	μP
IoL	"L" Pull-down current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₂ ~P2 ₇	V _P =V _{CC} -36V, V _{OL} =V _P			-30	μP
V _{RAM}	RAM retention voltage	at clock stop	2		5.5	V
		Output pins open (output off)				
		V _{PP} =V _{SS} , Input and I/O pins all at V _{SS}		4	8	m/
		f _(XIN) =5MHz(at system operation)				
	· ·	ditto (at wait mode)		1		m/
Icc	Supply current	X _{IN} -X _{OUT} stop				
		f _(XCIN) =32kHz(at system operation)		60	200	μ
		all other conditions same as above			ļ	
	,	ditto (at wait mode)		40		μИ
		Oscillation all stopped Ta=25°C			1	μF
		(at stop mode) T _a =70℃			10	цF

M50950-XXXSP M50951-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS

Single-chip mode (V_{CC}=5V±10%, V_{SS}=0V, T_a=25°C, f_(X_{IN})=5MHz, unless otherwise noted)

0	Parameter		Limits		
Symbol	Parameter	Min.	Тур.	Max.	Unit
t _{SU(P2D-ø)}	Port P2 input setup time	270			ns
t _{SU(P3D-ø)}	Port P3 input setup time	270			ns
t _{SU(P5D\phi)}	Port P5 ₂ /INT ₂ , P5 ₃ /INT ₁ input setup time	270			ns
tsu(P5D-ø)	Port P5 ₄ ~P5 ₇ input setup time	500			ns
t _{SU(P4D-ø)}	Port P4 input setup time	270			ns
th(ø—P2D)	Port P2 input hold time	20			ns
th(#—P3D)	Port P3 input hold time	20			ns
th(<i>ϕ</i> —P5D)	Port P5 ₂ /INT ₂ , P5 ₃ /INT ₁ input hold time	20			ns
t _{h(≠-P5D)}	Port P5 ₄ ~P5 ₇ input hold time	50			ns
th(ø-P4D)	Port P4 input hold time	20			ns
t _{C(XIN)}	External clock input cycle time (X _{IN} input)	200			ns
t _{W(x_{IN})}	External clock input pulse width (X _{IN} input)	75			ns
t _{C(XCIN)}	External clock input cycle time (X _{CIN})	2			μs
tw(xcin)	External clock input pulse width (X _{CIN})	1			μs
tr	External clock rising edge time 25				ns
tf	External clock falling edge time			25	ns

Memory expanding mode and eva-chip mode

 $(v_{\rm CC} = 5 \rm V \pm 10\%, \, V_{\rm SS} = 0 \rm V, \, T_a = 25 ^{\circ} \rm C, \, f_{(X_{\rm IN})} = 5 \rm MHz, \, unless \, \, otherwise \, \, noted)$

Symbol	Parameter	Parameter		Limits			Unit	
		raidilletei		*	Min.	Тур.	Max.	Onit
t _{SU(P2D-¢)}	Port P2 input setup time		· ·		270			ns
th(\$\phi_P2D)	Port P2 input hold time				20			ns

$\begin{tabular}{ll} \textbf{Microprocessor} & \textbf{mode} \ (V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=25^{\circ}C, f_{(X_{IN})}=5MHz, unless \ otherwise \ noted) \end{tabular}$

Symbol			Limits			11-14
	Parameter	N	Min.	Тур.	Max.	Unit
tsu(P2D-ø)	Port P2 input setup time	2	270			ns
th(+ pap)	Port P2 input hold time		20			ns

M50950-XXXSP M50951-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SWITCHING CHARACTERISTICS

Single-chip mode ($V_{cc}=5V\pm10\%$, $V_{ss}=0V$, $T_a=25^{\circ}C$, $f_{(X_{IN})}=5MHz$, unless otherwise noted)

Symbol	Parameter	Took conditions	Limits				
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t _{d(≠−P0Q)}	Port P0 data output delay time	Fig.24			250	ns	
t _{d(ø−P1Q)}	Port P1 data output delay time	Fig.24			250	ns	
t _{d(ø-P2Q)}	Port P2 data output delay time	Fig.23, 24			250	ns	
t _{d(ø−P3Q)}	Port P3 data output delay time	F:- 22			250	ns	
t _{d(ø-P4Q)}	Port P4 data output delay time	Fig.23			250	ns	

Memory expanding mode and eva-chip mode

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=25^{\circ}C, f_{(X_{|N})}=5MHz, unless otherwise noted)$

Symbol Parameter		Test conditions	Limits			
Symbol Parameter	Parameter	lest conditions	Min.	Тур.	Max.	Unit
td(ø-POA)	Port P0 address output delay time				250	ns
t _{d(∲-POAF)}	Port P0 address output delay time] .			250	ns
td(ø-POQ)	Port P0 data output delay time				250	ns
t _{d(≠−P0QF)}	Port P0 data output delay time	Fig 24			250	ns
t _{d(≠-P1A)}	Port P1 address output delay time	Fig.24			250	ns
t _{d(ø−P1AF)}	Port P1 address output delay time				250	ns
t _{d(ø−P1Q)}	Port P1 data output delay time				250	ns
td(ø-P1QF)	Port P1 data output delay time				250	ns
td(ø-P2Q)	Port P2 data output delay time	Fig.23, 24			300	ns
td(ø-P2QF)	Port P2 data output delay time	Fig.23, 24			300	ns
t _{d(ø−R/W)}	R/W signal output delay time				250	ns
t _{d(ø−R/WF)}	R/W signal output delay time	•			250	ns
t _{d(∳-P30Q)}	Port P3 ₀ data output delay time				250	ns
t _{d(ø−P30QF)}	Port P3 ₀ data output delay time	F:- 22			250	ns
t _{d(≠−SYNC)} SYNC signal output delay time		Fig.23			250	ns
td(ø-synce)	SYNC signal output delay time				250	ns
t _{d(ø−P31Q)}	Port P3 ₁ data output delay time				250	ns
t _{d(ø−P31QF)}	Port P3 ₁ data output delay time				250	ns

$\label{eq:mode_variation} \textbf{Microprocessor} \quad \textbf{mode} \ \, (v_{\text{cc}} = 5v \pm 10\%, \, v_{\text{ss}} = 0v, \, \tau_{a} = 25 \, ^{\circ}\!\!\!\! \text{C}, \, f_{(x_{\text{IN}})} = 5\text{MHz}, \, \text{unless otherwise noted})$

Symbol	Parameter	Test conditions	Limits			Unit	
Symbol	Farameter	rest conditions	Min.	Тур.	Max.	l Gill	
t _{d(∲−P0A)}	Port P0 address output delay time	F: 04			250	ns	
td(ø-P1A)	Port P1 address output delay time	Fig.24			250	ns	
t _{d(≠-P2Q)}	Port P2 data output delay time	Fig.23, 24			300	ns	
td(ø-P2QF)	Port P2 data output delay time	Fig.25, 24			300	ns	
t _{d(≠-R/W)}	R/W signal output delay time	Fig.23			250	ns	
t _{d(≠-sync)} SYNC signal output delay time		Fig.23			250	ns	




Fig.23 Ports P2₀, P2₁, P3 and P4 test circuit





Fig.24 Ports P0, P1 and P2₂~P2₇ test circuit



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING DIAGRAMS


In single-chip mode



M50950-XXXSP M50951-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER


In memory expanding mode and eva-chip mode



M50950-XXXSP M50951-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

In memory expanding mode and microprocessor mode



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M50957-XXXSP and the M50959-XXXSP are single-chip microcomputers designed with CMOS silicon gate technology. All are housed in a 64-pin shrink plastic molded DIP (flat package type also available). These single-chip microcomputers are useful for business equipment and other consumer applications.

In addition to their simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

The differences between the M50957-XXXSP and the M50959-XXXSP are noted below. The following explanations apply to the M50957-XXXSP. Specification variations for other chips are noted accordingly.

Type name	ROM size
M50957-XXXSP	10240bytes
M50959-XXXSP	16384bytes

The differences between the M50957-XXXSP and the M50957-XXXFP are the package outline and the power dissipation ability (absolute maximum ratings).

DI	STIN	CTIVE	FEATURES	
_				

Instruction execution time

•	number of ba	sic instructions69
•	Memory size	ROM ······ 10240 bytes (M50957-XXXSP)
		16384 bytes (M50959-XXXSP)

RAM······· 256 bytes

....1.9µs (minimum instructions, at 4.2MHz frequency)

■ Single power supply 4.0~5.5V (at f(X_{IN})=4.2MHz)

• Single power supply 4.0 \sim 5.5V (at f(X_{IN})=4.2MHz) 3.0 \sim 5.5V (below f(X_{IN})=1.0MHz)

Power dissipation

normal operation mode, at 4.2MHz frequency \cdots 20mW low speed operation mode,

at 32kHz frequency for clock function 0.3mW Subroutine nesting96 levels (Max.)

Interrupt 7 types, 5 vectors

8-bit timer ------3 (2 when used as serial I/O)

Programmable I/O (Ports P2, P3, P6)
 Input ports (Port P5₂~P5₇)

High-voltage output ports

PWM function14-bitX1

● Two clock generator circuits (One is for main clock, the


other is for clock function)

● Comparator · · · · · · · 1

Generating function for clock input of EAROM

APPLICATION

Office automation equipment VCR, Tuner, Audio-visual equipment




SINGLE-CHIP

8-BIT

CMOS

MICROCOMPUTER



M50957-XXXSP/FP M50959-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M50957-XXXSP

Parameter			Functions			
Number of basic instructions		,	69			
Instruction execution time			1.9µs (minimum instructions, at 4.2MHz frequency)			
Clock frequency			4. 2MHz			
ROM			10240bytes (16384bytes for M50959-XXXSP)			
Memory size	RAM		256bytes			
	P0, P1, P4	Output	8-bit×3 (high-voltage P-channel open drain; V _{CC} -38V)			
	P2, P3	1/0	8-bit×2 (P3 can partially be used as among serial I/O, clock input for timer 3 and normal I/O.)			
Input/output ports	P5 ₀ , P5 ₁	Output	2-bit×1 (high-voltage P-channel open drain; V _{CC} -38V)			
	P5 ₂ , P5 ₃	Input	2-bit×1 (can be used as an input for either INT ₂ or INT ₁ .)			
	P5 ₄ ~P5 ₇	Input	4-bit×1			
	P6	1/0	6-bit×1 (can be used as T ₁ output or PWM output.)			
Serial I/O		,	8-bit×1			
Timers			8-bit timer×3 (×2, when used as serial I/O)			
Subroutine nesting			96levels (max.)			
Interrupt			Two external interrupts, three internal timer interrupts (or timerX2, serial I/OX1)			
Clock generating circuit			Two built-in circuits (externally connected ceramic or quartz crystal oscillator,			
· · · · · · · · · · · · · · · · · · ·	at f(X _{IN})=4.2MHz		4.0~5.5V			
Supply voltage	below f(X _{IN})=1.0MHz		3.0~5.5V			
	at high-speed operation		20mW (clock frequency X _{IN} =4.2MHz)			
Power dissipation	at low-speed operation		0. 3mW (clock frequency X _{CIN} =32kHz)			
	at stop mode		5μW (when clock is stopped)			
			12V (input/output P2, P3, P5 ₂ , P5 ₃ except P3 ₃)			
	Input/Output voltage		V _{CC} -38V (P0, P1, P4, P5 ₀ , P5 ₁)			
			-0.3V~Vcc+0.3V (input/output P6)			
Input/Output characteristics			10mA (P2, P3 : N-channel open drain)			
			-18mA (P0, P1 : high-voltage P-Channel open drain)			
	Output current		-12mA (P4, P5 ₀ , P5 ₁ : high-voltage P-Channel open drain)			
· ·			0.5~-0.5mA (P6 : CMOS tri-states)			
Memory expansion			Possibe			
Operating temperature range			-10~70℃			
Device structure			CMOS silicon gate process			
Darling	M50957-XXXSP, M50959-X	KXXSP	64-pin shrink plastic molded DIP			
Package	M50957-XXXFP, M50959-X	KXXFP	72-pin plastic molded QFP			

M50957-XXXSP/FP M50959-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ . Output	Functions
V _{cc} V _{ss}	Supply voltage		Power supply inputs $4.0\sim5.5$ V at $f(X_{IN})=4.2$ MHz and $3.0\sim5.5$ V below $f(X_{IN})=1.0$ MHz to V_{CC} , and 0V to V_{SS} .
CNVss	CNV _{SS}		This is usually connected to V _{SS} .
V _P	Pull-down voltage	Input	This is the input voltage pin for the pull-down transistor of ports P0, P1, P4, P5 ₀ and P5 ₁ .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
XIN .	Clock input	Input -	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a
Хоит	Clock output	Output	quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the clock source should be connected the X_{IN} pin and the X_{OUT} pin should be left open.
φ	Timing output	Output	This is the timing output pin.
X _{CIN}	Clock input for clock function	Input	This is the I/O pins of the clock generating circuit for the clock function. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{CIN} and X _{COUT} pins. If an external control to the X _{CIN} and X _{COUT} pins. If an external clock is used to the X _{CIN} and X _{COUT} pins.
Хсоит	Clock output for clock function	Output	nal clock is used, the clock source should be connected to the X _{CIN} pin and the X _{COUT} pin should be left open. This clock can be used as a program controlled the system clock.
P0 ₀ ~P0 ₇	Output port P0	Output	Port P0 is an 8-bit output port. Output structure is high-voltage P-channel open drain. A pull-down transistor is built in between the V _P pin and this port. At reset, this port is set to a "L" level.
P1 ₀ ~P1 ₇	Output port P1	Output	Port P1 is an 8-bit output port and has basically the same functions as port P0.
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open drain.
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P2. When serial I/O is used, P3 ₇ , P3 ₆ , P3 ₅ , and P3 ₄ work as \overline{S}_{RDV} , CLK, S_{OUT} , and S_{IN} pins, respectively. P3 ₃ works as an analog input for comparator, and P3 ₂ works as a clock input for timer 3.
P4 ₀ ~P4 ₇	Output port P4	Output	Port P4 is an 8-bit output port and has basically the same functions as port P2.
P5 ₀ , P5 ₁	Output port P5	Output	Bit 0 and 1 of port P5 are 2-bit output port and has basically the same functions as port P0.
P5 ₂ /INT ₂ P5 ₃ /INT ₁	Input port P5	Input	Bit 2 and 3 of port P5 are 2-bit input port and are in common with interrupt inputs.
P5 ₄ ~P5 ₇		Input	Bit 4~7 of port P5 are 4-bit input port.
P6 ₀ ~P6 ₇	I/O port P6	. 1/0	Port P6 is a 6-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. The output structure is CMOS tri-state output. P6 ₀ , P6 ₁ , P6 ₂ , P6 ₃ can be programmed to function as timer output pin (T), PWM output pins (PWM1, PWM2, and PWM3), respectively.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

MEMORY

A memory map for the M50957-XXXSP is shown in Figure 1. Addresses D800₁₆ to FFFF₁₆ are assigned to the built-in ROM area which consists of 10240 bytes.

Addresses C000₁₆ to FFFF₁₆ are the ROM address area assigned to the M50959-XXXSP.

Addresses FF00₁₆ to FFFF₁₆ are a special address area (special page). By using the special page addressing mode of the JSR instruction, subroutines addressed on this page can be called with only 2 bytes. Addresses FFF4₁₆ to FFFF₁₆ are vector addresses used for the reset and inter-

rupts (see interrupt chapter). Addresses 0000₁₆ to 00FF₁₆ are the zero page address area. By using the zero page addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required. The RAM, I/O port, timer, etc., are assigned to this area.

Addresses 0000_{16} to $00BF_{16}$ and 0100_{16} to $013F_{16}$ are assigned to the built-in RAM and consist of 256 bytes of static RAM. In addition to data storage, this RAM except the area in the page 1 is used for the stack during subroutine calls and interrupts.




Fig.1 Memory map

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 2.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the microcomputer. Data operations such as data transfer, Input/Output, etc., are executed mainly through accumulator.

INDEX REGISTER X (X)

The index register X is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register X, specifies the real address. When the T flag in the processor status register is set to "1", the index register X itself becomes the address for the second OPERAND.

INDEX REGISTER Y (Y)

The index register Y is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register Y specifies the real address




Fig.2 Register structure

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

STACK POINTER (S)

The stack pointer (S) is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subroutine calls. The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

The contents of the stack pointer is XX_{16} , the stack address is set to $00XX_{16}$. When using this microcomputer in the single-chip mode, the stack pointer should be set at the bottom address of the internal RAM.

When an interrupt occurs, the higher 8 bits of the program counter are pushed into the stack first, and then the lower 8 bits of the program counter are pushed into the stack. After each byte is pushed into the stack, the stack pointer is decremented by one. Next, the contents of the processor status register are pushed into the stack. When the return from interrupt instruction (RTI) is executed, the program counter are processor status register data is pulled off the stack in reverse order from above.

The Accumulator is never pushed into the stack automatically. A Push Accumulator instruction (PHA) is provided to execute this function. Restoring the Accumulator to its previous value is accomplished by the Pull Accumulator instruction (PLA). It is executed in reverse order of the PHA instruction.

The contents of the Processor Status Register (PS) are pushed (pulled) to (from) the stack with the PHP and PLP instructions, respectively. Only the program counter is pushed into the stack during a subroutine call. Therefore, any registers that should not be destroyed should be pushed into the stack manually. The RTS instruction is used to return from a subroutine.

PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L. The program counter is used to indicate the address of the next instruction to be executed.

PROCESSOR STATUS REGISTER (PS)

The processor status register is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flag (C), Zero flag (Z), Overflow flag (V) or the Negative flag (N). Each bit of the register is explained below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic and Logical operation Unit (ALU) immediately after an operation. It also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting and clearing this flag.

2. Zero flag (Z)

This flag is used to indicate if the immediate operation generated a zero result or not. If the result is zero, the zero flag will be set to "1". If the result is not zero, the zero flag will be set to "0"

3. Interrupt disable flag (I)

This flag is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is set to "0", the operations are executed in binary. Decimal arithmetic can be performed only with the ADC and SBC instructions. Decimal correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

When the BRK instruction is executed, the same operations are performed as in an interrupt. The address of the interrupt vector of the BRK instruction is the same as that of the lowest priority interrupt. The contents of the B flag can be checked to determine which condition caused the interrupt. If the BRK instruction caused the interrupt, the break flag will be "1", otherwise it will be "0".

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i.e., operation results between memories 1 and 2 are stored in the accumulator). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the index X mode flag, respectively.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a singed binary number. When the result exceeds +127 or -128, the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the overflow flag. The overflow flag is reset by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is set to "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the negative flag. There are no instructions for directrly setting or resetting the negative flag.

Table 1 Interrupt vector address and priority

Interrupt	Priority	Vector address
RESET	1	FFFF ₁₆ , FFFE ₁₆
INT ₁	2	FFFD ₁₆ , FFFC ₁₆
Timer 3	3	FFFB ₁₆ , FFFA ₁₆
Timer 2	4	FFF9 ₁₆ , FFF8 ₁₆
Timer 1 or serial I/O	5	FFF7 ₁₆ , FFF6 ₁₆
INT ₂ (BRK)	6	FFF5 ₁₆ , FFF4 ₁₆

INTERRUPT

The M50957-XXXSP can be interrupted from seven souces; INT_1 , timer 3, timer 2, timer 1/serial I/O, or INT_2/BRK instruction

The value of bit 2 of the serial I/O mode register (address $00F6_{16}$) determine whether the interrupt is from timer 1 or from serial I/O. When bit 2 is "0" the interrupt is from timer 1, and when bit 2 is "1" the interrupt is from serial I/O. Also, when the bit 2 is "1", parts of port P3 are used for serial I/O. These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same functions as the interrupts.

When an interrupt is accepted, the contents of certain registers are pushed into specified locations, (as discussed in the stack pointer section) the interrupt disable flag I is set, the program jumps to the address specified by the interrupt vector, and the interrupt request bit is cleared automatically. The reset interrupt is the highest priority interrupt and can never be inhibited. Except for the reset interrupt, all interrupt are inhibited when the interrupt disable flag I is set to "1". All of the other interrupts can further be controlled individually via the interrupt control register shown in Figure 3. An interrupt is accepted when the interrupt enable bit and the interrupt request bit are both "1" and the interrupt disable flag is "0".




Fig.3 Interrupt control

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

The interrupt request bits are set when the following conditions occur:

- (1) When the level of pins INT₁ and INT₂ change.
- (2) When the contents of timer 3, timer 2, timer 1 (or the serial I/O counter) go to "0"

These request bits can be reset by the program but cannot be set by the program. However, the interrupt enable bit can be set and reset by the program.

The change in level at which the INT pins generate a interrupt varies according to the content of bits 4 and 5 of the PWM output mode register (address $00F5_{16}$). When these bits are "0", the interrupt request is generated when INT changes from high-level to low-level. When these bits are "1", the interrupt request is generated when INT changes from low-level to high-level. Bits 4 (PM₄) and 5 (PM₅) correspond to INT₁ and INT₂ respectively.

Since the BRK instruction and the INT₂ interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if INT₂ generated the interrupt.

TIMER

The M50957-XXXSP has three timers; timer 1, timer 2, and timer 3. Since P3 (in serial I/O mode) and timer 1 use some of the same architecture, they cannot be used at the same time (see serial I/O section). The count source for each timer can be selected by using bit 2, 3 and 4 of the timer control register (address 00FF₁₆), as shown in Figure 5.

A block diagram of timer 1 through 3 is shown in Figure 4. All of the timers are down count timers and have 8-bit latchs. When a timer counter reaches "0", the contents of the reload latch are loaded into the timer at the next clock pulse. The division ratio of the timers is 1/(n+1), where n is the contents of the timer latch.

The timer interrupt request bit is set to "1" at the next clock pulse after the timer reaches zero. The interrupt and timer control registers are located at addresses $00FE_{16}$ and $00FF_{16}$, respectively (see Interrupt section). The starting/stopping of timer 2 can be controlled by bit 5 of the timer control register. If bit 5 (address $00FF_{16}$) is "0", the timer starts counting and when bit 5 is "1", the timer stops. The count source of timer 3 can be controlled by bit 4 of the timer control register. If bit 4 (address $00FF_{16}$) is "1", the timer counts from the $P3_2/CNTR$ pin.

When the STP instruction is executed, or after reset, the timer 2 and timer 3 latch are set to FF_{16} and 07_{16} , respectivery.

After a STP instruction is executed, timer 2, timer 3, and the clock (ϕ divided by 4) are connected in series (regardless of the status of bit 2 through 4 of the timer control register). This state is canceled if the timer 3 interrupt request bit is set to "1", or if the system is reset. Before the STP instruction is executed, bit 5 of the timer control register (timer 2




Fig.4 Structure of timer control register

count stop bit) and bit 4 of the interrupt control register (timer 2 interrupt enable bit) must be set to "0". For more details on the STP instruction, refer to the oscillation circuit section.




Fig.5 Block diagram of timer 1, timer 2, timer 3

SINGLE-CHIP SHIT CMOS MICROCOMPUTER

SERIAL I/O

A block diagram of the serial I/O is shown in Figure 6. In the serial I/O mode the receive ready signal $(\overline{S_{RDY}})$, synchronous input /output clock (CLK), and the serial I/O pins (S_OUT, S_IN) are used as P37, P36, P35, and P34, respectively. The serial I/O mode register (address $00F6_{16}$) is 8-bit register. Bits 1 and 0 of this register is used to select a synchronous clock source.

When these bits are (00) or (01), an external clock from P36 is selected. When these bits are (10), the overflow signal from timer 1, divided by two, becomes the synchronous clock. Therefore, changing the timer period will change the transfer speed. When the bits are (11), timing ϕ divided by 4, becomes the clock.

Bit 2 and 3 decide whether parts of P3 will be used as a serial I/O or not. When bit 2 is a "1", P3 $_6$ becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from P3 $_6$. If an external synchronous clock is selected, the clock is input to P3 $_6$ and P3 $_5$ will be a serial output and P3 $_4$ will be a serial input. To use P3 $_4$ as a serial input, set the directional register bit which corresponds to P3 $_4$ to "0". For more information on the directional register, refer to the I/O pin section.

To use the serial I/O, bit 2 needs to be set to "1", if it is "0" $P3_6$ will function as a normal I/O. Interrupts will be generated from the serial I/O counter instead of timer 1. Bit 3 determines if $P3_7$ is used as an output pin for the receive data ready signal (bit 3=1, \overline{S}_{BDY}) or used as normal I/O pin




Fig.6 Block diagram of serial I/O

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(bit 3=0). The serial I/O function is discussed below. The function of the serial I/O differs depending on the clock source; external clock or internal clock.

Internal clock—The \overline{S}_{RDY} signal becomes "H" during transmission or while dummy data is stored in the serial I/O register (address $00F7_{16}$). After the falling edge of the write signal, the \overline{S}_{RDY} signal becomes low signaling that the M50957-XXXSP is ready to receive the external serial data. The \overline{S}_{RDY} signal goes "H" at the next falling edge of the transfer clock. The serial I/O counter is set to 7 when data is stored in the serial I/O register. At each falling edge of the transfer clock, serial data is output to P3₅. During the rising edge of this clock, data can be input from P3₄ and

the data in the serial I/O register will be shifted 1 bit.

Data is output starting with the LSB. After the transfer clock has counted 8 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interrupt request bit will be set.

External clock—If an external clock is used, the interrupt request will be sent after the transfer clock has counted 8 times but transfer clock will not stop.

Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 250kHz at a duty cycle of 50%. The timing diagram is shown in Figure 7. An example of communication between two M50957-XXXSPs is shown in Figure 8.




Fig.7 Serial I/O timing




Fig.8 Example of serial I/O connection

M50957-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PWM OUTPUT CIRCUIT

(1) Introduction

The M50957-XXXSP is equipped with one 14-bit PWM and two 6-bit PWMs. The 14-bit resolution gives PWM1 the minimum resolution bit width of 500ns (for $X_{\rm IN}=4$ MHz) and a repeat period of 8192 μ s. PWM2 and PWM3 have a 6-bit resolution with minimum resolution bit width of 16μ s and repeat period of 1024μ s.

Block diagram of the PWM is shown in Figures 9 and

The PWM timing generator section applies individual control signals to PWM $1\!\sim\!3$, using clock input X_{IN} divided by 2 as a reference signal.

(2) Data setting

The output pins PWM1, PWM2 and PWM3 are in common with pins P61, P62 and P63 of port P6 (i.e. for PWM output, PM1 ~PM3 of the PWM control register and the P6 directional register D61 ~D63 should be set). When PWM1 is used for output, first set the higher 8-bit of the PWM1-H register (address 00F016), then the lower 6-bit of the PWM1-L register (address 00F16). In case of M50959-XXXSP, if the low-order 6 bits are the same, this is also possible by changing the H register only. When either PWM2 or PWM3 is used for output, set the 6-bit in the PWM2 (address 00F216) or PWM3 (address 00F316) register, respectively. Note that the higher 2 bits of these 8-bit registers are ignored when used 6-bit register.

(3) Transferring data from registers to latches

The data written to the PWM registers is transferred to the PWM latches at the repetition of the PWM period. The signals output to the PWM pins correspond to the contents of these latches. When data at addresses $00F0_{16}\sim00F3_{16}$ is read, data in these latches has already been read allowing the data output by the PWM to be confirmed. When the 6-bit latch is being read, the upper 2 bits of the register becomes undefined. However, bit 7 of the PWM1-L register indicated the completion of the data transfer from the PWM1 register to the PWM1 latch. If bit 7 is "0", the transfer has been completed, if bit 7 is "1", the transfer has not yet begun.

(4) Operation of the 6-bit PWMs

The timing diagram of the two 6-bit PWMs (PWM2 and PWM3) is shown in Figure 10. One period (T) is composed of 64 (2⁶) segments.

There are six different pulse types configured from bits $0 \sim 5$ representing the significance of each bit. These are output within one period in the circuit internal section. Refer to Figure 11(a).

Six different pulses can be output from the PWM. These can be selected by bits 0 through 5. Depending on the content of the 6-bit PWM latch, pulses from 5~0 is selected. The PWM output is the difference of the sum of each of these pulses. Several examples are shown in Figure 11(b). Changes in the contents of the PWM latch allows the selection of 64 lengths of highlevel area outputs varying from 0/64 to 63/64. An length of entirely high-level output cannot be output, i.e. 64/64.

(5) 14-bit PWM operation

The timing diagram of the 14-bit PWM1 is shown in Figure 11. The 14-bit PWM divides the data within the PWM latch into the lower 6 bits and higher 8 bits.

A high-level area within a length N times τ is output every short area of t=256 τ =128 μ s as determined by data N of the higher 8 bits. (Refer to PWM output ② in the lower part of Figure 12 and 13.)

Thus, the time for the high-level area is equal to the time set by the lower 8 bits or that plus τ . As a result, the short-area period t (= 128 μ s, approx. 7.8kHz) becomes an approximately repetitive period.

(6) Output after reset

At reset the output of port P6 is in the high impedance state and the contents of the PWM register and latch are undefined. Note that after setting the PWM register, its data is transferred to the latch.

Table 2 Relation between the 6 lower-order bits of data and the space set by the ADD bit

6 lower-order bits of data	Area longer by τ than that of other $t_m(m = 0 \sim 63)$	
0 0 0 0 0 ^{LSB}	Nothing	
000001	m=32	
000010	m=16, 48	
000100	m=8,24,40,56	
001000	m = 4, 12, 20, 28, 36, 42, 50, 58	
010000	m= 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62	
1 0 0 0 0 0	m=1,3,5,7,57,59,61,63	




Fig.9 Bloock diagram of the PWM circuit (M50957-XXXSP)




Fig.10 Block diagram of the PWM circuit (M50959-XXXSP)




Fig.11 6-bit PWM timing diagram




Fig.12 14-bit PWM timing diagram (M50957-XXXSP)

M50957-XXXSP/FP M50959-XXXSP/FP




Fig.13 14-bit PWM timing diagram (M50959-XXXSP)




Fig.14 Structure of PWM output mode register




Fig.15 Structure of serial I/O mode register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PORT P6₀/TIMER 1 OUTPUT

Bit 0 of port P6 outputs 1/2 the frequency of timer 1 when $00F6_{16}$ bit 4 of the serial I/O mode register (address $00F6_{16}$) is changed. The output switching can be accomplished with either of two procedures, synchronous mode or asynchronous mode, depending on the setting of bit 5 (SM₅) of the serial I/O mode register.

When SM_5 is set to "0" the synchronous mode is set. In such a case, after SM_4 has been changed, synchronization is set to the 1/2 frequency of timer 1 and switching between the part latch and timer takes place. It is possible to

tween the port latch and timer takes place. It is possible to ascertain whether switching actually occurred by reading the value of bit 6 (PM_B) of the PWM output mode register.

From the time that the contents of SM_4 was changed to the point where switching completes, the contents of neither SM_4 nor $P6_0$ may be changed. Use of the synchronous mode prevents the generation of a pulse shorter than the timer output during swiching. Figure 16 (a) gives an example of timing in the synchronous mode. Use of the synchronous mode allows generation of an EAROM clock input signal through the use of a simple program.

When ${\rm SM_5}$ is set to "1", the asynchronous mode is set. In this case, the output switching occurs directly after ${\rm SM_4}$ has been changed. Figure 16 (b) gives an example of timing in the asynchronous mode.




Fig.16 P6₀/T switching timing diagram

M50957-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

COMPARATOR CIRCUIT

The comparator circuit is shown in Figure 17. The comparator circuit consists of the switch tree, ladder resistor, comparator, comparator control circuit, comparator register (address 00FB₁₆), and analog signal input pin (P3₃/AN_{IN}). The analog input pin is common with the digital input/output terminal to the data bus.

The 5-bit comparator register can generate $1/16V_{CC}$ -step internal analog voltage, based on the settings of bits 0 to 3. Table 3 gives the relation between the descriptions of comparator register bits 0 to 3 and the generated internal anolog voltage. The comparator result of the analog input voltage and the internal analog voltage is stored in the comparator register, bit 4.

The data is compared by setting the directional register corresponding to board P3 $_3$ to "0" (board P3 $_3$ enters the input mode), to allow board P3 $_3$ /AN $_{\rm IN}$ to be used as the analog input pin. The digital value corresponding to the internal analog voltage to be compared is then written in the comparision register (address $00{\rm FB}_{16}$), bits 0 to 3. The voltage comparision starts as soon as the writing is completed. 4-cycle (required for comparating) later, the result of comparision is stored in the comparator register, bit 4. Bit 4 is "1" when analog input voltage > internal analog voltage and "0" when analog input voltage < internal analog voltage.

When voltage is compared to by setting bits 0 to 3 of the comparator register "0", bit 4 of the comparator register becomes "1" regardless of the analog input voltage.

Table 3 Relationship between the contents of comparator register and internal voltage

Comparator register		er		
bit 3	bit 2	bit 1	bit 0	Internal analog voltage
0	0	0	1 .	1/16V _{cc} -1/32V _{cc}
0	0	1	0 .	2/16V _{CC} -1/32V _{CC}
0	0	1	1	3/16V _{cc} -1/32V _{cc}
0	1	0	0	4/16V _{cc} -1/32V _{cc}
0	1	0	1	5/16V _{cc} -1/32V _{cc}
0	1	1	0	6/16V _{cc} -1/32V _{cc}
0	1	1	1	7/16V _{CC} -1/32V _{CC}
1	0	Ò	0	8/16V _{cc} -1/32V _{cc}
1	0	0	1	9/16V _{cc} -1/32V _{cc}
1	0	1	0	10/16V _{cc} -1/32V _{cc}
1	0	1	1	11/16V _{cc} -1/32V _{cc}
1	1	0	0	12/16V _{CC} -1/32V _{CC}
1	1	0	1	13/16V _{CC} -1/32V _{CC}
1	1	1	0	14/16V _{CC} -1/32V _{CC}
1	1	1	1	15/16V _{cc} -1/32V _{cc}




Fig.17 Comparator Circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

The M50957-XXXSP is reset according to the sequence shown in Figure 18. It starts the program from the address formed by using the content of address FFFF₁₆ as the high order address and the content of the address FFFE₁₆ as the low order address, when the RESET pin is held at "L" level for no less than 2 µs while the power voltage is between 4

and 5.5V and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 19.

An example of the reset circuit is shown in Figure 20. The reset input voltage must be kept below 0.6V until the supply voltage surpasses 4.0V.




Fig.18 Timing diagram at reset




Fig.19 Internal state of the microcomputer at reset




Fig.20 Example of reset circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

(1) Port P0

Port P0 is an 8-bit output port with high-breakdown voltage P-channel open drain outputs featuring a breakdown voltage of $V_{\rm CC}$ -36V. Each pin contains a pull-down resistor making $V_{\rm P}$ a negative power source. As shown in the memory map in Figure 1, port P0 is used on the zero page at address $00E0_{16}$ in memory.

Depending on the content of the processor mode bit (bits 0 and 1 of address $00FF_{16}$), four modes can be selected, single-chip mode, memory expanding mode, microprocessor mode, memory expanding mode, microprocessor mode, and eva-chip mode. Modes other than the single-chip mode also have functions as address output pins besides their original functions. For details, refer to the section on the processor mode.

(2) Port P1

Port P1 has the same functions as port P0 in the singlechip mode. In modes other than the single-chip mode, functions vary slightly. For details, see the section on the processor mode.

(3) Port P2

Port P2 is an 8-bit I/O port with N-channel open drain outputs As shown in Figure 1, port P2 is used at address 00E4₁₆ in the memory.

Port P2 has a data direction register (address 00E5₁₆ on zero page) and programming can be undertaken for an individual bit to use the port for input or output. The pins where the data direction register is programmed to "1" are for output and those where the register is programmed to "0" are for input.

The data written into the pin programmed as an output pin are written into the port latch and supplied directly to the output pin. When reading the data from a pin programmed as an output pin, it is not the output pin contents which are read but the port latch contents. Consequently, since an LED or other similar part is driven directly, the value output previously can be read correctly even if the low-level output voltage goes high. The pin programmed as an input pin remains floating, so external signals can be read. When data is written, it is written into the port latch only and the pin remains floating.

This port has the same functions as port P0 except for the single-chip mode. For details, see the section on the processor mode.

(4) Port P3

Apart from the fact that part of the pins are also used as serial input/output pins, analog input pin and timer 3 clock input pin, its functions are the same as those of port P2 in the single-chip mode. This port has the same functions as port P0 except in the single-chip mode. For details, see the section on the processor mode.

(5) Port P4

Port P4 has the same functions as port P0 in the singlechip mode. The functions of this port do not change regardless of though the processor mode.

(6) Port P5

Bits 0 and 1 of port P5 have the same functions as port P4

Bits 2 and 3 are exclusively used as inputs for mutual use as interrupt inputs. These pins feature hysteresis characteristics. These pins can also be used for fetching inputs even when being used as interrupt inputs.

The interrupt request bits (bit 7 and 1 of address $00FE_{16} = INT_1$ and INT_2 , respectively) are set to "1" when the inputs of ports $P5_3$ (INT_1) and $P5_2$ (INT_2) change. Depending on the contents of bits 4 and 5 of the PWM output mode register PM (address $00F5_{16}$), either a raising-edge interrupt or a falling-edge interrupt may be selected as the interrupt source. (Refer to Figure 14.)

Since interrupt input and normal input ports are used together in the M50957-XXXSP, unwanted noise may mistakenly cause interrupts. This problem can be overcome by programming.

When changing either bit 4 (PM₄) or bit 5 (PM₅) of the PWM output mode register, it is necessary for the interrupt request enable bit (either bit 6 or 0 of address 00FE₁₆) to be set to the interrupt disable condition ("0"). If this is not done, an interrupt will be generated when either PM₄ or PM₅ is changed.

Bits 4 through 7 of port P5 is a 4-bit input port.

(7) Port P6

Port P6 is a 6-bit I/O port having the same functions as Port P2. The output is CMOS three-state. Bit 0 is used in common with the timer output. Bits $1\sim3$ are used in common with PWMs $1\sim3$.

The functions of this port do not change, being the same as in the single-chip mode, even though the processor mode may change.

A block diagram of ports P0 through P6 are shown in Figure 21.

(8) Clock φ output pin

The clock frequency, divided by four, is output (X_{IN}) . However, in the low-speed mode 1/2 the clock frequency for timer (X_{CIN}) is output.






Fig.21 Block diagram of port P0 \sim P6 (single-chip mode) and output format of ϕ

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROCESSOR MODE

By changing the contents of the processor mode bit (bit 0 and 1 at address $00FF_{16})$, four different operation modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and evaluation chip (evachip) mode. In the memory expanding mode, microprocessor mode and eva-chip mode, ports $P0\,{\sim}\,P3$ can be used as multiplexed I/O for address, data and control signals, as well as the normal functions of the I/O ports.

Figure 23 shows the functions of ports P0~P3.

The memory map for the single-chip mode is illustrated in Figure 1 and for other modes, in Figure 22.

By connecting CNV_{SS} to V_{SS} , all four modes can be selected through software by changing the processor mode bits. Connecting CNV_{SS} to V_{CC} automatically forces the microcomputer into microprocessor mode. Supplying 10V to CNV_{SS} places the microcomputer in the eva-chip mode. The four different modes are explained as follows:




Fig.22 Example memory area in processor mode

(1) Single-chip mode [00]

The microcomputer will automatically be in the single-chip mode when started from reset, if CNV_{SS} is connected to $\text{V}_{SS}.$ Ports P0 \sim P3 will work as original I/O ports.

(2) Memory expanding mode [01]

The microcomputer will be placed in the memory expanding mode when CNV_{SS} is connected to V_{SS} and the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient.

The lower 8 bits of address data for port P0 is output when ϕ goes to "H" state. When ϕ goes to the "L" state. P0 retains its original output functions.

Port P1's higher 8 bits of address data are output when ϕ goes to "H" state and as it changes back to the "L" state it retains its original output functions. Port P2 retains its original output functions while ϕ is at the "H" state, and works as a data bus of $D_7 \sim D_0$ (including instruction code) while at the "L" state. Pins P3₁ and P3₀ output the SYNC and R/W control signals, respectively while ϕ is in the "H" state. When in the "L" state, P3₁ and P3₀ retain their original I/O function.

The R/W output is used to read/write from/to the outside. When this pin is in the "H" state, the CPU reads data, and when in the "L" state, the CPU writes data. The SYNC is a synchronous signal which goes to the "H" state when it fetches the OP CODE.

(3) Microprocessor mode [10]

After connecting CNV $_{\rm SS}$ to V $_{\rm CC}$ and initiating a reset, the microcomputer will automatically default to this mode.

In this mode, port P0 and P1 are used as the system address bus and the original function of the I/O pins is lost. Port P2 becomes the data bus $(D_7 \sim D_0)$ and loses its normal output functions. Port P3₁ and P3₀ become the SYNC and R/\overline{W} pins, respectively and the normal I/O functions are lost.

(4) Eva-chip mode (11)

When 10V is supplied to CNV_{SS} pin, the microcomputer is forced into the eva-chip mode. The main purpose of this mode is to evaluate ROM programs prior to masking them into the microcomputer's internal ROM. In this mode, the internal ROM is inhibited so the external memory is required.

This mode has almost the same function as the memory expanding mode except that it needs to attach all program memories to the outside.

The relationship between the input level of CNV_{SS} and the processor mode is shown in Table 2.






Fig.23 Processor mode and functions of ports P0~P3

Table 4 Relationship between CNVss pin input level and processor mode

CNVss	Mode	Explanation		
V _{ss}	Single-chip mode Memory expanding mode Eva-chip mode Microprocessor mode	The single-chip mode is set by the reset. All modes can be selected by changing the processor mode bit with the program.		
V _{cc}	Eva-chip mode Microprocessor mode	The microprocessor mode is set by the reset. Eva-chip mode can be also selected by changing the processor mode bit with the program.		
10V	Eva-chip mode	Eva-chip mode only.		

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATING CIRCUIT

The M50957-XXXSP has two internal clock generating circuits. Figure 26 shows a block diagram of the clock generating circuits. Normally, the frequency applied to the clock input pin $X_{\rm IN}$ divided by four is used as the internal clock (timing output) ϕ . Bit 7 of serial I/O mode register can be used to switch the internal clock ϕ to 1/2 the frequency applied to the clock input pin $X_{\rm CIN}$.

Figure 24 shows a circuit example using a ceramic (or crystal) oscillator. Use the manufacturer's recommended values for constants such as capacitance which will differ depending on each oscillator. When using an external clock signal, input from the $X_{IN}(X_{CIN})$ pin and leave the X_{OUT} (X_{COUT}) pin open. A circuit example is shown in Figure 25. The M50957-XXXSP has two low power dissipation modes; stop and wait. The microcomputer enters a stop mode when the STP instruction is executed. The oscillator (both X_{IN} clock and X_{CIN} clock) stops with the internal clock ϕ held at "H" level. In this case timer 2 and timer 3 are forcibly connected and $\phi/4$ is selected as timer 2 input. When restarting oscillation, FF16 is automatically set in timer 2 and 07₁₆ in timer 3 in order to enable the oscillator to stabilize. Before executing the STP instruction, the timer 2 count stop bit must be set to supply ("0"), timer 2 interrupt enable bit and timer 3 interrupt enable bit must be set to disable ("0"). and timer 3 interrupt request bit must be set to no request

Oscillation is restarted (release the stop mode) when INT_1 , INT_2 , or serial I/O interrupt is received. The interrupt enable bit of the interrupt used to release the stop mode must be set to "1". When restarting oscillation with an interrupt, the internal clock ϕ is held "H" until timer 3 overflows and is not supplied to the CPU. When oscillation is restarted by reset, "L" level must be kept to the RESET pin until the oscillation stabilizes because no wait time is generated.

The microcomputer enters a wait mode when the WIT instruction is executed. The internal clock ϕ stops at "H" level, but the oscillator does not stop. ϕ is re-supplied (wait mode release) when the microcomputer is reset or when it recieves an interrupt.

Instructions can be executed immediately because the oscillator is not stopped. The interrupt enable bit of the interrupt used to reset the wait mode must be set to "1" before executing the WIT instruction.

Low power dissipation operation is also achieved when the X_{IN} clock is stopped and the internal clock ϕ is generated from the X_{CIN} clock (200 μ A or less at $f(X_{\text{CIN}})=32\text{kHz})$. X_{IN} clock oscillation is stopped when the bit 6 of serial I/O mode register (address 00F6₁₆) is set and restarted when it is cleared. However, the wait time until the oscillation stabilizes must be generated with a program when restarting. An "L" level must be kept to the RESET pin unit the oscillation stabilizes when resetting while the X_{IN} clock is stopped. Figure 27 shows the transition of states for the system clock.




Fig.24 Example ceramic resonator circuit




Fig.25 Example clock input circuit




Fig.26 Block diagram of clock denerating circuit




Fig.27 Transition of states for the system clock

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

≪An example of flow for system

he clock only Normal operation

Operation on the clock function only

Return from clock function

RAM backup function

Return from RAM backup function

```
Power on reset
Clock X and clock for clock function X<sub>c</sub> oscillation
Internal system clock start (X \rightarrow 1/4 \rightarrow \phi)
Program start from RESET vector
             Normal program
                                       ←Operating at 4 MHz
Internal clock \phi source switching X(4 MHz)\rightarrowX<sub>CLK</sub>(32, 768kHz)(SM<sub>7</sub>: 0 \rightarrow 1)
Clock X halt(Xc in operation)
Internal clock halt(WIT instruction)
Timer 3 (clock count) overflow
Internal clock operation start (WIT instruction released)
             Clock processing routine
                                                 ← Operating at 32, 768kHz
Internal clock halt (WIT instruction)
Interrupts from INT<sub>1</sub>, timer 2, timer 1 or serial I/O, INT<sub>2</sub>
Internal clock operation start (WIT instruction released)
Program start from interrupt vector
Clock X oscillation start
             Oscillation rise time routine (software)
                                                                  ←Operating at 32, 768kHz
Internal clock \phi source switching (X_C \rightarrow X)(SM_7 : 1 \rightarrow 0)
             Normal program
                                       →Operating at 4MHz
             STP instruction preparation (pushing registers)
             Timer 2, timer 3 interrupt disable, timer 3 interrupt no request (IM_4 = 0, TM_6 = 0, TM_7 = 0)
             Timer 2 count stop bit resetting (TM_5 = 0)
             Clock X and clock for clock function X<sub>C</sub> halt (STP instruction)
             RAM backup status
Interrupts from INT<sub>1</sub>, serial I/O, INT<sub>2</sub>
Clock X and clock for clock function X<sub>C</sub> oscillation start
Timer 3 overflow (\stackrel{\checkmark}{X}/16 \text{ or } X_{\text{C}}/8 \rightarrow \text{timer } 2 \rightarrow \text{timer } 3) (Automatically connected by the hardware)
Internal system clock start (X \rightarrow 1/4 \rightarrow \phi)
Program start from interrupt vector
             Normal program
```



M50957-XXXSP/FP M50959-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROGRAM NOTES

- The frequency ratio of the timer and the prescaler is 1/ (n+1).
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) When \$\psi/4\$ or it divided by timer are used as clock for timer, the contents of the timer can be read at voluntary timing.
 - However, when an other clock (except above clocks) is input to timer, read the contents of timer either while the input of the timer is not changing or after timer count is stopped.
- (4) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (5) A NOP instruction must be used after the execution of a PLP instruction.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mark specification form
- (3) ROM data ····· EPROM 3 sets

Write the following option on the mask confirmation form

(1) ϕ output stop option



M50957-XXXSP/FP M50959-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3~7	V
V _P	Pull-down input voltage	·	V _{cc} -40~V _{cc} +0.3	V.
Vı	Input voltage, P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₂ , P3 ₄ ~P3 ₇ CNV _{SS} , P5 ₂ /INT ₂ , P5 ₃ /INT ₁		-0.3~13	٧
Vı	Input voltage, RESET, X _{IN} , X _{CIN}	With respect to V _{SS} .	-0.3~7	V
V _I	Input voltage, P6 ₀ ~P6 ₅ , P3 ₃	Output transistors cut-off.	-0.3~V _{cc} +0.3	V
Vı	Input voltage, P5 ₄ ~P5 ₇	·	-0.3~13	V
Vo	Output voltage, P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₂ , P3 ₄ ~P3 ₇] '	-0.3~13	V
Vo	Output voltage, P6 ₀ ~P6 ₅ , X _{OUT} , X _{COUT} , ϕ , P3 ₃		-0.3~V _{cc} +0.3	V
Vo	Output voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ , P5 ₁		V _{cc} -40~V _{cc} +0.3	V
Pd	Power dissipation	T _a = 25℃	1000(Note 1)	mW
Topr	Operating temperature		-10~70	°C
Tstg	Storage temperature		-40~125	°C

Note 1: 600mW for QFP types.

RECOMMENDED OPERATING CONDITIONS (V_{cc}=5V±10%, T_a=-10~70°C, unless otherwise noted)

Symbol	Parameter			Limits			
Symbol	Paramete		Min.	Nom.	Max.	Unit	
Vcc	Supply voltage	f _(XIN) =4. 2MHz	4	5	5.5	V .	
VCC	Supply voltage	f _(X_{IN}) =less than1MHz	3	5	5.5	V	
V _P	Pull-down supply voltage		V _{cc} -38		V _{CC}	V	
V _{ss}	Supply voltage			0	l	V	
V _{IH}	"H" input voltage $P2_0 \sim P2_7$, $P3_0$ $P5_2/INT_2$, $P5_3$	~P3 ₇ , CNV _{SS} (Note 2) /INT ₁ , P6 ₀ ~P6 ₅	0.75V _{cc}		Vcc	V	
V _{IH}	"H" input voltage $\overline{\text{RESET}}$, X_{IN} ,	X _{CIN}	0.8V _{cc}		Vcc	V	
V _{IH}	"H" input voltage P54~P57		0.4V _{cc}		Vcc	V	
VIL	"L" input voltage $P2_0 \sim P2_7$, $P3_0$ $P5_2/INT_2$, $P5_3$.	~P3 ₇ , CNV _{SS} /INT ₁ , P6 ₀ ~P6 ₅	0		0.25V _{CC}	V	
VIL	"L" input voltage RESET		0		0.12V _{cc}	٧	
VIL	"L" input voltage X _{IN} , X _{CIN}		0		0.16V _{cc}	٧.	
VIL	"L" input voltage P54~P57		0		0.12V _{CC}	٧	
I _{OH} (sum)	"H" sum output current $P0_0 \sim P0_0$ P5 ₀ , P5				-120	mA	
I _{OH} (sum)	"H" sum output current P60~P6) ₅			-5	mA	
loL(sum)	"L" sum output current P20~P2	7, P3 ₀ ∼P3 ₇		4	50	mA	
I _{OL} (sum)	"L" sum output current P60~P6	5			5	mA	
I _{он(peak)}	"H" peak output current P00~F	204			-40	mA	
I _{он(peak)}	"H" peak output current P05~F	°0 ₇ , P1 ₀ ∼P1 ₇			-30	mA	
I _{OH} (peak)	"H" peak output current P40~F	4 ₇ , P5 ₀ , P5 ₁			-30	mA	
I _{OH} (peak)	"H" peak output current P60~P	¹ 6 ₅			-3	mA	
I _{OL} (peak)	"L" peak output current P20~P	2 ₇ , P3 ₀ ∼P3 ₇			15	mA	
I _{OL} (peak)	"L" peak output current P60~P	65			3	mA	
I _{OH} (avg)	"H" average output current P00	~P0₄			-18	mA	
I _{он(avg)}	"H" average output current P05	~P0 ₇ , P1 ₀ ~P1 ₇			-18	mA	
I _{он(avg)}	"H" average cutput current P40	~P47, P50, P51			-12	mA	
I _{он(avg)}	"H" average output current P6 ₀ ~P6 ₅				-1.5	mA	
I _{OL(avg)}	"L" average output current P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P6 ₀ ~P6 ₅				10	′ mA	
I _{oL(avg)}	"L" average output current P60~F	P6 ₅			1.5	mA	
	Timer 3 counter clock input	f _(X N) =4. 2MHz			500	kHz	
f(P3 ₂ /CNTR)	oscillation frequency (Note 3)	f _(XIN) =1MHz			100	kHz	
$f_{(x_{ N})}$	Clock input oscillating frequence	y (Note 3, 4, 6)			4.2	MHz	
f _(XGIN)	Clock oscillating frequency for	clock function			500	kHz	

Note 2: High-level input voltage of up to +12V may be applied to permissible for ports P2₀~P2₇, P3₀~

P32, P34~P37, CNVSS, P52 and P53.

3: Oscillation frequency is at 50% duty cycle.

When used in the low-speed mode, the timer clock input frequency should be $f_{(XIN)} < f_{(XIN)}/3$.

When used in the low-speed incost, the timer clock input requests 5 strate 55 (Xin) = 1.(Xin)
 The average output current lo_L(avg) and l_{OH}(avg) are in period of 100ms.
 When external clock input is used, the timer clock input frequency should be f_(XCIN) ≤ 50kHz.



M50957-XXXSP/FP M50959-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 4MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min.	Тур.	Max.	Unit	
V _{OH}	"H" output voltage P6 ₀ ~P6 ₅		I _{OH} =-0.5mA	V _{cc} -0.4			V
V _{OH}	"H" output voltage φ		I _{OH} =-2.5mA	V _{cc} -2			٧ .
V _{OH}	"H" output voltage P00	~P0 ₇ , P1 ₀ ~P1 ₇	I _{OH} =-18mA	V _{cc} -2			V
V _{OH}	"H" output voltage P40	~P4 ₇ , P5 ₀ , P5 ₁	I _{OH} =-12mA	V _{cc} -2			V
VoL	"L" output voltage P20	~P2 ₇ , P3 ₀ ~P3 ₇	I _{OL} =10mA			2	V
VoL	"L" output voltage P60	~P6 ₅	I _{OL} =0.5mA			0.4	٧
VoL	"L" output voltage ∮	•	I _{OL} =2.5mA			2	V
$V_{T+}-V_{T-}$	Hysteresis P52/INT2, P	5 ₃ /INT ₁		0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis RESET				0.5	0.7	٧
$V_{T+}-V_{T-}$	Hysteresis P3 ₂		When used as CNTR input	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis P3 ₆		When used as CLK input	0.3		1	V
I _{IL}	"L" input current P20~	P2 ₇ , P3 ₀ ~P3 ₇	V _I =0V		,	-5	μА
I _{IL}	"L" input current P60~	P6 ₅	V _i =0V			-5	μА
I _{IL}	"L" input current P54~	P5 ₇	V _I =0V			-5	μА
I _{IL}	"L" input current RESE	T, X _{IN} , X _{CIN}	V _I =0V			-5	μА
IIL	"L" input current P52/II	NT ₂ , P5 ₃ /INT ₁	V _I =0V		-	-5	μА
		P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇	V _I =5V			5	μА
Іін	"H" input current P20~P27, P30~P32, P34~P37		V ₁ =12V			12	μΑ
I _{IH}	"H" input current P60~P65		V _i =5V			5	μΑ
			V _I =5V			5	μА
I _{IH} .	"H" input current P54~	P5 ₇	V _I =12V			12	μА
I _{IH}	"H" input current RESE	T, X _{IN} , X _{CIN}	V _i =5V			5	μА
			V _i =5V			5	μΑ
I _{IH}	"H" input current P52/I	NT ₂ , P5 ₃ /INT ₁	V _I =12V			12	μА
I _{LOAD}		P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ , P5 ₁	V _P =V _{CC} -36V, V _{OL} =V _{CC}	150	500	900	μА
ILEAK	"L" output current	P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ , P5 ₁	V _P =V _{CC} -38V, V _{OL} =V _{CC} -38V			30	μА
VRAM	RAM retention voltage		at clock stop	2		5.5	V
			Output pins open (output OFF)				
٠,			V _P =V _{CC} , V _P =V _{SS} Input and I/O pins all at V _{SS}		4	8	mA
			X _{IN} =4MHz (system operation)				
	,		ditto (at comparator mode)		5	10	mA
		•	ditto (at wait mode)		1		mA
Icc	Supply current		X _{IN} -X _{OUT} stop				
	,,,,	•	X _{CIN} =32kHz (at system operation) all other		60	200	μΑ
	,		conditions same as above.				•
			ditto (at wait mode)		40		μА
			Oscillation all stopped. T _a =25℃			1	μА
			(at STOP mode) T _a =70℃			10	μА

M50957-XXXSP/FP M50959-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

COMPARATOR CHARACTERISTICS ($v_{cc}=5v\pm10\%$, $v_{cc}=0v$, $t_a=25$ °C, $t_{(X_{IN})}=4MHz$)

December		Unit		
Parameter	Min.	Тур.	Max.	Unit
Resolution	_		(1/16)V _{CC}	V
Internal analog voltage error		_	±(1/16)V _{CC}	٧
Analog input voltage	0	_	Vcc	V




Fig.28 Supply current test circuit

M50957-XXXSP/FP M50959-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS

Single-chip mode ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{N})} = 4MHz$, unless otherwise noted)

Comple of	Parameter	Limits			N I I all
Symbol		Min.	Тур.	Max.	Unit
tsu (P2D-ø)	Port P2 input setup time	270			ns
tsu (P3D-ø)	Port P3 input setup time	270			ns
tsu (P5D-ø)	Port P5 ₂ /INT ₂ , P5 ₃ /INT ₁ input setup time	270			ns .
tsu (P5D-ø)	Port P5 ₄ ~P5 ₇ input setup time	270			ns
tsu (P6D-ø)	Port P6 input setup time	270			ns
th (ø-P2D)	Port P2 input hold time	20			ns
th (ø-P3D)	Port P3 input hold time	20			ns
th (ø-P5D)	Port P5 ₂ /INT ₂ , P5 ₃ /INT ₁ input hold time	20			ns
th (ø-P5D)	Port P5 ₄ ~P5 ₇ input hold time	50			ns
th (ø-P6D)	Port P6 input hold time	20			ns
tc(x _{IN}).	External clock input cycle time (X _{IN} input)	235			ns
tw(xIN)	External clock input pulse width (X _{IN} input)	75			ns
t _{C(XCIN)}	External clock input cycle time (X _{CIN})	2.0			ms
t _{W(x_{CIN})}	External clock input pulse width (X _{CIN})	1.0			ms
tr	External clock rise time			25	ns
tf	External clock fall time			25	ns

Memory expanding mode and eva-chip mode

 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, T_a = 25\%, f_{(X_{IN})} = 4MHz, unless otherwise noted)$

Symbol	Parameter				
		Min.	Тур.	Max.	Unit
tsu (P2D-ø)	Port P2 input setup time	270			ns
th (ø-P2D)	Port P2 input hold time	20			ns

$\begin{tabular}{ll} \textbf{Microprocessor} & \textbf{mode} \ (V_{\text{CC}} = 5V \pm 10\%, \ V_{\text{SS}} = 0V, \ T_{\textbf{a}} = 25 \columnwidth^{\circ} \ (X_{\text{IN}}) = 4MHz, \ unless \ otherwise \ noted) \\ \end{tabular}$

Symbol	Dezemblez		Limits			
	Parameter	Min.	Тур.	Max.	Unit	
tsu (P2D-ø)	Port P2 input setup time	. 270			ns	
th (ø-P2D)	Port P2 input hold time	20			ns	

M50957-XXXSP/FP M50959-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SWITCHING CHARACTERISTICS

Single-chip mode ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 4MHz$, unless otherwise noted)

Cumbal	Parameter	Took one dikings	Limits			11-14
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
td(≠P0Q)	Port P0 data output delay time	Fig. 30			230	ns
t _{d(∲-P1Q)}	Port P1 data output delay time	- Fig. 30			230	ns
td(ø-P2Q)	Port P2 data output delay time	Fig. 29			230	ns
t _{d(\$\phi_P3Q)}	Port P3 data output delay time	Fig. 25			230	ns
td(ø-P4Q)	Port P4 data output delay time	Fig. 30			230	ns
td(\$\phi_P5Q)	Port P5 data output delay time	Fig. 30			230	ns
td(#-P6Q)	Port P6 data output delay time	Fig. 29			230	ns

Memory expanding mode and eva-chip mode

 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, T_a = 25\%, f_{(X_{IN})} = 4MHz, unless otherwise noted)$

		Took and division	Limits			11-24	
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
td(ø-POA)	Port P0 address output delay time				250	ns	
td(ø-POAF)	Port P0 address output delay time				250	ns	
td(ø-PoQ)	Port P0 data output delay time				200	ns	
td(ø-POQF)	Port P0 data output delay time				200	ns	
td(ø-P1A)	Port P1 address output delay time				250	ns	
td(ø-P1AF)	Port P1 address output delay time]			250	ns	
td(ø-P1Q)	Port P1 data output delay time				200	ns	
td(ø-P1QF)	Port P1 data output delay time].			200	ns	
t _{d(ø-P2Q)}	Port P2 data output delay time	Fig.29			300	ns	
td(ø-P2QF)	Port P2 data output delay time	Fig.30			300	ns	
t _{d(ø-R/W)}	R/W signal output delay time				250	ns	
td(ø-R/₩F)	R/W signal output delay time	1			250	ns	
t _{d(ø-P30Q)}	Port P3 ₀ data output delay time				200	ns	
td(ø-P3nQF)	Port P3 ₀ data output delay time				200	ns	
td(¢-sync)	SYNC signal output delay time				250	ns	
td(ø-synce)	SYNC signal output delay time				250	ns	
td(ø-P31Q)	Port P3 ₁ data output delay time	7			200	ns	
td(ø-P31QF)	Port P3 ₁ data output delay time				200	ns	

Microprocessor mode ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 4MHz$, unless otherwise noted)

0	Parameter	T4	Limits			T
Symbol		Test conditions	Min.	Тур.	Max.	Unit
t _{d(ø-P0A)}	Port P0 address output delay time				250	ns
td(ø-P1A)	Port P1 address output delay time				250	ns
td(#-P2Q)	Port P2 data output delay time	Fig.29			300	ns
td(ø-P2QF)	Port P2 data output delay time	Fig.30			300	ns
td(ø-R/₩)	R/W signal output delay time				250	ns
td(ø-sync)	SYNC signal output delay time				250	ns




Fig.29 Port P2, P3, P6 test circuit






Fig.30 Port P0, P1, P4, P5 test circuit




M50957-XXXSP/FP M50959-XXXSP/FP



M50957-XXXSP/FP M50959-XXXSP/FP



M50957-XXXSP/FP M50959-XXXSP/FP



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M50964-XXXSP and the M50963-XXXSP are single-chip microcomputers designed with CMOS silicon gate technology. All are housed in a 64-pin shrink plastic molded DIP (flat package type also available).

These single-chip microcomputers are useful for business equipment and other consumer applications.

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

The differences between the M50964-XXXSP and the M50963-XXXSP are noted below. The following explanations apply to the M50964-XXXSP.

Specification variations for other chips are noted accordingly.

The differences between the M50964-XXXSP and the M50964-XXXFP are the package outline and power dissipation ability (absolute maximum ratings).


Type name	ROM size
M50964-XXXSP	6144bytes
M50963-XXXSP	10240bytes

DISTINCTIVE FEATURES

•	Number of ba	sic instructions······ 69
•	Memory size	ROM6144 bytes (M50964-XXXSP)
		10240 bytes (M50963-XXXSP)
		RAM······160 bytes
•	Instruction exe	ecution time
	······2µs (minimum instructions, at 4MHz frequency)
•	Single power	supply f(X _{IN})=4MHz······5V±10%
•	Power dissipa	tion
	normal oper	ation mode (at 4MHz frequency)····15mW
9		sting ······80 levels (Max.)
•		7 types, 5 vectors
•	8-bit timer ·····	4
•		e I/O ports (Ports P0, P1, P2, P3, P4)···· 40
•	Input ports (P	ort P5)·····8
•	Output ports (Port P6)4
•		oit)1
•	A-D converter	8-bit successive approximation
•	D-A converter	
•	8-bit PWM fur	nction
•	Watchdog tim	er

APPLICATION

Office automation equipment VCR, Tuner, Audio-visual equipment




SINGLE

-CHIP

8-BIT

CMOS

MICROCOMPUTER





M50964-XXXSP/FP M50963-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M50964-XXXSP

	Parameter		Functions		
Number of basic instructions			69		
Instruction execution time			2μs (minimum instructions, at 4MHz frequency)		
Clock frequency			4MHz		
Memory size	ROM		6144bytes		
Welliory Size	RAM		160bytes		
	INT ₁	Input	1-bit×1		
Input/Output north	P0, P1, P2, P3, P4	1/0	8-bit×5 (a part of P3 is common with serial I/O, timer I/O, and interrupt input)		
Input/Output ports	P5	Input	8-bit×1		
	P6	Output	4-bit×1 (a part of P6 is in common with external trigger output pin)		
Serial I/O			8-bit×1		
Timers			8-bit prescaler×3+8-bit timer×4		
A-D conversion			8-bit×1 (6 channels)		
D-A conversion			5-bit×1		
Pulse width modulator			8-bit×1		
Watchdog timer			15-bit×1		
Subroutine nesting			80 levels (max)		
Interrupts			Two external interrupts, Three internal timer interrupts		
Clock generating circuit			Built-in (ceramic or quartz crystal oscillator)		
Supply voltage			5V±10%		
Power dissipation	at high-speed operation		15mW (at 4MHz frequency)		
Input/Output characteristics	Input/Output voltage		12V (Ports P0, P1, P3, P4, P5, P6, INT ₁)		
input/Output characteristics	Output current		5mA (Ports P0, P1, P2, P3, P4)		
Memory expansion			Possible		
Operating temperature range)		′-10~70℃		
Device structure			CMOS silicon gate process		
Package	M50964-XXXSP/M50963-	-XXXSP	64-pin shrink plastic molded DIP		
rackage	M50964-XXXFP/M50963-	-XXXFP	72-pin plastic molded QFP		

M50964-XXXSP/FP M50963-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V±10% to V _{CC} , and 0V to V _{SS} .
CNVss	CNV _{SS}		This is usually connected to V _{SS} .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a
Хоит	Clock output	Output	quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the clock source should be connected the X_{IN} pin and the X_{OUT} pin should be left open.
φ	Timing output	Output	This is the timing output pin.
ĪNT ₁	Interrupt input	Input	This is the highest order interrupt input pin.
AV _{SS}	Voltage input for A-D and A-D	÷ .	This is GND input pin for the A-D and D-A converters.
V _{REF}	Reference voltage input	Input	This is reference voltage input pin for the A-D and D-A converters.
D-A	D-A output	Output	This is output pin from the D-A converter.
PWM	PWM output	Output	This is output pin from the pulse width modulator. The output structure is N-channel open drain.
P0 ₀ ~P0 ₇	I/O port P0	1/0 '	Port P0 is an 8-bit I/O port with directional register allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open drain.
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The output structure is N-channel open drain.
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0, but the output structure is CMOS output.
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. When serial I/O is used, P3 ₇ , P3 ₆ , P3 ₅ , and P3 ₄ work as $\overline{S_{RDY}}$, CLK, S _{OUT} , and S _{IN} pins, respectively. Also P3 ₃ and P3 ₂ work as CNTR pin and the lowest interrupt input pin ($\overline{INT_2}$), respectively.
P4 ₀ ~P4 ₇	I/O port P4	1/0	Port P4 is an 8-bit I/O port and has basically the same functions as port P0. P4 ₂ ~P4 ₇ work as analog input port AN ₂ ~AN ₇ .
P5 ₀ ~P5 ₇	Input port P5	Input	Port P5 is an 8-bit input port. P5 ₄ ~P5 ₇ can be used as the edge sense inputs.
P6 ₀ ~P6 ₃	Output port P6	Output	Port P6 is an 4-bit Output port. At external trigger output mode, P6 ₀ and P6 ₁ are in common with the trigger input pin (T) and the trigger output pin (Q), respectively. The output structure is N-channel open drain.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

MEMORY

A memory map for the M50964-XXXSP is shown in Figure 1. Addresses E800₁₆ to FFFF₁₆ are assigned to the built-in ROM area which consists of 6144 bytes (Address D800₁₆ to FFFF₁₆ are assigned for the built-in ROM area which consists of 10240 bytes for M50963-XXXSP).

Addresses FF00₁₆ to FFFF₁₆ are a special address area (special page). By using the special page addressing mode of the JSR instruction, subroutines addressed on this page can be called with only 2 bytes. Addresses FFF4₁₆ to

FFFF₁₆ are vector addresses used for the reset and interrupts (see interrupt chapter). Addresses 0000₁₆ to 00FF₁₆ are the zero page address area. By using the zero page addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required. The RAM, I/O port, timer, etc., are assigned to this area.

Addresses 0000_{16} to $009F_{16}$ are assigned to the built-in RAM and consist of 160 bytes of static RAM. In addition to data storage, this RAM is used for the stack during subroutine calls and interrupts.




Fig.1 Memory map

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 2.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the micro-computer. Data operations such as data transfer, Input/Output, etc., are executed mainly through accumulator.

INDEX REGISTER X (X)

The index register X is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register X, specifies the real address. When the T flag in the processor status register is set to "1", the index register X itself becomes the address for the second OPERAND.

INDEX REGISTER Y (Y)

The index register Y is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register Y specifies the real address.




Fig.2 Register structure

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

STACK POINTER (S)

The stack pointer (S) is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subroutine calls. The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

The location of the stack can be determined by the stack page bit (bit 4 at address $00FF_{16}$). When bit 4 is "0" and the contents of the stack pointer is XX_{16} , the stack address is set to $00XX_{16}$. When bit 4 is "1", the stack address is set to $01XX_{16}$. When using this microcomputer in the single-chip mode, the stack page bit must be "0" and the stack pointer should be set at the bottom address of the internal RAM

When an interrupt occurs, the higher 8 bits of the program counter are pushed into the stack first, and then the lower 8 bits of the program counter are pushed into the stack. After each byte is pushed into the stack, the stack pointer is decremented by one. Next, the contents of the processor status register are pushed into the stack. When the return from interrupt instruction (RTI) is executed, the program counter are processor status register data is pulled off the stack in reverse order from above.

The Accumulator is never pushed into the stack automatically. A Push Accumulator instruction (PHA) is provided to execute this function. Restoring the Accumulator to its previous value is accomplished by the Pull Accumulator instruction (PLA). It is executed in reverse order of the PHA instruction.

The contents of the Processor Status Register (PS) are pushed (pulled) to (from) the stack with the PHP and PLP instructions, respectively. Only the program counter is pushed into the stack during a subroutine call. Therefore, any registers that should not be destroyed should be pushed into the stack manually. The RTS instruction is used to return from a subroutine.

PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L . The program counter is used to indicate the address of the next instruction to be executed.

PROCESSOR STATUS REGISTER (PS)

The processor status register is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flag (C), Zero flag (Z), Overflow flag (V) or the Negative flag (N). Each bit of the register is explained below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic and Logical operation Unit (ALU) immediately after an operation. It also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting and clearing this flag.

2. Zero flag (Z)

This flag is used to indicate if the immediate operation generated a zero result or not. If the result is zero, the zero flag will be set to "1". If the result is not zero, the zero flag will be set to "0".

3. Interrupt disable flag (I)

This flag is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is set to "0", the operations are executed in binary. Decimal correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

When the BRK instruction is executed, the same operations are performed as in an interrupt. The address of the interrupt vector of the BRK instruction is the same as that of the lowest priority interrupt. The contents of the B flag can be checked to determine which condition caused the interrupt. If the BRK instruction caused the interrupt, the break flag will be "1", otherwise it will be "0".

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i.e., operation results between memories 1 and 2 are stored in the accumulator). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the index X mode flag, respectively.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a signed binary number. When the result exceeds +127 or -128, the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the overflow flag. The overflow flag is reset by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is set to "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the negative flag. There are no instructions for directly setting or resetting the negative flag.

Table 1 Interrupt vector address and priority

Interrupt	Priority	Vector address
RESET	1	FFFF ₁₆ , FFFE ₁₆
INT ₁	2	FFFD ₁₆ , FFFC ₁₆
Timer X	3	FFFB ₁₆ , FFFA ₁₆
Timer 1	4	FFF9 ₁₆ , FFF8 ₁₆
Timer 2 or serial I/O	5	FFF7 ₁₆ , FFF6 ₁₆
INT ₂ (BRK)	6	FFF516, FFF416

INTERRUPT

The M50964-XXXSP can be interrupted from seven sources; $\overline{INT_1}$, timer X, timer 1, timer 2/serial I/O, or $\overline{INT_2}$ / BRK instruction

However, the $\overline{INT_2}$ pin is used with port P3₂ and the corresponding directional register bit should be set to "0" when P3₂ is used as an interrupt input pin.

The value of bit 2 of the serial I/O mode register (address $00F6_{16}$) determine whether the interrupt is from timer 2 or from serial I/O. When bit 2 is "0" the interrupt is from timer 2, and when bit 2 is "1" the interrupt is from serial I/O. Also, when the bit 2 is "1", parts of port P3 are used for serial I/O. These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same functions as the interrupts.

When an interrupt is accepted, the contents of certain registers are pushed into specified locations, (as discussed in the stack pointer section) the interrupt disable flag I is set, the program jumps to the address specified by the interrupt vector, and the interrupt request bit is cleared automatically. The reset interrupt is the highest priority interrupt and can never be inhibited. Except for the reset interrupt, all interrupt are inhibited when the interrupt disable flag I is set to "1". All of the other interrupts can further be controlled individually via the interrupt control register shown in Figure




Fig.3 Interrupt control



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

3. An interrupt is accepted when the interrupt enable bit and the interrupt request bit are both "1" and the interrupt disable flag is "0".

The interrupt request bits are set when the following conditions occur:

- (1) When the $\overline{INT_1}$ or $\overline{INT_2}$ pins go from "H" to "L"
- (2) When the contents of timer X, timer 1, timer 2 (or the serial I/O counter) go to "0"

These request bits can be reset by the program but can not be set by the program. However, the interrupt enable bit can be set and reset by the program.

Since the BRK instruction and the $\overline{\text{INT}_2}$ interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if $\overline{\text{INT}_2}$ generated the interrupt.

TIMER

The M50964-XXXSP has three timers; timer X, timer 1, timer 2 and timer 3. Since P3 (in serial I/O mode) and timer 2 use some of the same architecture, they cannot be used at the same time (see serial I/O section). Timer X has four modes which can be selected by bit 2 and 3 of the timer control register. When the timer X count stop bit (bit 5) is set to "1", the timer X will stop regardless of which mode it is in. A block diagram of timer X, timer 1, timer 2 and timer 3 is shown in Figure 4.

The $P3_3/CNTR$ pin cannot be used as CNTR when $P3_3$ is being used in the normal I/O mode.

Timer 1 and timer 2 share with a prescaler. This prescaler has an 8-bit programmable latch used as a frequency divider. The division ratio is defined as 1/(n+1), where n is the decimal contents of the prescaler latch. All four timers are down-count timers which are reloaded from the timer latch following the zero cycle of the timer (i.e. the cycle after the timer counts to zero).

The timer interrupt request bit is set to "1" during the next clock pulse after the timer reaches zero. The interrupt and timer control registers are located at addresses 00FE₁₆ and 00FF₁₆, respectively (see Interrupt section). The prescaler latch and timer latch can be loaded with any number.

The four modes of timer X as follows:

- (1) Timer mode (00)
 - In this mode the clock is driven by the oscillator frequency divided by 16. When the timer down-counts to zero, the timer interrupt request bit is set to "1" and the contents of the timer's latch is reloaded into the timer and the counting begins again.
- (2) Pulse output mode [01] In this mode, the polarity of the CNTR signal is reversed each time the timer down-counts to zero.
- (3) Event counter mode [10] This mode operates in the same manner as the timer mode except, the clock source is input to the CNTR pin. This mode will allow an interrupt to be generated

whenever a specified number of external events have been generated. The timer down-counts every rising edge of the clock source.

(4) Pulse width measurement mode [11]

This mode measures the pulse width (between lows) input to the CNTR pin. The timer, driven by the oscillator frequency divided by 16, continues counting during the low cycle of the CNTR pin. When the timer contents reaches "0", the interrupt request bit is set to "1", the timer's reload latch is reloaded and the counting resumes.

The structure of the timer control register is shown in Figure 5.

When the STP instruction is executed, or after reset, the prescaler and timer latch are set to FF₁₆ and 01₁₆, respectively. Also, when the STP instruction is executed, the oscillator's frequency (divided by 16) will become the counting source, regardless of the timer X mode setting. This state will be released when the timer X interrupt request bit is set to "1", or after a reset. Timer X will then enter the mode specified by its mode bits. For more details on the STP instruction, refer to the oscillation circuit section.

The function of timer 3 is as same as that of timer 1 and timer 2, with the exception that the detection of its overflow is known by the overflow bit (bit 3 of address $00EF_{16}$). When the timer down-counts to zero, the overflow bit is set to "1" and the contents of the timer's latch is reloaded into the timer.

The reset of the overflow bit is made by:

- a) hard ware reset
- b) write "0" to overflow bit
- c) write instruction to timer 3

The structure of special function selection register is shown in Figure 6.







Fig.4 Block diagram of timer X, timer 1, timer 2, and timer 3





Timing output control bit

0: Timing φ output

1: "L" level output

External trigger mode selection bit (P6₀, P6₁)

0: Normal output port

1: External trigger I/O port

Timer 3 overflow bit

1: Timer 3 overflow

Polarity of edge sence input selection bit

0: Detected by falling-edge

1: Detected by raising-edge

Fig.6 Structure of special function selection register

Fig.5 Structure of timer control register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O

A block diagram of the serial I/O is shown in Figure 7. In the serial I/O mode the receive ready signal $(\overline{S_{RDY}})$, synchronous input /output clock (CLK), and the serial I/O pins (S_OUT, S_IN) are used as P3_7, P3_6, P3_5, and P3_4, respectively. The serial I/O mode register (address 00F5_16) is a 5-bit register. Bits 1 and 0 of this register is used to select a synchronous clock source.

When these bits are (00) or (01), an external clock from P36 is selected. When these bits are (10), the overflow signal from timer 2, divided by two, becomes the synchronous clock. Therefore, changing the timer period will change the

transfer speed. When the bits are [11], the oscillator frequency divided by 16, becomes the clock.

Bit 2 to 4 decide whether parts of P3 will be used as a serial I/O or not. When bit 3 is "0" and bit 2 is "1", P $_{36}$ becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from P $_{36}$. If an external synchronous clock is selected, the clock is input to P $_{36}$ and P $_{35}$ will be a serial output and P $_{34}$ will be a serial input. To use P $_{34}$ as a serial input, set the directional register bit which corresponds to P $_{34}$ to "0". For more information on the directional register, refer to the I/O pin section.




Fig.7 Block diagram of serial I/O

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

To use the serial I/O, bit 3 and bit 2 need to be set to "01", if they are "00" P36 will function as a normal I/O. Interrupts will be generated from the serial I/O counter instead of timer 2. Bit 4 determines if P37 is used as an output pin for the receive data ready signal (bit 4=1, $\overline{S_{RDV}}$) or used as normal I/O pin (bit 4=0). The serial I/O function is discussed below. The function of the serial I/O differs depending on the clock source; external clock or internal clock.

Internal clock—The $\overline{S_{RDY}}$ signal becomes "H" during transmission or while dummy data is stored in the serial I/O register (address $00F7_{16}$). After the falling edge of the write signal, the $\overline{S_{RDY}}$ signal becomes low signaling that the M50964-XXXSP is ready to receive the external serial data. The $\overline{S_{RDY}}$ signal goes "H" at the next falling edge of the transfer clock. The serial I/O counter is set to 7 when data is stored in the serial I/O register. At each falling edge of

the transfer clock, serial data is output to $P3_5$. During the rising edge of this clock, data can be input from $P3_4$ and the data in the serial I/O register will be shifted 1 bit.

Data is output starting with the LSB. After the transfer clock has counted 8 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interrpt request bit will be set.

External clock—If an external clock is used, the interrupt request will be sent after the transfer clock has counted 8 times but transfer clock will not stop.

Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 500kHz at a duty cycle of 50%. The timing diagram is shown in Figure 8. An example of communication between two M50964-XXXSPs is shown in Figure 9.




Fig.8 Serial I/O timing




Fig.9 Example of serial I/O connection



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

A-D CONVERTER

An 8-bit successive approximation method of A-D conversion is employed providing a precision of \pm 3LSB. A block diagram of the A-D convertor is shown in Figure 10. Conversion is automatic once it is started with the program.

The six analog inputs are used in common with pins P4₇, P4₆, P4₅, P4₄, P4₃, and P4₂ of port 4. Bits 1 and 0 of the A-D control register (address 00F3₁₆) are used to select which pins are used for A-D conversion. The input condition is accomplished by setting to "0" the bit in the directional register that corresponds to the pin where A-D conversion is to take place. Bit 4 of the A-D control register is the A-D conversion end bit. During A-D conversion, this bit is "0", and upon completion becomes "1". Thus, it can be ascertained whether or not A-D conversion has been completed or not by inspecting this bit. The relation between the contents of the A-D control register and the selection of input pins are shown in Figure 11.

The results of the conversion can be found be reading the contents of the successive approximation register address $00F2_{16}$ which stores the results of the conversion. The procedure for executing A-D conversion is next explained. Firstly, the pin that is to be used for the A-D conversion is selected by setting bit 1 and bit 0 of the A-D control register. Next, the successive approximation is written to upon which the A-D conversion starts. Since actual data is not written to the successive approximation, any type of may be

written. Simultaneous with its being written, the A-D conversion end bit (bit 4 of address $00F3_{16}$) is cleared to "0" signifying that A-D conversion operations are being conducted. A-D conversion completes after 198 clock cycles upon which the A-D conversion end bit is set to "1" and the results of the conversion can be found in the successive approximation register. Since the comparator consists of the capacitive coupled configuration, $f(X_{IN})$ is needed larger than 1MHz during A-D conversion.




Fig.11 Structure of A-D control register




Fig.10 Block diagram of A-D converter



M50964-XXXSP/FP M50963-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

D-A CONVERTER

The R-2R method is used for D-A conversion. The block diagram is shown in Figure 12. An analog voltage is output that corresponds to the contents of the D-A conversion register (address 00F0₁₆). Ideally, the relation of the analog

output voltage V and the contents (n) of the D-A conversion register is $V=V_{RFF}\times n/32(n=0\sim31)$.

Reset operation clears the content n of the D-A conversion register to 0_{16} .




Fig.12 Block diagram of D-A converter

M50964-XXXSP/FP M50963-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PULSE WIDTH MODULATOR

The pulse width modulation register (address 00F1₁₆) is configured of an 8-bit counter. The period of repetition is 4080 clock cycles. With the content of the pulse width modulation register m, the PWM pin becomes high-level for the

period of $4080 \times m/255$ (m=0 \sim 255). Figure 13 shows that relationship. An N-channel open drain output is used for the PWM pin.

Reset sets the content m of the pulse width modulation register to 00_{16} .




Fig.13 Relation between m and PWM output

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

WATCHDOG TIMER

The watchdog timer provides the means to return to a reset condition when a program runs wild and the program will not run the normal loops.

The watchdog timer (address 00F4₁₆) is a 15-bit counter. The watchdog timer counts 1/16th the output frequency of the oscillator. The watchdog timer is set to 7FFF16 when a reset is accomplished a write operation has been made to it. As well as any of the instructions that generate a write signal, such as STA, LDM, and CLB, can be used to write data to the watchdog timer. An output of the most significant bits of the watchdog timer is input to the reset circuit. When 262144 clock cycles have been counted, the most significant bit becomes "0" and reset is carried out. When reset is carried out, the watchdog timer is set to 7FFF₁₆ and reset is released. The program then begins again from reset vector address. Normally, the program is written so that a writing operation is made to the watchdog timer prior to the most significant bit's becoming "0". Application of a +10V to the RESET pin will disable the watchdog timer function.

Since execution of the STP instruction causes both the clock and the watchdog timer to stop, an option is offered where the STP instruction can be disabled.

RESET CIRCUIT

The M50964-XXXSP is reset according to the sequence shown in Figure 14. It starts the program from the address formed by using the content of address FFFF $_{16}$ as the high order address and the content of the address FFFF $_{16}$ as the low order address, when the RESET pin is held at "L" level for more than $2\mu s$ while the power voltage is in the recommended operating condition and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 15. An example of the reset circuit is shown in Figure 16.

When the power on reset is used, the $\overline{\text{RESET}}$ pin must be held "L" until the oscillation of X_{IN} - X_{OLIT} becomes stable.




Fig.14 Timing diagram at reset

			Address						
(1)	Port P0 directional register	(E 1 16)	0 0 16				
(2)	Port P1 directional register	(E 3 ₁₆	.) ····	0 0 16				
(3)	Port P2 directional register	(E, 5 16)	0 0 16				
(4)	Port P3 directional register	(E 9 ₁₆)	0 0 16				
(5)	Port P4 directional register	. (E B 16)	0 0 16				
(6)	Port P6	(E E 16)	F F 16				
(7)	Special function selection register	(E F 16)	0 0 0 0 0				
(8)	D-A conversion register	(F 0 ₁₆)	00000				
(9)	Pulse width modulation register	(F 1 ₁₆)	0 0 16				
(10)	Watchdog timer	(F 4 16)	7 F F F ₁₆				
(11)	Serial I/O mode register	(F 5 16)	00000				
(12)	Prescaler X	(F C 16)	F F 16				
(13)	Timer X	(F D ₁₆)	0 1 16				
(14)	Interrupt control register	(F E 16)	0 0 16				
(15)	Timer control register	(F F 16) …	0 0 16				
(16)	Interrupt disable flag on processor status register	(PS)	1				
(17)	Program counter	(РСн)	Contents of address FFFF ₁₆				
		(PCL)	Contents of address FFFE ₁₆				
	Note 1: Port P6 is the high-impedance state during reset. After return from reset, it is "FF16".								

Fig.15 Internal state of microcomputer at reset




Fig.16 Example of reset circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with N-channel open drain output

As shown in the memory map (Figure 1), port P0 can be accessed at zero page memory address $00E0_{16}$. Port P0 has a directional register (address $00E1_{16}$) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a previously output value to be read correctly even though the output voltage level is shifted up or down. Pins set as input are in the floating state and the signal levels can thus be read. When data is written into the input port, the data is latched only to the port latch and the pin still remains in the floating state.

Depending on the contents of the processor status register (bit 0 and bit 1 at address 00FF₁₆), four different modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and eva-chip mode. These modes (excluding single-chip mode) have a multiplexed address output function in addition to the I/O function. For more details, see the processor mode information.

(2) Port P1

In the single-chip mode, port P1 has the same function as P0, but it has CMOS output. In the other modes, P1's functions are slightly different from P0's. For more details, see the processor mode information.

(3) Port P2

In the single-chip mode, port P2 has the same function as P0. In the other modes, P2's functions are slightly different from P0's.

For more details, see the processor mode information.

(4) Port P3

In the single-chip mode, port P3 has the same function as P0. In the other modes, P3's functions are slightly different from P0's. Port P3 can also be used as serial I/O, $\overline{\text{INT}_2}$ and I/O pins for timer X. For more details, see the processor mode information.

(5) Port P4

Port P4 has the same function as port P0 in the singlechip mode. But P4₇ through P4₂ can also be used as analog input pins AN₇ through AN₂.

(6) Port P5

Port P5 is an input port. P5 $_4$ through P5 $_7$ can also be used as edge sence inputs. In such a case, reading is begun from 00ED_{16} . 00ED_{16} is provided with a latch which is set to "1" when the input changes from high-level to low-level.

And for P5, polarity of input edge can be selected by polarity of edge sense input selection bit (bit 7 of address $00EF_{16}$).

When this bit is set to "0", its latch is set to "1" at the input level goes to "L" from "H". When this bit is set to "1", its latch is set to "1" at the input level goes to "H" from "L". At the reset state, this bit is set to "0".

When content of polarity of edge sense input selection bit was set by program, the latch (bit 7 of address 00ED₁₆) must be reset once.

The input pulse width must be at least 7 clock cycles wide. The latch is reset by using such instructions as LDM and CLB to write a "0" to the latch. When 00ED₁₆ is read, the lower order 4 bits are always zero.

When port P5 is used as level sense input, read the contents of the address 00EC₁₆.

(7) Port P6

Port P6 is a 4-bit output port. It has N-channel open drain output. P6 $_0$ and P6 $_1$ can be used as external trigger I/O pins, when external trigger mode selection bit (bit 2 of address $00EF_{16}$) is set to "1". In this case, P6 $_0$ and P6 $_1$ are trigger clock input pin and trigger output pin, respectively. Using external trigger mode, P6 $_0$'s latch must be set to "1" in order to off the output transistor. In external trigger mode, the content of P6 $_1$'s latch is output to pin when the rising or falling edge is input to P6 $_0$ pin.

When external trigger mode selection bit is set to "0", P6₀ and P6₁ are normal output ports. At the reset state, this bit is set to "0".

See Figure 17 for more details.

(8) Clock φ output pin

In normal conditions, the oscillator frequency divided by four is output as ϕ . The timing output ϕ is fixed "L" state when the timing output control bit (bit 1 of address $00EF_{16}$) is set to "1". But in this case, except the timing output is active. The timing output ϕ is output again when the timing output control bit is set to "0". At reset state this bit is set to "0".

(9) $\overline{INT_1}$ pin

The $\overline{\text{INT}_1}$ pin is an interrupt input pin. The $\overline{\text{INT}_1}$ interrupt request bit (bit 7 at address 00FE_{16}) is set to "1" when the input level of this pin changes from "H" to "L".

(10) $\overline{INT_2}$ pin (P3₂/ $\overline{INT_2}$ pin)

The $\overline{\text{INT}_2}$ pin is an interrupt input pin used with P3₂. To use this pin as an interrupt pin, set the corresponding bit in the directional register to input ("0"). When this signal level changes from "H" to "L", the interrupt request bit (bit 1 at address 00FE_{16}) is set to "1".

(11) CNTR pin (P3₃/CNTR pin)

The P3₃/CNTR pin is an I/O pin of timer X. To use this pin as the timer X input pin, set the corresponding directional register bit to input ("0"). In the event counter mode, CNTR becomes the input pin of the external pulse. In the pulse output mode, the CNTR output changes polarity each time the contents of timer X goes to "0". In the pulse width measurement mode, the pulse to be measured is input to this pin.






Fig.17 Block diagram of ports P0 \sim P6 (single-chip mode), and output format of ϕ .

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROCESSOR MODE

By changing the contents of the processor mode bit (bit 0 and 1 at address $00FF_{16}$), four different operation modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and evaluation chip (evachip) mode. In the memory expanding mode, microprocessor mode and eva-chip mode, ports $P0 \sim P3$ can be used as multiplexed I/O for address, data and control signals, as well as the normal functions of the I/O ports.

Figure 19 shows the functions of ports P0~P3.

The memory map for the single-chip mode is illustrated in Figure 1 and for other modes, in Figure 18.

By connecting CNV_{SS} to V_{SS} , all four modes can be selected through software by changing the processor mode bits. Connecting CNV_{SS} to V_{CC} automatically forces the microcomputer into microprocessor mode. Supplying 10V to CNV_{SS} places the microcomputer in the eva-chip mode. The four different modes are explained as follows:




Fig.18 External memory area in processor mode

(1) Single-chip mode [00]

The microcomputer will automatically be in the single-chip mode when started from reset, if CNV_{SS} is connected to V_{SS} . Ports $\text{PO} \sim \text{P3}$ will work as original I/O ports.

(2) Memory expanding mode [01]

The microcomputer will be placed in the memory expanding mode when CNV_{SS} is connected to V_{SS} and the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient.

In this mode, port P0 and port P1 are as a system address bus and the original I/O pin function is lost. P2 becomes the data bus $(D_7 \sim D_0)$ and loses its normal I/O functions. Pins P3₁ and P3₀ output the SYNC and R/ \overline{W} control signals, respectively.

(3) Microprocessor mode [10]

After connecting CNV_{SS} to V_{CC} and initiating a reset, the microcomputer will automatically default to this mode. With the exceptions that the internal ROM is disabled and that external memory must be attached in this mode, this mode is the same as the memory expanding mode.

(4) Eva-chip mode [11]

When 10V is supplied to CNV_SS pin, the microcomputer is forced into the eva-chip mode. The main purpose of this mode is to evaluate ROM programs prior to masking them into the microcomputer's internal ROM.

In this mode, the internal ROM is inhibited so the external memory is requierd.

The lower 8 bits of address data for port P0 is output when ϕ goes to "H" state. When ϕ goes to the "L" state, P0 retains its original I/O functions.

Port P1's higher 8 bits of address data are output when ϕ goes to "H" state and as it changes back to the "L" state it retains its original I/O functions. Port P2 retains its original I/O functions while ϕ is at the "H" state, and works as a data bus of $D_7 \sim D_0$ (including instruction code) while at the "L" state. Pins P3₁ and P3₀ output the SYNC and R/W control signals, respectively while ϕ is in the "H" state. When in the "L" state, P3₁ and P3₀ retain their original I/O function.

The R/\overline{W} output is used to read/write from/to the outside. When this pin is in the "H" state, the CPU reads data, and when in the "L" state, the CPU writes data.

The SYNC is a synchronous signal which goes to the "H" state when it fetches the OP CODE.

The relationship between the input level of $\mbox{CNV}_{\mbox{\scriptsize SS}}$ and the processor mode is shown in Table 2.




Fig.19 Processor mode and functions of ports P0~P3

Table 2 Relationship between CNV_{SS} pin input level and processor mode

CNVss	Mode	Explanation
V _{ss}	Single-chip mode	The single-chip mode is set by the reset.
	 Memory expanding mode 	All modes can be selected by changing the processor mode bit with the program.
1.	 Eva-chip mode 	
	Microprocessor mode	
V _{CC}	Eva-chip mode	The microprocessor mode is set by the reset.
	Microprocessor mode	Eva-chip mode can be also selected by changing the processor mode bit with the program.
10V	Eva-chip mode	Eva-chip mode only.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATING CIRCUIT

The built-in clock generating circuits are shown in Figure 22

When the STP instruction is executed, the oscillation of internal clock ϕ is stopped in the "H" state.

Also, the prescaler X and timer X are loaded with FF_{16} and 01_{16} , respectively. The oscillator (dividing by 16) is then connected to the prescaler input. This connection is cleared when timer X overflows or the reset is in, as discussed in the timer section.

The oscillator is restarted when an interrupt is accepted. However, the internal clock ϕ keeps its "H" level until timer. X overflows.

This is because the oscillator needs a set-up period if a ceramic or a quartz crystal oscillator is used.

When the WIT instruction is executed, the internal clock ϕ stops in the "H" level but the oscillator continues running. This wait state is cleared when an interrupt is accepted. Since the oscillation does not stop, the next instructions are executed at once.

The circuit example using a ceramic oscillator (or a quartz crystal oscillator) is shown in Figure 20.

The constant capacitance will differ depending on which oscillator is used, and should be set to the manufactures suggested value.

The example of external clock usage is shown in Figure 21. $X_{\rm IN}$ is the input, and $X_{\rm OUT}$ is open.




Fig.20 External ceramic resonator circuit




Fig.21 External clock input circuit




Fig.22 Block diagram of the clock generating circuit



M50964-XXXSP/FP M50963-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROGRAMMING NOTES

- (1) The frequency ratio of the timer and the prescaler is 1/(n+1).
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) Reading the timer and prescaler must be avoided while the input to the prescaler is changing.
- (4) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (5) A NOP instruction must be used after the execution of a PLP instruction.
- (6) Since the comparator consists of the capacitive coupled configuration, f(X_{IN}) is needed larger than 1MHz during A-D conversion. And during A-D conversion, don't use STP or WIT instruction.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mark specification form
- (3) ROM data EPROM 3sets Write the following option on the mask ROM confirmation
- STP instruction option



M50964-XXXSP/FP M50963-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		−0.3~7	V
Vı	Input voltage X _{IN}		−0.3~7	V
Vı	Input voltage P2 ₀ ~P2 ₇ , P4 ₂ ~P4 ₇		-0.3~V _{cc} +0.3	V
Vı	Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ P4 ₀ , P4 ₁ , P5 ₀ ~P5 ₇ , INT ₁	With respect to V _{SS} Output transistors cut-off	-0.3~13	V
Vı	Input voltage CNV _{SS} , RESET		-0.3~13	V
Vo	Output voltage P2 ₀ ~P2 ₇ , P4 ₂ ~P4 ₇ , X _{OUT} , φ, D-A		-0.3~V _{cc} +0.3	V
Vo	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ P4 ₀ , P4 ₁ , P6 ₀ ~P6 ₃ , PWM		-0.3~13	V
Pd	Power dissipation	Ta=25°C	1000(Note 1)	mW
Topr	Operating temperature		-10~70	℃
Tstg	Storage temperature		-40~125	℃

Note 1: 300mW for QFP types.

RECOMMENDED OPERATING CONDITIONS (V_{CC}=5V±10%, T_R=-10~70°C, unless otherwise noted)

C	Parameter		Unit		
Symbol	Parameter	Min.	Nom.	Max.	Onit
Vcc	Supply voltage	4.5	5	5.5	٧
V _{SS}	Supply voltage		0		٧
V _{REF}	Reference voltage	4		Vcc	V
	"H" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇				
V _{IH}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇	0.8V _{CC}		Vcc	V
	INT ₁ , RESET, X _{IN} , CNV _{SS} , P6 ₀				
	"L" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇				
VIL	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇	0		0.2V _{CC}	V
	INT ₁ , CNV _{SS} , P6 ₀				
VIL	"L" input voltage RESET	0		0.12V _{cc}	V
VIL	"L" input voltage X _{IN}	0		0.16V _{CC}	V
	"L" peak output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇				
loL(peak)	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			10	mA
-	P4 ₀ ~P4 ₇ (Note 3)				
loL(peak)	"L" peak output current P60~P63 (Note 3)			15	mA
loL(peak)	"L" peak output current PWM (Note 3)			5	mA
	"L" average output current P00~P07, P10~P17				
loL(avg)	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			5	mA
	P4 ₀ ~P4 ₇ , (Note 2)				
I _{oL(avg)}	, "L" average output current P60~P63 (Note 2)			7	mA
I _{OL} (avg)	"L" average output current PWM (Note 2)			2.5	mA
I _{он(peak)}	"H" peak output current P2 ₀ ~P2 ₇ (Note 3)			-10	mA
I _{OH} (avg)	"H" average output current P2 ₀ ~P2 ₇ (Note 2)			-5	mA
f _(XIN)	Internal clock oscillating frequency			4	MHz

Note 2: Average output current I_{OL}(avg) and I_{OH}(avg) are the average value of a period of 100ms.

3: Total of "L" output current I_{OL}, of ports P0, P1, P2, P3, P4, P6, and PWM is 80mA max.

Total of "H" output current I_{OH}, of port P2 is 50mA max.

4: "H" input voltage of ports P0, P1, P3, P4₀~P4₃, P5, and INT₁ is available up to +12V.

M50964-XXXSP/FP M50963-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

$\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 5 \text{V, } v_{ss} = 0 \text{V, } T_a = 25 ^{\circ}\text{C, } f_{(x_{IN})} = 4 \text{MHz, unless otherwise noted})$

0 1		Test conditions			11-11		
Symbol	Parameter	l est cond	litions	Min.	Тур.	Max.	Unit
V _{OH}	"H" output voltage P2 ₀ ~P2 ₇	I _{OH} =-10mA		3			V
V _{OH}	"H" output voltage ∮	I _{OH} =-2.5mA		3			V
V _{OL}	"L" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₃	I _{OL} =10mA			-	2 .	V
VoL	"L" output voltage φ, PWM	I _{OL} =5mA				2	V
$V_{T+}-V_{T-}$	Hysteresis INT ₁			0.3		1	V
V _{T+} V _{T-}	Hysteresis P3 ₆	When used as CLK inpu	ıt	0.3	0.8		V
$V_{T+}-V_{T-}$	Hysteresis P3 ₂	When used as INT ₂ inpu	ıt	0.3		1	V
V _{T+} -V _{T-}	Hysteresis P3 ₃	When used as CNTR inp	put	0.5	1		V
$V_{T+}-V_{T-}$	Hysteresis P6 ₀	When used as T input	. '	0.5	1		V
V _{T+} -V _{T-}	Hysteresis RESET				0.5	0.7	.V
$V_{T+}-V_{T-}$	Hysteresis X _{IN}			0.1		0.5	V
lı.	"L" input current $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$ $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P5_0 \sim P5_7$ $P6_0 \sim P6_3$, PWM	v _i =0v				-5	μА
I _{IL}	"L" input current INT ₁ , RESET, X _{IN}	V _I =0V				-5	μА
Iн	"H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ P4 ₀ ~P4 ₃ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₃ PWM	V ₁ =12V				12	μΑ
l _{iH}	"H" input current INT ₁ , RESET, X _{IN} , P2 ₀ ~P2 ₇ P4 ₄ ~P4 ₇	V _i =5V				5	μА
V _{RAM}	RAM retention voltage	At clock stop		2			V
		φ, X _{OUT} , and D-A pins	f _(X_{IN}) =4MHz Square wave		3	6	m'A
Icc	Supply current	opened, other pins at V _{SS} , and A-D converter	At clock stop Ta=25°C			1	
		in the finished condition.	At clock stop Ta=75°C			10	μΑ

$\textbf{A-D} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 5v, \, v_{ss} = Av_{ss} = 0v, \, T_a = 25 \, ^{\circ}\text{C}, \, f_{(X_{IN})} = 4MHz, \, unless \; otherwise \; noted)$

— Resolution V _{REF} =V _{CC} — Absolute accuracy V _{REF} =V _{CC} R _{LADDER} Ladder resistance value V _{REF} =V _{CC}	Parameter	Test conditions		11.7		
	Test conditions	Min.	Тур.	Max.	Unit	
	Resolution	V _{REF} =V _{CC}			8	Bits
	Absolute accuracy	V _{REF} =V _{CC}			±3	LSB
R _{LADDER}	Ladder resistance value	V _{REF} =V _{CC}	2		10	kΩ
t _{CONV}	Conversion time				50	μs
V _{REF}	Reference input voltage		2		V _{CC}	V
VIA	Analog input voltage	·	0		V _{REF}	V

$\textbf{D-A} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 5\text{V}, \, v_{ss} = \text{AV}_{ss} = 0\text{V}, \, T_a = 25\text{°C}, \, f_{(X_{IN})} = 4\text{MHz, unless otherwise noted})$

0		Total		Limits		
Symbol	Parameter	Test conditions	Min.	Тур.	Мах.	Unit
	Resolution	V _{REF} =V _{CC}		-	5	Bits
_	Error in full scale range	V _{REF} =V _{CC}			±1	%
tsú	Setup time	V _{REF} =V _{CC}			3	μS
R _o	Output resistance	V _{REF} =V _{CC}			3	kΩ
V _{REF}	Reference voltage		4		V _{CC}	V

M50964-XXXSP/FP M50963-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS

Single-chip mode ($V_{CC}=5V\pm10\%$, $V_{SS}=0V$, $T_a=25^{\circ}C$, $f_{(X_{IN})}=4MHz$, unless otherwise noted)

Comple -1	Personatura		Unit		
Symbol	Parameter	Min.	Тур.	Max.	Oilit
tsu(POD-#)	Port P0 input setup time	270			ns
tsu(P1D-ø)	Port P1 input setup time	270			ns
tsu(P2D-ø)	Port P2 input setup time	270			ns
tsu(P3D-ø)	Port P3 input setup time	270			ns
t _{SU(P4D-ø)}	Port P4 input setup time	270			ns
tsu(P5D-ø)	Port P5 input setup time	270			ns
th(ø—POD)	Port P0 input hold time	20			ns
th(P1D)	Port P1 input hold time	20			ns
t _{h(≠P2D)}	Port P2 input hold time	20			ns
th(_P3D)	Port P3 input hold time	20			ns
t _{h(≠-P4D)}	Port P4 input hold time	20	-		ns
t _{h(≠-P5D)}	Port P5 input hold time	20			ns
t _C	External clock input cycle time	250			ns
tw	External clock input pulse width	75			ns
tr	External clock rising edge time			25	ns
tf	External clock falling edge time	1		25	ns

Eva-chip mode ($V_{cc}=5V\pm10\%$, $V_{ss}=0V$, $T_a=25^{\circ}C$, $f_{(x_{iN})}=4MHz$, unless otherwise noted)

	_		Limits			
Şymbol	Parameter	Min.	Тур.	Max.	Unit	
t _{SU(POD-ø)}	Port P0 input setup time	270			ns	
t _{SU(P1D-ø)}	Port P1 input setup time	270			ns	
t _{SU(P2D-¢)}	Port P2 input setup time	270			ns	
th(ø—POD)	Port P0 input hold time	20			ns	
th(≠-P1D)	Port P1 input hold time	20			ns	
th(ø-P2D)	Port P2 input hold time	20			ns	

Memory expanding mode and microprocessor mode

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=25^{\circ}C, f_{(X_{IN})}=4MHz, unless otherwise noted)$

Symbol	Parameter	Limits			Unit
		Min.	Тур.	Max.	UIIIL
t _{SU(P2D-ø)}	Port P2 input setup time	270			ns
th(ø_P2D)	Port P2 input hold time	30			ns

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SWITCHING CHARACTERISTICS

Single-chip mode (V_{CC}=5V±10%, V_{SS}=0V, T_a=25°C, f_(Xw)=4MHz, unless otherwise noted)

Symbol	Davamatas	T4 disi		Limits		1.1-14
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(∳—P0Q)}	Port P0 data output delay time	Fi- 22			230	ns
t _{d(ø-P1Q)}	Port P1 data output delay time	Fig.23			230	ns .
t _{d(≠-P2Q)}	Port P2 data output delay time	Fig.24			230	ns
td(ø_P3Q)	Port P3 data output delay time				230	ns
td(øP4Q)	Port P4 data output delay time	Fig.23			230	ns
t _{d(≠-P6Q)}	Port P6 data output delay time				230	ns

$\textbf{Eva-chip} \quad \textbf{mode} \,\, (v_{cc} = 5 \text{V} \pm 10\%, \, v_{ss} = 0 \text{V}, \, T_{\textbf{a}} = 25 \, ^{\circ}\text{C}, \, f_{(x_{\textbf{iN}})} = 4 \text{MHz, unless otherwise noted})$

Symbol	Parameter	Tool conditions		Limits		11-14
Symbol	rarameter	Test conditions	Min.	Тур.	Max.	Unit
td(¢—POA)	Port P0 address output delay time				250	ns
td(¢—POAF)	Port P0 address output delay time				250	ns
td(≠-POQ)	Port P0 data output delay time				200	ns
td(≠-POQF)	Port P0 data output delay time	F:= 22			200	ns
td(≠-P1A)	Port P1 address output delay time	Fig.23			. 250	ns
td(ø—P1AF)	Port P1 address output delay time				250	ns
td(ø=P1Q)	Port P1 data output delay time				200	ns
td(≠_P1QF)	Port P1 data output delay time				200	ns
t _{d(≠-P2Q)}	Port P2 data output delay time	Fi- 24			300	ns
td(øP2QF)	Port P2 data output delay time	Fig.24			300	ns
t _{d(≠-R/W)}	R/W signal output delay time				250	ns
td(ø—R/WF)	R/W signal output delay time				250	ns
td(ø—P30Q)	Port P3₀ data output delay time				200	ns
td(ø—P30QF)	Port P3₀ data output delay time	E1- 22			200	ns
td(ø_sync)	SYNC signal output delay time	Fig.23			250	ns
td(ø_syncf)	SYNC signal output delay time				250	ns
td(ø—P3 ₁ Q)	Port P3 ₁ data output delay time				200	ns
td(ø—P3₁QF)	Port P3 ₁ data output delay time				200	ns

Memory expanding mode and microprocessor mode

(V_{CC} =5 $V\pm10\%$, V_{SS} =0V, T_a =25 $^{\circ}$ C, $f_{(X_{IN})}$ =4MHz, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		Unit
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
t _{d(≠−POA)}	Port P0 address output delay time	Fig.23			250	ns
td(ø-P1A)	Port P1 address output delay time	rig.23			250	ns
td(øP2Q)	Port P2 data output delay time	Fi= 24			300	ns
td(ø-P2QF)	Port P2 data output delay time	Fig.24			300	ns
td(≠_R/W)	R/W signal output delay time	Fig.23			250	ns
td(ø_sync)	SYNC signal output delay time	F1g.23			250	ns




Fig.23 Ports P0, P1, P3, P4, and P6 test circuit






Fig.24 Port P2 test circuit






SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

In eva-chip mode





PRFI IMINARY

Notice: These are not a final specification. Some

M37410M3-XXXFP M37410M4-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M37410M3-XXXFP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 80-pin plastic molded QFP. This single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction set, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

This microcomputer is also suitable for applications which require controlling LCDs.

The differences between the M37410M3-XXXFP and the M37410M4-XXXFP are noted below. The following explanations apply to the M37410M3-XXXFP. Specification variations for other chips are noted accordingly.

Type name	ROM size	RAM size
M37410M3-XXXFP	6144 bytes	192 bytes
M37410M4-XXXFP	8192 bytes	256 bytes

DISTINCTIVE FEATURES● Number of basic instructions 69

•	Number of basic matractions	03
•	Memory size	
	ROM ······ 6144 bytes	(M37410M3-XXXFP)
	8192 bytes	(M37410M4-XXXFP)
	RAM·····192 bytes	(M37410M3-XXXFP)
	256 bytes	(M37410M4-XXXFP)
_	In about the account on these	

•	Instruction execution time
	at high-speed mode ····································
	at low-speed mode ······· 4 μ s
•	Single power supply
	$f(X_{IN}) = 8MHz \cdots 4.5 \sim 5.5V$
	f(X _{IN})=2MHz ······· 2.5~5.5V

•	Power dissipation
	normal operation mode (at 8MHz frequency)
	00 14/14 51/15

......30mW (V_{CC} =5V, Typ.) low-speed operation mode (at 32kHz frequency for clock function)......54 μ W (V_{CC} =3V, Typ.)

RAM retention voltage (stop mode)


_	Tivita retention voltage (etop mede)
	2.0V≦V _{RAM} ≦5.5
•	Subroutine nesting 96levels (Max.
•	Interrupt ······9types, 5vector
0	8-bit timer ·····

16-bit timer ··········· 1 (Two 8-bit timers make one set)

Programmable I/O ports


● A-D converter ···············8-bit, 8channel conversion speed (25µs)

 Two clock generating circuits (One is for main clock, the other is for clock function)



APPLICATION

Audio-visual equipment Remote control Camera



M37410M3-XXXFP M37410M4-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M37410M3-XXXFP

	Parameter		Functions
Number of basic instructions			69
Instruction excution time			1μs (minimum instructions, at 8MHz frequency).
Clock frequency			8MHz (at V _{CC} =5V±10%)
	ROM		6144bytes (8192bytes for M37410M4-XXXFP)
Memory size	RAM		192bytes (256bytes for M37410M4-XXXFP)
	RAM for display LCD	•	12bytes
	P0, P1, P2, P3, P5	1/0	8-bit×5
Innut/Outnut next	P4	Input	4-bit×1 (port P4 are in common with SEG)
Input/Output port	SEG	LCD output	24-bit×1
	СОМ	LCD output	4-bit×1
Serial I/O			8-bit×1
Timers			8-bit timer×4
rimers			16-bit timer×1 (combination of two 8-bit timers)
	Bias		1/2, 1/3 bias selectable
LCD controller/driver	D controller/driver		1/2, 1/3, 1/4 duty selectable
LOD CONTIONED AND			4
	Segment output		24 (SEG ₁₂ ~SEG ₂₃ are in common with port P4)
Subroutine nesting			96 (max)
Interrupt			Three external interrupts, Three timer interrupts
Clock generating circuit			Two built-in circuit (ceramic or quartz crystal oscillator)
Operating temperature ra	inge		−20~75°C
Device structure			CMOS silicon gate
Package			80-pin plastic molded QFP

M37410M3-XXXFP M37410M4-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V±10% to V _{CC} , and 0V to V _{SS} .
CNV _{ss}	CNV _{SS}		This is connect to V _{SS} .
RESET'	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 16µs (under normal V _{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
X _{IN}	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, an
Хоит	Clock output	Output	external ceramic or a quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the clock source should be connected the X_{IN} pin and the X_{OUT} pin should be left open.
INT ₁	Interrupt input	Input	This is the highest order interrupt input pin.
AV _{SS}	Voltage input for A-D		This is GND input pin for the A-D converters.
V _{REF}	Reference voltage input	Input	This is reference voltage input pin for the A-D converters.
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is CMOS output.
P1 ₀ ~P1 ₇	I/O port P1	· I/O	Port P1 is an 8-bit I/O port and has basically the same functions as port P0, but the output structure is N-ch open drain.
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0 and also works as the key on wake up function with mask option.
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P1. When serial I/O is used, P3 ₇ , P3 ₆ , P3 ₅ , and P3 ₄ work as $\overline{S_{RDY}}$, CLK, S _{OUT} , and S _{IN} pins, respectively. Also P3 ₃ , P3 ₂ , P3 ₁ , and P3 ₀ work as timer 4 overflow signal divided by 2 output pin (T), INT ₂ pin, X _{CIN} and X _{COUT} pins, respectively.
SEG ₁₂ /P4 ₃ \$ SEG ₁₅ /P4 ₀	Segment output /Input port P4	Output / Input	SEG ₁₂ ~SEG ₁₅ work as input port P4 and also used by 2-bit unit as LCD segment output.
P5 ₀ ~P5 ₇	I/O port P5	1/0	Port P5 is an 8-bit I/O port and has basically the same function as P1. P5 ₀ , P5 ₁ , P5 ₂ and P5 ₃ are in common with INT ₃ , timer3 input, timer5 input and A-D trigger input respectively. P5 ₄ ~P5 ₇ are also in common with PWM0~PWM3.
V _{L1} ~V _{L3}	Voltage input for LCD	Input	These are voltage input pins for LCD. Supply voltage as $0V \le V_{L1} \le V_{L2} \le V_{CC}$. $0 \sim V_{L3}V$ is supplied to LCD.
COM₀~ COM₃	Common output	Output	These are LCD common output pins. At 1/2 duty, COM ₂ and COM ₃ pins are not used. At 1/3 duty, COM ₃ is not used.
SEG ₀ ~	Segment output	Output	These are LCD segment output pins.
SEG ₁₆ /IN ₇ \$ SEG ₂₃ /IN ₀	Segment output /Analog input	1/0	$SEG_{16} \sim SEG_{23}$ work as analog input pins $IN_7 \sim IN_0$. $SEG_{16} \sim SEG_{19}$ are used by 2-bit unit and $SEG_{20} \sim SEG_{23}$ by 4-bit unit.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

MEMORY

A memory map for the M37410M3-XXXFP is shown in Figure 1. Addresses 2800₁₆ to 3FFF₁₆ are assigned for the built-ROM area which consists of 6144 byes (Addresses 2000₁₆ to 3FFF₁₆ are assigned for the built-in ROM area which consists of 8192 bytes for M37410M4-XXXFP). Addresses 3F00₁₆ to 3FFF₁₆ are a special address area (special page). By using the special page addressing mode of JSR instruction, subroutines addressed on this page can be called with only 2bytes. Addresses 3FF4₁₆ to 3FFF₁₆ are vector addresses used for reset and interrupts

(see interrupts chapter). Addresses 0000_{16} to $00FF_{16}$ are the zero page address area. By using zero pege addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required.

The RAM, I/O port, timer, etc. addresses are already assigned for the Zero Page. Addresses 0000_{16} to $00BF_{16}$ are assigned for the built-in RAM which consists of 192 bytes (Addresses 0000_{16} to $00BF_{16}$ and 0100_{16} to $013F_{16}$ are assigned for the built-in RAM which consists of 256 bytes for M37410M4-XXXFP). This RAM is used as the stack during subroutine calls and interrups, in addition to data storage.




Fig. 1 Memory map

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 2.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the microcomputer. Date operations such as data transfer. input/output, etc., is executed mainly through the accumulator.

INDEX REGISTER X (X)

The index register X is an 8-bit register. In the index register X addressing mode, the value of theOPERAND added to the contents of the index register X specifies the real address. When the T flag in the processors status register is set to "1", the index register X itself becomes the address for the second OPERAND.

INDEX REGISTER Y (Y)

The index register Y is an 8-bit register. In the index register Y addressing mode, the value of the OPERAND added to the contents of the index register Y specifies the real address.




Fig. 2 Register structure

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

STACK POINTER (S)

The stack pointer is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subroutine calls. The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

When an interrupt occurs, the higher 8-bit of the program counter is pushed into the stack first, the stack pointer is decremented, and then the lower 8-bits of the program counter is pushed into the stack. Next the contents of the processor status register is pushed into the stack. When the return from interrupt instruction (RTI) is executed, the program counter and processor status register data is popped off the stack in reverse order from above.

The accumulator is never pushed into the stack automatically, so a Push Accumulator instruction (PHA) is provided to execute this function. Restoring the Accumulator to its previous value is accomplished by the Pop Accumulator instruction (PLA). It is executed in the revese order of the PHA instruction.

The contents of the Processor Status Register (PS) are pushed and popped to and from the stack with the PHP and PLP instructions, respectively.

During a subroutine call, only the program Counter is pushed into the stack. Therefore, any registers that should not be destroyed should be pused into the stack manually. To return from a subroutine call, the RTS instruction is used.

PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L . The program counter is used to indicate the address of the next instruction to be executed. PC_H is used 6 bits.

PROCESSOR STATUS REGISTER (PS)

The 8-bit PS is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flags (C), Zero flag (Z), Overflow fag (V) or the Negative flag (N). Each bit of the register is explained below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic Logic Unit (ALU) immediately after an operation. It is also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting clearing this flag.

2. Zero flag (Z)

This flag is used to indicate if the immediated operation generated a zero result or not. If the result is zero, the zero flag will be set to "0". If the result is not zero, the zero flag will be set to "1".

3. Interrupt disable flag (I)

This flag is used to disable all interrupts This is accomplished by setting the flag to "1". When an interrupt is accepted, this flag is automatically set to "1" to prevent from other interrupts until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is "0", the operations are executed in binary. Decimal correction is automatically exected. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

When the BRK instruction is executed, the same operations are preformed as in an interrupt. The address of the interrupt vector of the BRK instruction is the same as that of the lowest priority interrupt. The contents of the B flag can be checked to determine which condition caused the interrupt. If the BRK instruction caused the interrupt, the B flag will be "1", otherwise, it will be "0".

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly, without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i.e., operation results between memories 1 and 2 are stored in the accumulator). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the T flag, respectively.

7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a singed binary number. When the result exceeds+127 or -128, the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the V flag. The overflow flag is reset by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the N flag. There are no instructions for directly setting or resetting the N flag.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

INTERRUPT

The M37410M3-XXXFP can be interrupted from ten sources; INT₁, Timer 2 or Serial I/O, INT₃ or Key on wake up, INT₂ or Timer 3. Timer 6 or A-D, and BRK instruction.

"Key on wake up" can only be used at power down state by STP instruction or WIT instruction. When one of the P2 is "L", an interrupt occurs.

These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same function as an interrupt.

When an interrupt is accepted, the contents of certain registers are pushed into specified locations, as discussed in the stack pointer section, and the interrupt disable flag (I) is set, and the program jumps to the address specified by the interrupt vector, and the interrupt request bit of the interrupt control register or timer control register is cleared automatically. The reset interrupt is the highest priority interrupt and can never be inhibited. Except for the reset interrupt, all interrupts are inhibited when the interrupt disable flag is set to "1". All of the other interrupts can further be controlled individually via the interrupt control register shown in Figure 3. An interrupt is accepted when the interrupt enable bit and the interrupt request bit are both "1" and the interrupt disable flag is "0".

The interrupt request bits are set when the following conditions occur:

- (1) When the INT₁, INT₂ or INT₃ pins go from "H" to "L" or "L" to "H"
- (2) When the levels any pin of P2 goes "L" (at power down mode)
- (3) When the contents of timer 2, timer 3, timer 6 or the counter of serial I/O goes "0"

When the two interrupt requests, which are the same priority and are at the same sampling, the priority process is processed by interrupt request distinguish register 1 and 2. These request bits can be reset by a program but can not be set. Since the BRK instruction interrupt and the timer6 or A-D, interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if timer 6 or A-D generated the interrupt.

Table 1. Interrupt vector address and priority.

Interrupt	Priority	Vector address
RESET	1	3FFF ₁₆ , 3FFE ₁₆
INT ₁	2	3FFD ₁₆ , 3FFC ₁₆
Serial I/O or timer 2	3	3FFB ₁₆ , 3FFA ₁₆
INT ₃ or key on wake up	4	3FF9 ₁₆ , 3FF8 ₁₆
INT ₂ or timer 3	5	3FF7 ₁₆ , 3FF6 ₁₆
Timer 6 or A-D (BRK)	6	3FF5 ₁₆ , 3FF4 ₁₆




Fig. 3 Interrupt control

M37410M3-XXXFP M37410M4-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMER

The M37410M3-XXXFP has six timers; timer 1, timer 2, timer 3, timer 4, timer 5 and timer 6.

A block diagram of timer1 through 6 is shown in Figure 4. The count source for timer 1 through 3 can be selected by using bit 2, 3, 4 and 5 of the timer control register (address $00FF_{16}$), as shown in Figure 5. All of the timers are down count timers and have 8-bit latches. When a timer reaches "0" and the next count pulse is input to a timer, the contents of the reload latch are loaded into the timer. The division ratio of the timer is 1/(n+1), where n is the contents of timer latch.

Timer 2, 3 and 6 has interrupt generating functions. The timer interrupt request bit which is in the interrupt distinguish register 1 or 2 (located at addresses $00EB_{16}$ and $00F0_{16}$ respectively) is set at the next count pulse after the timer reaches "0" (see interrupt section).

The starting and stopping of timer1 is controlled by bit 7 of the interrupt distinguish register 2, timer 3 by bit 6 of the interrupt distinguish register 2 and timer 4 by bit 3 of timer 4, 5 and 6 mode register (00F8₁₆ address). If the corresponding bit is "0". the timer starts counting, and the corresponding bit is "1", the timer stops. The timer4 overflow signal divided by 2 can be outputed from port P3₃ by setting the bit 4 of the serial I/O mode register (00F6₁₆ address) to "1".

Timer 5 and 6 work as timer mode, event counter mode and PWM mode by changing the contents of bit 5 and bit 6 of the timer 4, 5 and 6 mode register.

(1) Timer Mode

This mode is the 16-bit timer, and the count source is $\phi/4$. When the bit 6 of PWM control register (00F3₁₆ address) is "1", the timer6 overflow singnal divided by 2 is output from CNT₂ pin (common with P5₂).

(2) Event Counter Mode

The count source is input from the ${\rm CNT_2}$ pin. The count decremented each time the input goes from "L" to "H".

(3) PWM Mode

As shown in Figure 7, the output wave is controlled by the contents of the timer latch of timer 5 and 6.

PWM output can choose among PWM0, PWM1, PWM2 and PWM3 by bit 0, bit 1, bit 2 and bit 3 of PWM control register.

When the count value of all timers, from timer 1 to timer 6, are read, be careful not to change the input source.

When the count source is inputed from the external pin, the minimum pluse width should be $8\mu s$.

After a STP instruction is executed, timer 2, timer 1, and the clock (ϕ divided by 4) are connected in series (regardless of the status of bit 2 through 5 of the timer control register). This state is canceled if timer2 interrupt request bit is set to "1", or if the system is reset. Before the STP instruction is executed, bit 7 of the interrupt distinguish register2 (timer1 count stop bit), bit 5 of the interrupt distinguish register1, and bit 6 of the timer control register must be set to "0"

(prohibition). And also bit 4 of the interrupt distinguish register1 must be set to "1". For more details on the STP instruction, refer to the oscillation circuit section.






Fig. 4 Block diagram of timer 1 through 6




Fig. 5 Structure of timer control register




Fig. 6 Structure of timer 4,5,6 mode register



M37410M3-XXXFP M37410M4-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PWM

M37410M3-XXXFP has a pulse width modulated (PWM) output control circuit connecting with timer5 and timer6.




Fig. 7 PWM rectangular wave form

Figure 6 shows the structure of timer 4,5,6 mode register, Figure 7 shows the PWM rectangular wave form and Figure 8 shows the structure of PWM control register.




Fig. 8 Sturcture of PWM control register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O

The block diagram of serial I/O is shown in Figure 9. In the serial I/O mode the receive ready signal $(\overline{S_{RDY}})$, synchronous input/output clock (CLK). and the serial I/O (S_{OUT}, S_{IN}) pins are used as P3_7, P3_6, P3_5, and P3_4, respectively. The serial I/O mode register (address 00F6_16) is an 8-bit register. Bit 1 and 0 of this register is used to select a synchronous clock source. When these bits are [00] or [01], an external clock from P3_6 is selected. When these bits are [10], the overflow signal divided by two from timer 3 becomes the synchronous clock. Therefore, changing the timer period will change the transfer speed. When the bits are

(11), the internal clock ϕ divided by 4 becomes the clock. Bits 2 and 3 decide whether parts of P3 will be used as a serial I/O or not. When bit 2 is "1", P3₆ becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from P3₆. If the external synchronous clock is selected, the clock is input to P3₆. And P3₅ will be a serial output and P3₄ will be a serial input. To use P3₄ as a serial input, set the directional register bit which corresponds to P3₄, to "0". For more information on the directional register, refer to the I/O pin section.

To use the serial I/O, bit 2 needs to be set to "1", if it is "0" $P3_6$ will function as a normal I/O. Bit 3 determines if $P3_7$ is




Fig. 9 Block diagram of serial I/O

M37410M3-XXXFP M37410M4-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

used as an output pin for the receive data ready signal (bit 3="1", $\overline{S_{BDY}}$) or used as a nomal I/O pin (bit 3="0").

The function of serial I/O differs depending on the clock source; external clock or internal clock.

Internal clock — The $\overline{S_{RDY}}$ signal becomes "H" during transmission or while dummy data is stored in the serial I/O register. After the falling edge of write signal, the $\overline{S_{RDY}}$ signal becomes low signaling that the M37410M3-XXXFP is ready to receive the external serial data. The $\overline{S_{RDY}}$ signal goes "H" at the next falling edge of the transfer clock. The serial I/O counter is set to 7 when data is stored in the serial I/O register. At each falling edge of the transfer clock, serial data is output to P3₅. During the rising edge of this clock, data can be input from P3₄ and the data in the serial I/O

register will be shifted 1 bit. Data is output starting with the LSB. After the transfer clock has counted 8 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interrupt request bit will be

External Clock — If an external clock is used, the interrupt request bit will be set after the transfer clock has counted 8 times but the transfer clock will not stop. Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 250kHz at a duty cycle of 50%.

Timing diagrams are shown in Figure 10, and connection between two M37410M3-XXXFP's are shown in Figure 11.




Fig. 10 Serial I/O timing




Fig. 11 Example of serial I/O connection




Fig. 12 Structure of serial I/O mode register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

LCD CONTROLLER/DRIVER

The M37410M3-XXXFP has internal LCD controllers and drivers. A Block Diagram of LCD circuit is shown in Figure 15. The terminals for LCD consist of 4 common-pin and 24 segment-pin. $SEG_{12} \sim SEG_{15}$ are in common with input P4. Also $SEG_{16} \sim SEG_{23}$ are in common with $IN_0 \sim IN_7$. These are selected by bit $3 \sim 7$ of the LCD segment control register (00F4₁₆ address). Two biases (1/2 and1/3) can also be selected. When bit 2 of the LCD mode register is "1", 1/2 bias is selected. When bit 2 is "0", 1/3 bias is selected. 1,1/2,1/3, or 1/4 duty cycle can also be selected. When bits 0 and 1 of the LCD mode register (LM₀, LM₁) is n, the

duty ratio is 1/(n+1).

Address $00C0_{16} \sim 00CB_{16}$ is the designated RAM for the LCD display. When 1s' are written to these addresses, the corresponding segments of the LCD display panel are turned on. A map of the LCD display RAM is shown in Figure 13.

The ON/OFF function for the LCD controller is controlled by bit 3 of the LCD mode register (LM_3). When this bit is "1" all the segments of the LCD are turned on. When this bit is "0" all the segments are turned off.

The structure of the LCD mode register is shown in Figure

C0 C1 C2 C3 C4 C5 C6	1 3 5 7 9 11 13	1 3 5 7 9 11	1 3 5 7 9 11	1 3 5 7 9	0 2 4 6 8	0 2 4 6 8	0 2 4 6 8	0 2 4 6 8
C2 C3 C4 C5 C6	5 7 9 11 13	5 7 9 11	5 7 9 11	5 7 9	4 6 8	4 6 8	4 6 8	4 6 8
C3 C4 C5 C6	7 9 11 13	7 9 11	7 9 11	7 9	6 8	6 8	6 8	6
C4 C5 C6	9 11 13	9	9	9	8	8	8	8
C5 C6	11 13	11	11					
C6	13			11	10	10	10	
		13	12			, , 0	10	. 10
C7			13	13	12	12	12	12
	15	15	15	15	14	14	14	14
C8	17	17	17	17	16	16	16	16
C9	19	19	19	19	18	18	18	18
CA	21	21	21	21	20	20	20	20
СВ	23	23	23	23	22	22	22	22
	COM3	COM2	COM	COM	COM3	COM2	COM	COMo

Fig. 13 Map of RAM for LCD segment




Fig. 14. Structure of LCD mode register

Fig.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

15 Block diagram Data bus 8 8 of LCD LM3 LM2 LM1 LM0 00CB₁₆address SC7 SC6 SC5 SC4 SC3 00C6₁₆ address 00C7₁₆ address 00C9₁₆ address 00C0₁₆ address 00C816 address bit bit bit bit bit bit control circuit 01234567 01234567 01234567 01234567 01234567 01234567 <-LCDCK Timing Controller 1/2, 1/3 Segment Segment Segment Segment Segment Segment Segment Bias Com-mon Driver Com-mon Driver Com-mon Driver Driver Driver Driver Driver Driver Driver Driver Driver Controller P4 Input Buffer conversion SEG₁₁ SEG₁₂ SEG₁₃ SEG₁₄ /P4₃ /P4₂ /P4₁ V_{SS} V_{L1} V_{L2} V_{L3} COM₀ COM₁ COM₂ COM₃ SEG₂₂ SEG₁₅ SEG₁₆ SEG₁₇ SEG₂₃ SEG₁₀ SEG₀ SEG₁ /P4₀ /IN₇ /IN₁



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

A-D CONVERTER

The A-D converter circuit is shown in Figure 16. The analog input ports of the A-D converter $(IN_0 \sim IN_7)$ are in common with in the input ports of the data bus.

The segment control register is located at address 00F4₁₆. One of the eight analog inputs is selected by bits 0, 1 and 2 of this register. The IN pins, not to use as analog input, uses as LCD segment output.

Bit 0, 1 and 2, and corresponding to analog input pin is shown in Figure 17. A-D conversion is accomplished by first selecting bit 0 and 1 of the A-D control register (address $00F2_{16}$) for the source of V_{REF} . And also the analog input pin is chosen by the analog input select bit of the segment control register. A-D conversion starts by writing a dummy data to the A-D register (address $00EF_{16}$) or changing the input level from SIG pin "H" to "L". When A-D conversion is finished, an interrupt is generated. After A-D interrupt is accepted, the result of A-D conversion can be read from the A-D register.




Fig. 17 Structure of segment control register




Fig. 16 A-D converter circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

KEY ON WAKE UP

"Key on wake up" is one way of returning from a power down state caused by the STP or WIT instruction.

When the key on wake up option of port P2 is designated and key on wake up interrupt enable bit (IC_2) is set to "1", if the key on wake up option pin of port P2 has "L" level applied, key on wake up interrupt is generated and the microcomputer is returned to the normal operating state. When the bit 4 of PWM control register (address $00F3_{16}$) is set to "1", the pulse shown in Figure 18 is outputed from

Fig. 18 Output from the SIG pin at wake up from the stop state

As shown in Figure 19, if the key matrix of active "L" to input port P2 is constructed, the microcomputer is returned to normal operating state by the key push. Refer to the section of interrupt how to use the key on wake up function. In order to enter the power down state generated by the STP or WIT instruction at the interrupt disable flag (I) is "0" and IC2 is "1", the input designated as key on wake up by option in port P2 must be all "H".






Fig. 19 Block diagram of port P2 and example of wired at used key on wake up

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

The M37410M3-XXXFP is reset according to the sequence shown in Figure 22. It starts the program from the address formed by using the content of address 3FFF₁₆ as the high order address and the content of the address 3FFE₁₆ as the low order address, when the RESET pin is held at "L" level for no less than 16 µs while the power voltage is between

4 and 5.5V and the crystal oscillator oscillation is stable and then returned to "H" level.

The internal initializations following reset are shown in Figure 20.

An example of the reset circuit is shown in Figure 21.

When the power on reset is used, the $\overline{\text{RESET}}$ pin must be input "H" after the oscillation of $X_{\text{IN}}\text{-}X_{\text{OUT}}$ becomes stable.




Fig. 20 Internal state of microcomputer at reset




Fig. 21 Example of reset circuit




Fig. 22 Timing diagram at reset

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with CMOS outputs and pull-up transistor options available. As shown in Figure 1, P0 can be accessed as memory through zero page address 00E016. Port P0's directional register allows each bit to be programmed individually as input or output. The directional register (zero page address 00E116) can be programmed as input with "0", or as output with "1". When in the output mode, the data to be output is latched to the port register and output. When data is read from the output port, the output pin level is not read, only the latched data of the port reqister is read. Therefore, a previously output value can be read correctly even though the output voltage level has been shifted up or down. Port pins set as input are in the high impedance state so the signal level can be read. When data is written into the input port, the data is latched only to the output register and the pin still remains in the high impedance state.

(2) Port P1

Port P1 has the same function as P0 but the output structure is N-ch open drain.

(3) Port P2

Port P2 has the same function as P0. Following the execution of STP or WIT instruction, key matrix with port P2 can be used to generate the interrupt to bring the microcomputer back in its normal state. The pin to be used as the key on wake up must be with key on wake up option and its value in directional register must be "0".

(4) Port P3

Port P3 has the same functions P0 except that part of P3 is common with the serial I/O, output of timer4, clock oscillation of timer clock and interrupt input. The output is N-channel open drain. When P3 $_0$ and P3 $_1$ pins are used for X_{CIN} input, pull-up is inhibited.

(5) Port P4

Port P4 is an 4-bit input port which can be used as a segment output port. At reset, this port is pull-up to V_{L3} . Just after the reset, this port becomes high-impedance state. When port P4 is used as input port, the pull-up option to these pins are inhibits.

(6) Port P5

Port P5 has the same functions as P0 except that part of P5 is common with the counter input pin, SIG pin, and PWM output pin. The output is N-channel open drain output.

- (7) Segment output(SEG₀~SEG₁₁)
 - These ports drive and control the LCD segments. At reset, these output the level of V_{L3} .
- (8) Analog input(IN₀~IN₇)

This is a port for an analog input of A-D converter. This can be used as the segment output. At reset, it is pull-

up to V_{L3} . Just after the reset, this becomes high-impedance state.

- (9) Common output(COM₀~COM₃)
 - These port provides output drive and control for the LCD common lines. At reset, this outputs the level of V.
- (10) Power Supply for LCD(V_{L1}~V_{L3}) Supplies power to the LCD terminals.
- (11) INT.

The INT_1 pin is an interrupt input pin. The INT_1 interrupt request bit (bit 7 of address $00FE_{16}$) is set to "1" when the input level of this pin changes from "H" to "L" (or "L" to "H"). This input level is read in the bit 7 of serial I/O mode register (addresss $00F6_{16}$).

(12) INT₂(P3₂/INT₂)

The INT_2 pin is an interrupt input pin common with $P3_2$. When $P3_2$'s directional register is set for input ("0"), this pin can be used as an interrupt input. The INT_2 interrupt request bit (bit 3 of address $00EB_{16}$) is automatically set to "1" when the input level of this pin changes from "H" to "L" (or from "L" to "H").

(13) $INT_3(P5_0/INT_3)$

The INT₃ pin is an interrupt input pin common with P5₀. The other functions are the same as INT₂.






Fig. 23 Block diagram of ports P0~P2, P3₂ and P5₀




Fig. 24 Block diagram of Port P3 and P4




Fig. 25 Block diagram of analog input port IN, INT₁, RESET

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATING CIRCUIT

The M37410M3-XXXFP has two internal clock generators. Figure 28 shows a block diagram of the clock generator. Normally, the frequency applied to the clock input pin $X_{\rm IN}$ divided by four is used as the internal clock (timing output) ϕ . Serial I/O mode register bit 5 can be used to switch the internal clock ϕ to 1/2 the frequency applied to the clock input pin $X_{\rm CIN}$. In this case, the pull-up option to these pins are inhibited

These signals can also be changed via bit5 (LM $_{\rm S}$) and bit6 (LM $_{\rm G}$) of the LCD mode register. When LM $_{\rm G}$ and LM $_{\rm S}$ are [00], the internal clock is chosen X $_{\rm IN}$ /16. When they are [01], the internal clock is chosen X $_{\rm IN}$ /4. When they are [10] and [11], the internal clock is X $_{\rm CIN}$ /2. The one of clock X $_{\rm IN}$ and clock X $_{\rm CIN}$, isn't in use for the internal clock (none system clock), stops when the bit6 (SM $_{\rm G}$) of serial I/O mode register is "0". In order to restart the clock as the internal clock, SM $_{\rm G}$ is set to "1" and wait until the oscillation becomes stability by the software then the internal clock is chosen LM $_{\rm G}$ and LM $_{\rm S}$.

Figure 26 shows a circuit exmple using a ceramic (or crystal) oscillator. Use the manufacturer's recommended values for constants such as capacitance which is unique for each oscillator, when using an external clock signal, input from the $X_{\text{IN}}(X_{\text{CIN}})$ pin and leave the $X_{\text{OUT}}(X_{\text{COUT}})$ pin open. A circuit example is shown in Figure 27.

The M37410M3-XXXFP has two low power consumption modes, stop and wait. The microcomputer enters a stop mode when the STP instruction is executed. The oscillator (both $X_{\rm IN}$ clock and $X_{\rm CIN}$ clock) stops with the internal clock ϕ held at "H" level. In this case timer 1 and timer 2 are forcibly connected and $\phi/4$ is selected as timer 1 input. When restarting oscillation, set the suitable value for timer 1 and timer 2 in order to enable the oscillator to stabilize. Before executing the STP instruction, the timer 1 count stop bit must be set to supply ("0"), Timer 2 interrupt enable bit (IF1₄) of interrupt request distinguish register 1 must be set to enable ("1"), Timer 2 interrupt enable bit (TC₆) of timer control register must be set to disable ("0").

Oscillation is restarted (reset stop mode) when INT_1 , INT_2 , or INT_3 interrupt is received. The interrupt enable bit of the interrupt used to reset the stop mode must be set to "1". When restarting oscillation with an interrupt, the internal clock ϕ is held "H" until timer 2 overflows and is not supplied to the CPU. When oscillation is restarted by reset, "L" level must be applied to the RESET pin until the oscillation stabilizes because no wait time is generated.

The microcomputer enters a wait mode when WIT instruction is executed. The internal clock ϕ stops at "H" level, but the oscillator does not stop. ϕ is re-supplied (wait mode reset) when the processor is reset or when it receives an interrupt. Instructions can be executed immediately because the oscillator is not stopped. The interrupt enable bit of the interrupt used to reset the wait mode must be set to

"1" before executing the WIT instruction.

When the interrupt is accepted and after the interrupt subroutine is executed, the next instruction to STP or WIT is executed. It is possible to cancel stop and wait mode by reset. In this case, the execution is started from the address is set to reset vector.

Transition of states for the system clock is shown in Figure 29. The change order of the internal clock is shown in Figure 29.

When STP instruction is executed from the states of A, B, C, D and E, it will be the same state as H (stop state). If the interrupt is executed in stop state, it will return the state before STP instruction is executed.




Fig. 26 External ceramic resonator circuit




Fig. 27 External clock input circuit




Fig. 28 Block diagram of clock generating circuit




Fig. 29 Transition of states for the system clock

M37410M3-XXXFP M37410M4-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROGRAMMING NOTES

- (1) The frequency ratio of the timer is 1/(n+1).
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those insructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) When the timer 4 and the timer 5 are used at event counter mode, read the contents of these timers either while the input of these timers are not changing or after timer 4, 5 count stop bit (bit 6 of address 00F8₁₆) is set to "1".
 - Also, when the timer 1, timer 2, or timer 3 is input the clock except $\phi/4$ or it divided by timer, control the same as above.
- (4) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- A NOP instruction must be used after the exection of a PLP instruction.
- (6) When LCD trun-on bit (bit 3 of address 00F5₁₆) of the LCD mode register is "1", don't stop the timers or count source for timers.
- (7) The timer 1 and timer 2 must be set the necessary value immediately before the execution of a STP instruction.
- (8) When the interrupt is processed, confirm the interrupt enable bit is enable state after into the interrupt routine. If so, check the request flag after that.
- (9) The change of system clock of X/16→X_C/2→X/4 and X/4→X_C/2→X/16 are inhibited.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mark specification form
- (3) ROM data EPROM 3sets Write the following option on the mask ROM confirmation form.
- · Port P0 pull-up transistor bit
- · Port P1 pull-up transistor bit
- Port P2 pull-up transistor bit
- · Port P3 pull-up transistor bit
- · Port P4 pull-up transistor bit
- · Port P5 pull-up transistor bit
- · Port P2 key on wake up

M37410M3-XXXFP M37410M4-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		−0.3~7	V
Vı	Supply voltage for LCD V _{L1} ~V _{L3}	V _{L1} <v<sub>L2<v<sub>L3</v<sub></v<sub>	-0.3~V _{cc} +0.3	V
Vı	Input voltage P0 ₀ ~P0 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ , P3 ₁ , P4 ₀ ~P4 ₃ , IN ₀ ~IN ₇ , V _{REF} , X _{IN}		-0.3~V _{cc} +0.3	V
Vı	Input voltage CNV _{SS}		−0.3~7	V
Vı	Input voltage INT ₁ , RESET, P1 ₀ ~P1 ₇ , P3 ₂ ~P3 ₇ , P5 ₀ ~P5 ₇		-0.3~10	V
Vo	Output voltage P0 ₀ ~P0 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ , P3 ₁ , COM ₀ ~COM ₃ , SEG ₀ ~SEG ₂₃ , X _{OUT}		-0.3~V _{cc} +0.3	V
Vo	Output voltage P1 ₀ ~P1 ₇ , P3 ₂ ~P3 ₇ , P5 ₀ ~P5 ₇		-0.3~10	V
Pd	Power Dissipation	T _a = 25℃	300	mW
Topr	Operating temperature	·	-20~75	°C
Tstg	Storage temperature		-40~125	°C

RECOMMENDED OPERATING CONDITIONS (V_{cc}=2.5~5.5V, V_{ss}= 0 V, T_a=-20~75°C, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Unit	
	Farameter	Conditions	Min.	Nom.	Max.	Unit	
		$f(X_{IN}) = 8 \text{ MHz High-speed mode (Note 2)}$	4.5		5.5		
Vcc	Supply voltage (Note 1)	f(X _{IN})= 8 MHz Low-speed mode or	2, 5			V	
	·	$f(X_{IN}) = 2 MHz High speed mode$	2.5		5.5		
V _{SS}	Supply voltage			0		V	
V _{IH}	"H" input voltage P0 ₀ ~P0 ₇ , P3 ₀ , P3 ₁ , P4 ₀ ~P4 ₃ ,		0.7V _{CC}		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
V 1H	X _{IN} , CNV _{SS} (Note 3)	X _{IN} , CNV _{SS} (Note 3)			V _{CC}	V	
V _{IH}	"H" input voltage P2 ₀ ~P2 ₇		0.8V _{CC}		Vcc	V	
V_{IH}	"H" input voltage P1 ₀ ~P1 ₇ , P3 ₃ ~P3 ₇ , P5 ₁ ~P5 ₇ , S _{IN}		0.7V _{CC}		10	V	
V	"H" input voltage P32, P50, INT1, INT2, INT3,		0.8V _{CC}		10	V	
V _{IH}	CNT ₁ , CNT ₂ , SIG, CLK		0.0VCC		10	V	
V _{IH}	"H" input voltage RESET, X _{IN} , X _{CIN}		$0.85V_{\rm cc}$		10	V	
VIL	"L" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ , P3 ₁		0		0.3V _{CC}	V	
VIL.	P3 ₃ ~P3 ₇ , P4 ₀ ~P4 ₃ , P5 ₁ ~P5 ₇ , S _{IN}		0		0.3000	· · · · · · · · · · · · · · · · · · ·	
V_{1L}	"L" input voltage P2 ₀ ~P2 ₇ , P3 ₂ , P5 ₀ , INT ₁ , INT ₂ , INT ₃ ,		0		0. 2V _{CC}	V	
	CNT ₁ , CNT ₂ , SIG, CLK				.0. 2 V GC		
VIL	"L" input voltage RESET, X _{IN} , X _{CIN}		0		0.15V _{CC}	V	
I _{OH}	"H" output current P0 ₀ ~P0 ₇ , P2 ₀ ~P2 ₇ , X _{OUT} (Note 4)				-1	mA	
	"L" output current P0 ₀ ~P0 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇						
I_{OL}	P5 ₀ ~P5 ₇ , X _{OUT} , PWM0~PWM3,				1	mΑ	
	T, S _{OUT} , CLK, S _{RDY} , SIG (Note 5)						
loL	"L" output current P1 ₀ ~P1 ₇ (Note 6)	V _{CC} =4.5∼5.5V			20	mA	
f(X _{IN})	Clock oscillating frequency		0.2		8.2	MHz	
f(X _{CIN})	Clock oscillating frequency for clock function		30		50	kHz	

Note 1 When only maintaining the RAM data, minimum value of V_{CC} is 2 V.

- 2 We say the high-speed mode, when the system clock is chosen X_{IN}/4, and the low-speed mode, when the system clock is chosen X_{IN}/16.
- 3 When P3₁ is used as X_{CIN} , V_{IH} and V_{IL} of P3₁ is $0.85V_{CC} \le V_{IH} \le V_{CC}$ and $0 \le V_{IL} \le 0.15V_{CC}$.
- 4 The total I_{OH}(peak) of port P0, P2 and X_{OUT} is less than 35mA.
 5 The total I_{OH}(peak) of port P0, P2, P3 and P5 is less than 32mA.
- 6 The total peak current of I_{OL} of port P1 is less than 80mA and the average current of total I_{OL} of port P1 is less than 40mA.

M37410M3-XXXFP M37410M4-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERICS ($V_{ss}=0$ V, $T_a=-20\sim75^{\circ}\text{C}$ f(X_{IN})= 8 MHz, unless otherwise noted)

V _{OH} "H" output voltage P0 ₀ ~P0, P2 ₀ ~P2; V _{CC} =SV, I _{OH} =−0.5mA	Symbol	Parameter		Test conditions		Limits			Unit	
Voh	Symbol					Min.	Тур.	Max.	UIII	
Voc=3V, low=-0.3mA	V _{OH}	"H" output voltage P0 ₀ ~P0 ₇ , P2 ₀ ~P2 ₇		V _{CC} =5V, I _{OH} =-0.5mA		4			V	
Void "H" output voltage Xour Voc=3V, Ion=-0.1mA 2.4				V _{CC} =3V, I _{OH} =-0.3mA		2.4				
Voc	Vou	"H" output voltage X _{OUT}		V _{CC} =5V, I _{OH} =-0.3mA		4			V	
Vol. P50~P57, T, Soutr, CLK, Voc. = SV, IoL=INM O. 6 Vol. "L" output voltage P10~P17 Voc. = SV, IoL=10mA O. 6 Vol. "L" output voltage P10~P17 Voc. = SV, IoL=10mA O. 6 Voc. = SV, IoL=0.3mA O. 6 Voc. = SV, IoL=0.3mA O. 6 Voc. = SV, IoL=0.1mA O. 6 Voc. = SV O. 7 Voc. = SV O. 7 Voc. = SV O. 5	*OH			$V_{CC}=3V, I_{OH}=-0.1m$	2.4					
Voc	Vol			V _{CC} =5V, I _{OL} =1mA				1	v	
Vol. "L" output voltage P10~P17 Voc=3V, lot=10mA 1.5 Voc=3V, lot=0.3mA 1 Voc=3V, lot=0.1mA 0.6 Voc=3V, lot=0.1mA 0.6 Voc=3V, lot=0.1mA 0.6 Voc=3V Voc=3V 0.5 Voc=3V 0.5 Voc=3V Voc=3V 0.5 Voc=3V Voc=3V Voc=3V 0.5 Voc=3V Voc=5V Voc=5V Voc=5V Voc=5V Voc=5V Voc=5V Voc=5V Voc=3V Voc=5V Voc=3V Vo	.02			V _{CC} =3V, I _{OL} =0.5mA			i	0.6	•	
V _{CC} =3V, I _{OL} =10mA 1.5 V _{CC} =5V, I _{OL} =0.3mA 1 V _{CC} =5V, I _{OL} =0.3mA 0.6 V _{T+} -V _{T-} Hysteresis INT ₁ , INT ₂ , INT ₃ , CLK, CNT ₁ , CNT ₂ , SIG, S _{IN} , P2 ₀ ~P2 ₇ , X _{CIN} V _{CC} =5V V _{CC} =3V 0.5 V _{T+} -V _{T-} Hysteresis RESET V _{CC} =5V 0.5 V _{T+} -V _{T-} Hysteresis X _{IN} V _{CC} =5V 0.5 V _{T+} -V _{T-} Hysteresis X _{IN} V _{CC} =5V 0.5 V _{T+} -V _{T-} Hysteresis X _{IN} V _{CC} =5V 0.5 V _{CC} =3V 0.35 0.35 V _{CC} =3V 0.35 0.35 V _{CC} =3V 0.35 0.35 V _{CC} =3V V _{CC} =3V 0.35 I _{IL} "L' input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , P5 ₀ ~P5 ₇ without pull-up T _Γ , (Note 1), N ₀ ~IN ₁ , NI ₁ , RESET, X _N V _{CC} =5V V ₁ =0V V _{CC} =3V V ₁ =0V 0.35 I _{IH} "H" input current P0 ₀ ~P0 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ , P3 ₁ V _{CC} =5V V ₁ =5V V _{CC} =3V V ₁ =3V 3 M ₁ M ₂ M ₂		"L" output voltage P1 ₀ ~P1 ₇		V _{CC} =5V, I _{OL} =20mA				2	v	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	VoL			V _{CC} =3V, I _{OL} =10mA				1.5	1 V	
V _{T+} -V _{T-}				V _{CC} =5V, I _{OL} =0.3mA				1	V	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{OL}	L output voltage X _{OUT}		V _{CC} =3V, I _{OL} =0.1mA				0.6	1 "	
V _{T+} -V _{T-}	V V			V _{cc} =5V			0.7		V	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{T+} V _{T-}			V _{CC} =3V		0.5		1 '		
V _{CC} =3V	V V	`		V _{cc} =5V			2			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{T+} -V _{T-}	Hysteresis HESE1		V _{CC} =3V			1.2		\ \ \	
I	· · ·	Hysteresis X _{IN}		V _{cc} =5V			0.5		,	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{T+} V _{T-}			V _{CC} =3V			0.35		V	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		$P4_0 \sim P4_3$, $P5_0 \sim P5_7$ without pull-up T _r , (Note 1),						-5		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I _{IL}								μA	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				V _{CC} =3V V _I =0V				-3		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I							·	Δ	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	'IH			V _{cc} =3V V _i =3V				3		
CNT2, SIG, RESET, SIN, CLK		INT ₁ , INT ₂ , INT ₃ , CNT ₁ , CNT ₂ , SIG, RESET, S _{IN} , CLK							l	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	I _{IH}								μА	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$										
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	R _{PL}								kΩ	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					1	60		240		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						ļ			Ω - kΩ	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				V _{L3} =V _{CC}		ļ				
$I_{CC} = \begin{cases} \text{Supply current} & \text{at operation} & \frac{I(X_{\text{IN}}) = 8\text{MHz High-speed mode V}_{\text{CC}} = 5\text{V}}{I(X_{\text{IN}}) = 32\text{kHz, V}_{\text{CC}} = 3\text{V}} & 18 & \mu \\ \text{at wait mode} & I(X_{\text{IN}}) = 32\text{kHz, V}_{\text{CC}} = 3\text{V}} & 4 & \mu \end{cases}$						<u> </u>				
I _{CC} Supply current at operation	Icc		at operation	· · · · · · · · · · · · · · · · · · ·		 		 	mA	
Icc Supply current at wait mode $f(X_{IN})=32kHz, V_{CC}=3V$ 4		Supply current							μΑ	
			at wait mode							
l at stop mode l lo=ZbC			at stop mode	T _a =25°C	-		0.1	 	μΑ	
	Vou	RAM retention voltage		.a 200		2	 •••	5.5	V	

Note 1: Also the same when each port is used as INT_2 , INT_3 , CNT_1 , CNT_2 , SIG, S_{IN} and X_{CIN} , respectively.

M37415M4-XXXFP Notice: This is not a final enecification Some parametric limits are subject to change.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M37415M4-XXXFP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 80-pin plastic molded QFP. This single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction set, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

This microcomputer is also suitable for applications which require controlling LCDs and generating DTMF.

DI	STINCTIVE FEATURES
•	Number of basic instructions 69
•	Memory size
	ROM 8192 bytes
	RAM······ 512 bytes
	RAM for display LCD······16 bytes
0	Instruction executing time
	minimum instructions, at 3.2 MHz frequency \cdots 2.5 μ s
	minimum instructions, at 1.6MHz frequency ······ 5μs
	minimum instructions, at 800kHz frequency \cdots 10 μ s
	minimum instructions, at 400kHz frequency \cdots 20 μ s
•	Single power supply
	$f(X_{IN}) = 400kHz$, or $800kHz \cdots 2.5 \le V_{CC} \le 5.5V$
	$f(X_{IN}) = 1.6MHz$, or $3.2MHz \cdots 4.5V \le V_{CC} \le 5.5V$
0	Power dissipation
	normal operation mode (at 3.2MHz frequency)
	···4.0mA (DTMF output V _{CC} =5.0V typ.)
	···3.0mA (DTMF off V _{CC} =5.0V typ.)
	low-speed operation mode (at 32kHz frequency for
	clock function)
	\cdots 45 μ A (V _{CC} =5.0V typ.)


\cdots 3.0mA (DTMF off V_{CC} =5.0V typ.)
low-speed operation mode (at 32kHz frequency for
clock function)
45μA (V _{CC} =5.0V typ.)
stop mode (at 25°C) ························ 1μ A (max.)
RAM retention voltage (stop mode) $\cdots 2V \le V_{RAM} \le 5.5V$
Subroutine nesting64 levels (max.)
Interrupt ······8 types, 5 vectors
8-bit timer ············3 (2 when used as serial I/O)
16-bit timer ·······1 (Two 8-bit timers makes one set)
Programmable I/O ports
(Ports P0, P1, P2, P3)32
Input port (Port P4)8
Serial I/O (8-bit)1
DTMF (Dual-Tone Multi-Frequency) generator ··· Built-in
LCD controller/driver
(1/2, 1/3, bias, 1/2, 1/3, 1/4 duty)
segment output·····32
common output ······ 4
resistor for LCD power supplyBuilt-in

Two clock generator circuits (One is for main clock, the

APPLICATION

Home telephone, Multi function telephone

other is for clock function.)



M37415M4-XXXFP BLOCK DIAGRAM

SINGLE-CHIP

8-BIT

CMOS

MICROCOMPUTER



MITSUBISHI MICROCOMPUTERS M37415M4-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M37415M4-XXXFP

	Parameter		Functions	
Number of basic instruction	ons		69	
			2.5 µs (minimum instructions, at 3.2MHz frequency)	
			5μs (minimum instructions, at 1.6MHz frequency)	
Instruction execution time			10μs (minimum instructions, at 800kHz frequency)	
			20μs (minimum instructions, at 400kHz frequency)	
Clock frequency			3. 2MHz, 1. 6MHz, 800kHz, 400kHz	
	ROM		8192 bytes	
Memory size	RAM		512 bytes	
	RAM for display LCD		16 bytes	
	P0, P1, P2, P3	1/0	8-bit×4	
	P4	Input	8-bitX1 (Port P4 are in common with SEG)	
Input/Output ports	SEG	LCD output	32-bit×1	
	СОМ	LCD output	4-bit×1	
Serial I/O			8-bit×1	
			8-bit timer×3 (×2, when serial I/O is used)	
Timers			16-bit timer×1 (combination of two 8-bit timers)	
	Bias		1/2, 1/3, bias selectable	
	Duty ratio		1/2, 1/3, 1/4 duty selectable '	
LCD controller/driver	Common output		4	
	Segment output		32(SEG ₂₄ ~SEG ₃₁ are in common with port P4)	
Subroutine nesting			64 (max.)	
			Two external interrupts, Three timer internal interrupts	
Interrupt		•	(or two timer, one serial I/O)	
Clock generating circuit			Two built-in circuits (ceramic or quartz crystal oscillator)	
Supply voltage			2.5~5.5V(RAM retention voltage at clock stop is 2~5.5V)	
	DTMF output	At high-speed operation V _{CC} =5V	20mW (at clock frequency f(X _{IN})=3.2MHz)	
		At high-speed		
Power dissipation		operation V _{CC} =5V	15mW (at clock frequency f(X _{IN})=800kHz)	
•	DTMF off	At low-speed		
		operation V _{CC} =5V	$255\mu W$ (at clock frequency $f(X_{CIN})=32kHz$)	
		At stop mode	5µW (max. 25℃)	
	Input/Output voltage		5V	
			$I_{OH} = -2mA(V_{OH} = 3V)$	
Input/Output	Output current		$I_{OL}=10\text{mA}(V_{OL}=2V)$	
characteristics			Pull-up current : Min30μA, Max140μA, Typ70μA	
			(V _{CC} =5V input voltage 0V)	
Operating temperature range			-10~70°C	
Device structure			CMOS silicon gate	
			80-pin plastic molded QFP	



MITSUBISHI MICROCOMPUTERS M37415M4-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{cc} V _{ss}	Supply voltage input		Power supply inputs 5V±10% to V _{CC} and 0V to V _{SS} .
CNV _{ss}	CNV _{SS} input		Connect to V _{SS} .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
XIN	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, an
Хоит	Clock output	Output	external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock source should be connected the X _{IN} pin and the X _{OUT} pin should be left open.
ĪNT₁	Interrupt input	Input	This is the highest order interrupt input pin.
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional register allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is CMOS output.
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. When serial I/O is used, P3 ₇₁ , P3 ₆ , P3 ₅ , and P3 ₄ work as $\overline{S_{RDY}}$, CLK, S _{OUT} , and S _{IN} pins, respectively. Also P3 ₃ , P3 ₂ , P3 ₁ , and P3 ₀ work as timer 3 overflow signal divided by 2 output pin (T), $\overline{INT_2}$ pin, X _{CIN} and X _{COUT} pins, respectively.
P4 ₀ ~P4 ₇	Input port P4	Input	Port P4 is an 8-bit input port and can be used as segment output pins.
VL	Voltage input for LCD	Input	This is a voltage input pin for LCD. Supply voltage is 0V≦V _L ≤V _{CC} . 0V~V _{LV} is supplied to LCD.
COM₀~ COM₃	Common output	Output	These are the LCD common output pins. At 1/2 duty, COM ₂ and COM ₃ pins are not use. At 1/3 duty, COM ₃ pin is not used.
SEG₀∼ SEG₂₃	Segment output	Output	These are LCD segment output pins.
CNTR	Counter I/O	1/0	This is an output pin for timer 4 and 5.
V _{REF}	D-A convert power supply for DTMF		Reference voltage input for A-D converter of DTMF.
Tone	DTMF output	Output	This is DTMF output pin.



BASIC FUNCTION BLOCKS

MEMORY

A memory map for the M37415M4-XXXFP is shown in Figure 1. Addresses 2000_{16} to 3FFF_{16} are assigned for the built-in ROM area which consists of 8192 bytes. Addresses 3F00_{16} to 3FFF_{16} are a special address area (special page). By using the special page addressing mode of JSR instruction, subroutines address on this page can be called with only 2 bytes. Addresses 3FF4_{16} to 3FFF_{16} are vector addresses used for the reset and interrupts (see interrupts

chapter).

Address 0000_{16} to $00FF_{16}$ are the zero page address area. By using zero page addressing mode, this area can also be accessed with 2 bytes. The use of these of these addressing methods will greatly reduce the object size required. The RAM, I/O port, timer, etc. addresses are already assigned for the zero page. Addresses 0000_{16} to $007F_{16}$ and 0100_{16} to $027F_{16}$ are assigned for the built-in RAM which consists of 512 bytes. This RAM is used as the stack during subroutine calls and interrupts, in addition to data storage.




Fig.1 Memory map

CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers are shown in Figure 2.

ACCUMULATOR(A)

The 8-bit accumulator A is the main register of the micro-computer. Data operations such as data transfer, input/out-put, etc., is executed mainly through the accumulator.

INDEX REGISTER X(X)

The index register X is an 8-bit register. In the index register X addressing mode, the value of the OPERAND added to the contents of the index register X speifies the real address. When the T flag in the processors status register is set to "1", the index register X itself becomes the address for the second OPERAND.

INDEX REGISTER Y(Y)

The index register Y is an 8-bit register. In the index register Y addressing mode, the value of the OPERAND added to the contents of the index register Y specifies the real address.

STACK POINTER(S)

The stack pointer is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subrotine calls. The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

When an interrupt occurs, the higher 8 bits of the program counter is pushed into the stack first, the stack pointer is decremented, and then the lower 8 bits of the program counter is pushed into the stack. Next the contents of the processor status register is pushed into the stack. When the return from interrupt instruction (RTI) is executed, the program counter and processor status register data is popped off the stack it reverse order from above.

The accumulator is never pushed into the stack automatically, so a Push Accumulator instruction (PHA) is provided to execute this function. Restoring the accumulator to its previous value is accomplished by the Pop Accumulator instruction (PLA). It is executed in the reverse order of the PHA instruction.

The contents of the Processor Status Register (PS) are pushed and popped to and from the stack with the PHP and PLP instructions, respectively.

During a subroutine call, only the Program Counter is pushed into the stack, Therefore, any registers that should not be destroyed should be pushed into the stack manually. To return from a subrotine call, the RTS instruction is used.




Fig.2 Register structure

PROGRAM COUNTER(PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L . The program counter is used to indicate the address of the next instruction to be executed. PC_H is only 6 bits long.

PROCESSOR STATUS REGISTER(PS)

The 8-bit PS is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flag (C), Zero flag (Z), Overflow flag (V) or the Nagative flag (N). Each bit of the register is explained below

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic Logic Unit (ALU) immediately after an opration. It is also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting and clearing this flag.

2. Zero flag (Z)

This flag is used to indicate if the immediate opration generated a zero result or not. If the result is zero, the zero flag will be set to "0". If the result is not zero, the zero flag will be set to "1".

3. Interrupt disable flag (I)

This flag is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt is accepted, this flag is automatically set to "1" to prevent from other interrupts until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is "0", the operations are executed in binary. Decimal, correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

When the BRK instruction is executed, the same operations are performed as in an interrupt. The address of the interrupt vector of the BRK instruction is the same as that of the lowest priority interrupt. The contents of the B flag can be checked to determine which condition caused the interrupt. If the BRK instruction caused the interrupt, the B flag will be "1", otherwise, it will be "0".

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i.e., operation results between memories 1 and 2 are stored in the memorry 1). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the T flag, respectively.

7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as signed binary number. When the result execeeds +127 or -128, the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the V flag. The overflow flag is reset by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or opration is negative (bit 7 is "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the N flag. There are no instructions for directly setting or resetting the N flag.



INTERRUPT

The M37415M4-XXXFP can be interrupted from eight sources; $\overline{\text{INT}_1}$, Timer 1, Timer 2, Timer 3 or Serial I/O, $\overline{\text{INT}_2}$ or key on wake up, and BRK instruction.

The value of bit 2 of the serial I/O register (address $00F6_{16}$) determines whether the interrupt is from timer 3 or from serial I/O. When the bit 2 is "1" the interrupt is from serial I/O, and when bit 2 is "0" the interrupt is from timer 3. Also, when bit 2 is "1", parts of port 3 are used for serial I/O. Bit 7 of the serial I/O register determines if an interrupt is from $\overline{INT_2}$ or from "key on wake up". When bit 7 is "0", the interrupt is from $\overline{INT_2}$. When bit 7 is "1" the interrupt is from "key on wake up" can only be used at power down by the STP or WIT instruction. These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same function as interrupt

Table 1 Interrupt vector address and priority

Interrupt	Priority	Vector address
RESET	1	3FFF ₁₆ , 3FFE ₁₆
ĪNT ₁	2	3FFD ₁₆ , 3FFC ₁₆
Timer 1	3	3FFB ₁₆ , 3FFA ₁₆
Timer 2	4	3FF9 ₁₆ , 3FF8 ₁₆
Timer 3 or serial I/O	. 5	3FF7 ₁₆ , 3FF6 ₁₆
INT ₂ or key on wake up(BRK)	6	3FF5 ₁₆ , 3FF4 ₁₆




Fig.3 Interrupt control

MITSUBISHI MICROCOMPUTERS M37415M4-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

When an interrupt is accepted, the contents of certain registers are pushed into specified locations, as discussed in the stack pointer section, and the interrupt disable flag (I) is set, and the program jumps to the address specified by the interrupt vector, and the interrupt request bit is cleared automatically. The reset interrupt is the highest priority interrupt and can never be inhibited. Expect for the reset interrupt, all interrupts are inhibited when the interrupt disable flag is set to "1". All of the other interrupts except key on wake up function can further be controlled individually via the interrupt control register shown in Figure 3 An interrupt is accepted when the interrupt enable bit and the interrupt request bit are both "1" and the interrupt disable flag is "0". The interrupt request bits are set when the following conditions occur:

- (1) When the $\overline{INT_1}$ or $\overline{INT_2}$ pins goes from "H" to "L"
- (2) When the levels any pin of P2 goes "L" (at power down mode)
- (3) When the contents of timer 1, timer 2, timer 3 or the counter of serial I/O goes to "0"
 - These request bits can be reset by a program but can not be set.

Since the BRK instruction interrupt and the $\overline{\text{INT}_2}$ interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt of if $\overline{\text{INT}_2}$ generated the interrupt.

TIMER

The M37415M4-XXXFP has five timers; timer 1, timer 2, timer 3, timer 4, and timer 5. The interrupt of timer 3 cannot be used when serial I/O is used (see serial I/O section). The count source for timer 1, timer 2, timer 3 can be selected by using bit 2, 3 and 4 of the timer control register (address 00FF $_{16}$), as shown in Figure 5. A block diagram of timer 1 through 5 is shown in Figure 4. All of the timers are down count timers and have 8-bit latches. When a timer reaches "0" and the next count pulse is input to a timer, the contents of the reload latch are loaded into the timer. The division ratio of the timers is 1/(n+1), where n is the contents of timer latch.

The timer interrupt request bit is set at the next count pulse after the timer reaches "0". The interrupt and timer control registers are located at addresses $00FE_{16}$, and $00FF_{16}$, respectively (see interrupt section). The starting and stopping of timer 1 is controlled by bit 5 of the timer control register. If bit 5 (address $00FF_{16}$) is "0", the timer starts counting. When bit 5 is "1", the timer stops.

After a STP instruction is executed, timer 2, timer 1, and the clock (ϕ divided by 4) are connected in series (regardless of the status of bit 2 though 4 of the timer control register). This state is canceled if timer 2 interrupt request bit is set to "1", or if the system is reset. Before the STP instruction is executed, bit 5 of the timer control register (timer 1, count stop bit), bit 6 of the timer control register (timer 1 interrupt enable bit), and bit 4 of interrupt control register (timer 2 interrupt enable bit) must be set to "0". For more details on the STP instruction, refer to the oscillation circuit section.



M37415M4-XXXFP




Fig.4 Block diagram of timers 1 through 5

TIMER 4 AND TIMER 5 MODES

(1) Timer mode [00].

The internal clock divided by 4 is counted. When the timer counts to "0", the interrupt request bit is set to "1", the contents of the timer latch is reloaded, and the counting starts again.

- (2) Pulse output mode [01].
 - The output level of the CNTR pin inverts each timer the timer contents to zero.
- (3) Event counter mode [10].
 - The same function is executed as that of mode "00", except that the counting source is input from the CNTR pin. The count decreased each time the CNTR input goes from "L" to "H".
- (4) Pulse width measurement mode [11].

This mode is used to measure the pulse width of a signal (between "L"s) input into the CNTR pin. The counting is done using the oscillation frequency divided by 4, and only while the CNTR pin is at a low level. When the contents of the counter reaches zero, the timer 5 overflow flag is set to "1", the timer is reloaded from the reload latch, and counting starts again. The overflow flag can be reset by writing a "0" to bit 7 of address $00F8_{16}$.

The structure of timer 4, 5 mode register is shown in Figure 6.




Fig.5 Structure of timer control register




Fig.6 Structure of timer 4, 5 mode register



PORT P3₃/TIMER 3 OUTPUT

The signal that timer 3 is divided by 2 is output from P3₃ (T), at the contents of bit 4 of the serial I/O mode register (address $00F6_{16}$) is "1".

WATCHDOG TIMER FUNCTION

Timer 4 and 5 can be used as a watchdog timer by connecting the CNTR pin and the RESET pin as shown in Figure 7, and by setting bit 4 and 5 of address $00F8_{16}$ to "01". At this time the output of the 1/2 divider counter (connected to timer 5) is initialized to "1" when data is written to timer 5. After a delay of 12.5 to 15.0 μ s (at f(X_{IN}) = 800kHz) after the reset is input, bits 4,5 and 6 of the timer 4,5 mode register are initialized to "0". The initialization program to set the watchdog timer mode should have the following sequence;

- Set the pulse output mode after writing a value to timer
 4 and 5 registers.
- (2) If the program is running correctly, the CNTR pin should never go low due to data being continuously written to timer 5. If the program sequence is interrupted timer 5 will overflow and the CNTR pin will output a "L" and retain this value until the reset is executed.
- (3) 12.5 to $17.5\mu s$ (at $f(X_{IN}) = 800kHz$) after a reset, the CNTR pin will be in high impedance state.




Fig.7 Reset circuit with the watchdog timer

SERIAL I/O

The block diagram of serial I/O is shown in Figure 8. In the serial I/O mode the receive ready signal $(\overline{S_{RDV}})$, synchronous input/output clock (CLK), and the serial I/O (S_{OUT}, S_{IN}) pins are used as P3₇, P3₆, P3₅, and P3₄, respectively. The serial I/O mode register (address $00F6_{16}$) is an 8-bit

register. Bit 0 and 1 of this register is used to select a synchronous clock source. When these bits are [00] or [01], an external clock from $P3_6$ is selected. When these bits are [10], the overflow signal divided by two from timer 3 becomes the synchronous clock. Therefore, changing the timer period will change the transfer speed. When the bits are [11], the internal clock ϕ divided by 4 becomes the clock.




Fig.8 Block diagram of serial I/O

Bits 2 and 3 decide whether parts of P3 will be used as a serial I/O or not. When bit 2 is "1", $P3_6$ becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from $P3_6$. If the external synchronous clock is selected, the clock is input to $P3_6$. And $P3_5$ will be a serial output, and $P3_4$ will be a serial input. To use $P3_4$ as a serial input, set the directional register bit which corresponds to $P3_4$, to "0". For more information on the directional register, refer to the I/O pin section.

To use the serial I/O, bit 2 needs to be set to "1", if it is "0" $P3_6$ will function as a normal I/O. Interrupts will be generated from the serial I/O counter instead of timer 3. Bit 3 determines if $P3_7$ is used as an output pin for the receive data ready signal (bit 3="1", \overline{S}_{RDY}) or used as a normal I/O pin (bit 3="0").

The function of serial I/O differs depending on the clock source; external clock or internal clock.

Internal Clock- The \overline{S}_{RDY} signal becomes "H" during transmission or while dummy data is stored in the serial I/O register. After the faling edge of write signal, the \overline{S}_{RDY} signal

becomes low signaling that the M37415M4-XXXFP is ready to receive the external serial data. The $\overline{S_{\text{RDY}}}$ signal goes "H" at the next falling edge of the transfer clock. The serial I/O counter is set to 7 when data is stored in the serial I/O register. At each falling edge of the transfer clock, serial data is output to P35. During the rising edge of this clock, data can be input from P34 and the data in the serial I/O register will be shifted 1 bit. Data is output starting with the LSB. After the transfer clock has counted 8 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interrupt request bit will be

External Clock- If an external clock is used, the interrupt request bit will be set after the transfer clock has counted 8 times but the transfer clock will not stop. Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 50kHz at a duty cycle of 50%.

Timing diagrams are shown in Figure 9, and connection between two M37415M4-XXXFP's are shown in Figure 10.




Fig.9 Serial I/O timing




Fig.10 Example of serial I/O connection



DTMF FUNCTION

The M37415M4-XXXFP has the DTMF (Dual-Tone Multi-Frequency) output and control function. The value of bit 0, and bit 1 of DTMF register (address 00F4₁₆) determines the low frequency band value. And the value of bit 2, and bit 3 of DTMF register determines the high frequency band value. The DTMF output can be controlled by the value of bit 4, and bit 5 of the DTMF register. When bit 4 is "1" the low frequency band is output to Tone, and when bit 4 is "0" the output of low frequency band is stopped. When bit 5 is "1" the high frequency band is output to Tone, and when bit 5 is "0" the output of high frequency band is stopped.

The value of bit 6, and 7 of DTMF register determines the basic frequency. The structure of the DTMF register is shown in Figure 11. The accuracy of DTMF output value is shown in Table 2 and 3.




Fig.11 Structure of the DTMF register

Table 2 Accuracy of DTMF output (at low frequency band value)

Standard frequency value [Hz]	Output frequency value [Hz]	Deflection	Error [%]
697	694. 44	-2.555	-0.367
770	769. 23	-0.769	-0.1
852	854. 7	2.7	0.317
941	938.97	-2.033	-0.216

Table 3 Accuracy of DTMF output (at high frequency band value)

Standard frequency value [Hz]	Output frequency value [Hz]	Deflection	Error [%]
1209	1204. 8	-4. 181	-0.346
1336	1333. 3	-2,667	-0.2
1477	1470. 6	6. 412	0. 434
1633	1639. 3	6. 344	-0.389

LCD CONTROLLER/DRIVER

The M37415M4-XXXFP has internal LCD controllers and drivers. A block diagram of LCD circuit is shown in Figure 15

The terminals for LCD consist of 4 common-pin and 32 segments pin. $SEG_{24} \sim SEG_{31}$ are in common with input P4. These pins are selected by bit 4 of the LCD mode register (LM₄, address $00F5_{16}$). Two biases (1/2 and 1/3) can also be selected. When bit 2 of the LCD mode register is "1", 1/2 bias is selected. When bit 2 is "0", 1/3 bias is selected. A 1/2, 1/3, or 1/4 duty cycle can also be selected. When bits 0 and 1 of the LCD mode register (LM₀, LM₁) is n, the duty ratio is 1/(n+1).

Address $00D0_{16} \sim 00DF_{16}$ is the designated RAM for the LCD display. When 1s' are written to these addresses, the corresponding segments of the LCD display panel are turned on. A map of the LCD display RAM is shown in Figure 13. The ON/OFF function for the LCD controller is controlled by bit 3 of the LCD mode register (LM3). When this bit is "1" all the segments of the LCD are turned on. When this bit is "0" all the segments are turned off. An example circuit for each bias is shown in Figure 14 Figure 16 and Figure 17 describes the LCD driver waveforms for each bias and duty cycle.

The LCDCK timing frequency (LCD driver timing) is generated internally and the frame frequency can be determined with the following equation:

$$f(LCDCK) = \frac{(frequency of timer 1 count source)}{((timer 1 setting+1) \times 4)}$$

Frame frequency=
$$\frac{f(LCDCK)}{n}$$
; at 1/n duty




Fig.12 Structure of the LCD mode register

								-
Bit Address	7	6	5	4	3	2	1	0
D0	1	1	1	1	0	0	0	0
D1	3	3	3	3	2	2	2	2
D2	5	5	5	5	4	4	4	4
D3	7	7	7	7	6	6	6	6
D4	9	9	9	9	8	8	8	8
D5	11	11	11	11	10	10	10	10
D6	13	13	13	13	12	12	12	12
D7	15	15	15	15	14	14	14	14
D8	17	17	17	17	16	16	16	16
D9	19	19	19	19	18	18	18	18
DA	21	21	21	21	20	20	20	20
DB	23	23	23	23	22	22	22	22
DC	25	25	25	25	24	24	24	24
DD	27	27	27	27	26	26	26	26
DE	29	29	29	29	28	28	28	28
DF	31	31	31	31	30	30	30	30
	COM3	COM2	COM	сомо	COM3	COM2	COM	COMo
* Numbe	*Number in data memory area indicates corresponding segment.							

Fig. 13 Map of RAM for LCD segment




Fig.14 Example of circuit at 1/3 bias, 1/2 bias




Fig.15 Block diagram of LCD control circuit




Fig.16 LCD drive waveform (at 1/2 bias)




Fig.17 LCD drive waveform (at 1/3 bias)



KEY ON WAKE UP

"Key on wake up" is one way of returning from a power down state caused by the STP or WIT instruction. If any terminal of port P2 has a "L" level applied, after bit 7 of the serial I/O mode register (SM₇) is set to "1", an interrupt is generated and the microcomputer is returned to the normal operating state. As shown in Figure 18, a key matrix can be connected to port P2 and the microcomputer can be retuned to a normal state by pushing any key.

The key on wake up interrupt is common with the $\overline{\text{INT}_2}$ interrupt. When SM₇ is set to "1", the key on wake up function is selected. However, key on wake up cannot be used in the normal operating state. When the microcomputer is in the normal operating state, both key on wake up and $\overline{\text{INT}_2}$ are invalid.

In order to enter the power down state generated by the STP or WIT instruction at the interrupt disable flag (I) is "0" and SM_7 is "1", all of port P2 must be input "H"




Fig.18 Block diagram of port P2 and P32, and example of wired at used key on wake up

RESET CIRCUIT

The M37415M4-XXXFP is reset according to the sequence shown in Figure 21. It starts the program from the address formed by using the content of address 3FFF₁₆ as the high order address and the content of the address 3FFF₁₆ as the low order address, when the RESET pin is held at "L" level for at least 8 rising edges of X_{IN} while the power voltage is

in the recommended oprating condition and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 19

An example of the reset circuit is shown in Figure 20. When the power on reset is used, the $\overline{\text{RESET}}$ pic must be held "L" unitil the oscillation of X_{IN} - X_{OUT} becomes stable.




Fig.19 Internal state of microcomputer at reset




Fig.20 Example of reset circuit




Fig.21 Timing diagram at reset



MITSUBISHI MICROCOMPUTERS M37415M4-XXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with CMOS outputs and pull-up transistor options available. As shown in Figure 1, P0 can be accessed as memory through zero page address 00E016. Port P0's directional register allows each bit to be programmed individually as input or output. The directional register (zero page address 00E1₁₆) can be programmed as input with "0", or as output with "1". When in the output mode, the data to be output is latched to the port register and output. When data is read from the output port, the output pin level is not read, only the latched data of the port register is read. Therefore, a previously output value can be read correctly even though the output voltage level has been shifted up or down. Port pins set as input are in the high impedance state so the signal level can be read. When data is written into the input port, the data is latched only to the output register and the pin still remains in the high impedance state.

- (2) Port P1
 - Port P1 has the same function as P0.
- (3) Port P2

Port P2 has the same function as P0. Following the execution of STP or WIT instruction. P2 can be used to generate the "wake up mode". This mode is used to bring the microcomputer back in its normal oprating mode after being in the power-down mode.

(4) Port P3

Port P3 has the same function as P0 execept that part of P3 is common with the serial I/O lines (ie. output of timer 3, input/output of timer clock, and interrupt input).

- (5) Segment output (SEG₀~SEG₂₃) These ports drive and control the LCD segments.
- (6) Port P4

Port P4 is an 8-bit input port which can be used as a LCD segment output port.

- Common output (COM₀~COM₃)
 These port provides output drive and control for the
- (8) Power supply for LCD (V_L)
 Supplies power to the LCD terminals.

LCD common lines.

(9) INT₁

The $\overline{\text{INT}_1}$ pin is an interrupt pin. The $\overline{\text{INT}_1}$ interrupt request bit (bit 7 of address 00FE_{16}) is set to "1" when the input level of this pin changes from "H" to "L". This input level is read into bit 1 of the timer 4 and 5 mode register (address 00F8_{16}).

(10) INT₂ (INT₂/P3₂)

The $\overline{INT_2}$ pin is an interrupt input pin common with P3₂. When P3₂'s directional register is set for input ("0"), this pin can be used as an interrupt input. The $\overline{INT_2}$ interrupt request bit (bit 1 of address 00FE₁₆) is automatically set to "1" when the input level of this pin changes from "H" to "L".

(11) CNTR

The CNTR pin is an I/O pin of timer 4 and 5. The input level is read into bit 0 of the timer 4 and 5's mode register (address 00F8₁₆).



M37415M4-XXXFP




Fig.22 Block diagram of ports P0~P3




Fig.23 Block diagram of ports P3, P4, CNTR, and INT₁

CLOCK GENERATING CIRCUIT

The M37415M4-XXXFP has two internal clock generating circuit. Figure 26 shows a block diagram of the clock generating circuit. Normally, the frequency applied to the clock input pin $X_{\rm IN}$ divided by four is used as the internal clock (timing output) ϕ . Bit 7 of LCD mode register can be used to switch the internal clock ϕ to 1/2 the frequency applied to the clock input pin $X_{\rm CIN}$.

Figure 24 shows a circuit example using a ceramic (or cystal) oscillator. Use the manufacture's recommended values for constants such as capacitance which will differ depending on each oscillator. When using an external clock signal, input form the $X_{\rm IN}$ ($X_{\rm CIN}$) pin and leave the $X_{\rm OUT}$ ($X_{\rm COUT}$) pin open. A circuit example is shown in Figure 25. The M37415M4-XXXFP has two low power dissipation modes; stop and wait. The microcomputer enters a stop mode when the STP instruction is executed. The oscillator (both $X_{\rm IN}$ clock and $X_{\rm CIN}$ clock) stops with the internal clock ϕ

 X_{IN} clock and X_{CIN} clock) stops with the internal clock ϕ held at "H" level. In this case timer 1 and timer 2 are forcibly connected and $\phi/4$ is selected as timer 1 input. Before executing the STP instruction, appropriate values must be set in timer 1 and timer 2 to enable the oscillator to stabilize when restarting oscillation. Before executing the STP instruction, the timer 1 count stop bit must be set to supply ("0"), timer 1 interrupt enable bit and timer 2 interrupt enable bit must be set to disable ("0"), and timer 2 interrupt request bit must be set to no request ("0").

Oscillation is resarted (release the stop mode) when INT_1INT_2 , key on wake up or serial I/O interrupt is received. The interrupt enable bit of the interrupt used to release the stop mode must be set to "1". When restarting oscillation with an interrupt, the internal clock ϕ is held "H" unitil timer 2 overflows and is not supplied to the CPU. When oscillation is restarted by reset, "L" level must be kept to the RESET pin unitil the oscillation stabilizes because no wait timer is generated.

The microcomputer enters a wait mode when the WIT instruction is executed. The internal clock ϕ stops at "H" level, but the oscillator does not stop. ϕ is re-supplied (wait mode release) when the microcomputer is reset or when it receives an interrupt. Instructions can be executed immediately because the oscillator is not stopped. The interrupt enable bit of the interrupt used to reset the wait mode must be set to "1" before executing the WIT instruction.

Low power disspation operation is also achieved when the $X_{\rm IN}$ clock is stopped and tte internal clock ϕ is generated from the $X_{\rm CIN}$ clock. $X_{\rm IN}$ clock oscillation is stopped when the bit 6 of serial I/O mode register (address $00F6_{16}$) is set and restarted when it is cleared. However, the wait time until the oscillation stabilizes must be generated with a program when restaring. An "L" level must be kept to the RESET pin until the oscillation stabilizes when resetting while the $X_{\rm IN}$ clock is stopped. Figure 27 shows the transition states for the system clock.




Fig.24 External ceramic resonator circuit




Fig.25 External clock input circuit

M37415M4-XXXFP




Fig.26 Block diagram of clock generating circuit




Fig.27 External clock input circuit

≪An example of flow for system

```
Power on reset
               Clock X oscillation
operation
               Internal system clock start (X \rightarrow 1/4 \rightarrow \phi)
               Program start from RESET vector......X<sub>C</sub> oscillation(SM<sub>5</sub>=1, SM<sub>6</sub>=1)
Normal (
                            Normal program
                                                      ←Operating at 4 MHz
Operation on the clock function only
               Clock for clock function X_C power down (LM<sub>6</sub>: 0 \rightarrow 1)
               Internal clock \phi source switching X(800kHz) \rightarrow X_{CLK}(32.768kHz)(LM_7: 0 \rightarrow 1)
               Clock X halt(X<sub>C</sub> in operation)(SM<sub>6</sub>: 0)
               Internal clock halt (WIT instruction)
               Timer 1 (clock count)overflow
               Internal clock operation start (WIT instruction released)
                            Clock processing routine
                                                                 ← Operating at 32, 768kHz
               Internal clock halt (WIT instruction)
               Interrupts from \overline{INT_1}, timer 2, timer 3 or serial I/O, \overline{INT_2}, Key on wake up
Return from clock function
               Internal clock operation start (WIT instruction released)
               Program start from interrupt vector
               Unsystem clock X oscillation start (SM<sub>6</sub>: 1)
                            Oscillation rise time routine (software)
                                                                                  ←Operating at 32, 768kHz
               Internal clock \phi source switching (X_C \rightarrow X)(LM_7 : 1 \rightarrow 0)
                            Normal program
                                                      →Operating at 800kHz
R A M backup function
                            STP instruction preparation (pushing register)
                            Timer 1, and timer 2 interrupt disable, timer 2 interrupt request no request (TM_6 = 0, IM_5 = 0, IM_4 = 0)
                            Timer 1 count stop bit resetting (TM_5 = 0)
                            Clock X and clock for clock function X<sub>C</sub> halt (STP instruction)
                            RAM backup status
Return from RAM backup function
               Interrupts from INT<sub>1</sub> or serial I/O, INT<sub>2</sub>, key on wake up
               Clock X and clock for clock function X<sub>C</sub> oscillation start
               Timer 2 overflow (X/16 or X_C/8 \rightarrow timer 1 \rightarrow timer 2)
               (Automatically connected by the hardware)
               Internal system clock start (X/4 or X_C/2 \rightarrow \phi)
               Program start from interrupt vector
                            Normal program
```






Fig.28 Timing diagram of the changing system clock



PROGRAMMING NOTES

- (1) The frequency ratio of the timer is 1/(n+1).
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instruction are only valid for the contents before the modifications are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) When the timer 4 and the timer 5 are used at event counter mode, read the contents of these timers either while the input of the these timers are not changing or after timer 4, 5 count stop bit (bit 6 of address 00F8₁₆) is set to "1".
 - Also, when the timer 1, timer 2, or timer 3 is input the clock except $\phi/4$ or it divided by timer, control the same as above.
- (4) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- A NOP instruction must be used after the execution of a PLP instruction.
- (6) When LCD turn-on bit (bit 3 of address 00F5₁₆) of the LCD mode register is "1", don't stop the timers or count source for timers.
- (7) The timer 1 and timer 2 must be set the necessary value immediately before the execution of a STP instruction.
- (8) Notes on controlling the clock generation circuit
 - ① When system clock is changed $X_{IN}/4$ to $X_{CIN}/2$, set LM_7 to "1" after oscillation is stable by the software in side of clock X_C .
 - When system clock is changed X_{CIN}/2 to X_{IN}/4, set LM₇ to "0" after oscillation is stable by the software in side of clock X.
 - $\begin{tabular}{ll} \hline \begin{tabular}{ll} \hline \end{tabular} \end{ta$
 - 4 When system clock selection bit (bit 7 of address 00F5₁₆) of the LCD mode register is "1", don't set SM₅ to "0".

Just for reference, timing diagram of the changing system clock are shown in Figure 28.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation from
- (2) mark specification from
- (3) ROM data EPROM 3 sets Write the following option on the mask ROM confirmation from
- Port P0 pull-up transistor bit (see the confirmation form)
- Port P1 pull-up transistor bit (see the confirmation form)
- Port P2 pull-up transistor bit (see the confirmation form)
- Port P3 pull-up transistor bit (see the confirmation form)
- Port P3₅/S_{OUT} output type (see the confirmation form)
- CNTR pin pull up transistor (see the confirmation form)

M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M37450M2-XXXSP/FP is a single-chip microcomputer designed with CMOS sillicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or an 80-pin plastic molded OFP.

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

It is suited for office automation equipment and control devices. The low power consumption made by the use of a CMOS process makes it especially suitable for battery powered devices requiring low power consumption. It also has a unique feature that enables it to be used as a slave microcomputer.

The differences among M37450M2-XXXSP/FP, M37450M4-XXXSP/FP and M37450M8-XXXSP/FP are as shown below. The descriptions that follow describe the M37450M2-XXXSP/FP unless otherwise noted.

Type name	ROM size	RAM size
M37450M2-XXXSP/FP	4096 bytes	128 bytes
M37450M4-XXXSP/FP	8192 bytes	256 bytes
M37450M8-XXXSP/FP	16384 bytes	· 384 bytes

The number of analog input pins for the 80-pin model (FP version) is different from the 64-pin model (SP version). In addition, the 80-pin model has special pins for $\overline{\text{RD}}$, $\overline{\text{WR}}$, RESET_{OUT}, DAV_{REF}, ADV_{REF}, AV_{CC} and the 64-pin model has a special V_{REF} pin.


DISTINCTIVE FEATURES

- Instruction execution time (Shortest instruction at 10MHz) ··················0.8μs (min,)
- Single power supply ······5V±10%


- 8-bit timer (Serial I/O use) ------1
- 8 channels (QFP)
- Programmable I/O
- Output (Port D-A₁, D-A₂)2

APPLICATION

Slave controller for PPCs, facsimiles, and page printers. HDD, optical disk, inverter, and industrial motor controllers. Industrial robots and machines.








M37450M2-XXXSP/F M37450M4-M37450M8-

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

M37450M2-XXXSP BLOCK DIAGRAM

2: 8192 bytes for M37450M4-XXXSP and 16384 bytes for M37450M8-XXXSP.





MITSUBISHI MICROCOMPUTERS

M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M37450M2-XXXSP/FP, M37450M4-XXXSP/FP, M37450M8-XXXSP/FP

Parameter			Functions .
Number of basic instructions			71(69 MELPS 740 basic instructions+2)
Instruction excution time			0.8µs (minimum instructions, at-10MHz of frequency)
Clock frequency			10MHz (max.)
		ROM	4096 bytes
	M37450M2-XXXSP/FP	RAM	128 bytes
Maman, also	1407450144 VVVCD/FD	ROM	8192 bytes
Memory size	M37450M4-XXXSP/FP	RAM	256 bytes
	M37450M8-XXXSP/FP	ROM	16384 bytes
	M3/430M6-XXX5P/FP	RAM	384 bytes
	P0~P3, P5, P6	1/0	8-bit×6
Input/Output port	P4	Input	3-bit×1 (8-bit×1 for 80-pin model)
	D-A	Output	2-bit×1
Serial I/O			UART or clock synchronous
Timore			16-bit timer×3,
Timers			8-bit timer (serial I/O baud rate generator)×1
A-D converter			8-bit×3 channels (8 channels for 80-pin model)
D-A converter			8-bit×2 channels
Pulse width modulator			8-bit or 16-bit×1
Data bus buffer			1-byte input and output each
Pubrouting poeting			64-levels (max. for M37450M2)
Subroutine nesting			96-levels (max. for M37450M4, M37450M8)
Interrupts			6 external interrupts, 8 internal interrupts
			1 software interrupt ,
Clock generating circuit			Built-in (ceramic or quarts crystal oscillator)
Supply voltage			5V±10%
Power dissipation			30mW (at 10MHz frequency)
Input/Output characters	Input/Output voltage		5V
	Output current		±5mA (max.)
Memory expansion			Possible
Operating temperature range	ge		-10~70°C
Device structure			CMOS silicon gate
	M37450M2-XXXSP		
	M37450M4-XXXSP		64-pin shrink plastic molded DIP
Package	M37450M8-XXXSP		
i achage	M37450M2-XXXFP		
	M37450M4-XXXFP		80-pin plastic molded QFP
	M37450M8-XXXFP		



MITSUBISHI MICROCOMPUTERS

M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V±10% to V _{CC} , and 0V to V _{SS} .
CNVss	CNVss		Controls the processor mode of the chip. Normally connected to V _{SS} or V _{CC} .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_C conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be main tained for the required time.
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the cloc
X _{OUT}	Clock output	Output	source should be connected to the X _{IN} pin and the X _{OUT} pin should be left open.
φ	Timing output	Output	Outputs signal consisting of oscillating frequency divided by four.
SYNC	Synchronous signal output	Output	This signal is output "H" during operation code fetch and is used to control single stepping of programs.
R/W	Read/Write status output	Output	This signal determines the direction of the data bus. It is "H" during read and "L" during write.
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed a input or output. The output structure is CMOS output. The low-order bits of the address are output except in single-chip mode.
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The high-order bits of the address are output except in single-chip mode.
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. Used as data bus except in single-chip mode.
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. Serial I/O, PWM output, of event I/O function can be selected with a program.
P4 ₀ ~P4 ₂ (P4 ₀ ~P4 ₇)	Input port P4	Input	Analog input pin for the A-D converter. The 64-pin model has three pins and the 80-pin model has eight pins. They may also be used as digital input pins.
P5 ₀ ~P5 ₇	I/O port P5	1/0	Port P5 is an 8-bit I/O port and has basically the same functions as port P0. This port functions as an 8-b data bus for the master CPU when slave mode is selected with a program.
P6 ₀ ~P6 ₇	I/O port P6	1/0	Port P6 is an 8-bit I/O port and has basically the same function as port P0. Pins P6 ₃ ~P6 ₇ change to a con trol bus for the master CPU when slave mode is selected with a program. Pins P6 ₀ ~P6 ₂ may be program med as external interrupt input pins.
D-A ₁ , D-A ₂	D-A output	Output	Analog signal from D-A converter is output.
V _{REF}	Reference voltage input	Input	Reference voltage input pin for A-D and D-A converter. This pin is for 64-pin model only.
ADV _{REF}	A-D reference voltage input	Input	Reference voltage input pin for A-D converter. This pin is for 80-pin model only.
DAV _{REF}	D-A reference voltage input	Input	Reference voltage input pin for D-A converter. This pin is for 80-pin model only.
AV _{SS}	Analog power supply		Ground level input pin for A-D and D-A converter. Same voltage as V _{SS} is applied.
AV _{cc}	Analog power supply		Power supply input pin for A-D converter. This pin is for 80-pin model only. Same voltage as V _{CC} is applied in the case of the 64-pin model, AV _{CC} is connected to V _{CC} internally.



MITSUBISHI MICROCOMPUTERS

M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
RD	Read signal output	Output	Control signal output as active "L" when valid data is read from data bus. This pin is for 80-pin model only.
WR	Write signal output	Output	Control signal output as active "L" when writing data from data bus to external component. This pin is for 80-pin model only.
RESET _{OUT}	Reset output	Output	Control signal output as active "H" during reset. It is used as a reset output signal for peripheral components. This pin is for 80-pin model only.



SINGLE-CHIP 8-RIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

MEMORY

A memory map for the M37450M2-XXXSP/FP is shown in Figure 1. Addresses F000₁₆ to FFFF₁₆ are assigned to the built-in ROM area which consists of 4096 bytes.

Address E000 $_{16}$ to FFFF $_{16}$ are the ROM address area assigned to the M37450M4-XXXSP/FP. Addresses C000 $_{16}$ to FFFF $_{16}$ are the ROM address area assigned to the M37450M8-XXXSP/FP.

Addresses $FF00_{16}$ to $FFFF_{16}$ are a special address area (special page). By using the special page addressing mode of the JSR instruction, subroutines addressed on this page can be called with only 2 bytes. Addresses $FFE0_{16}$ to $FFFF_{16}$ are vector addresses used for the reset and interrupts (see interrupt section). Addresses 0000_{16} to $00FF_{16}$

are the zero page address area. By using the zero page addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required. The RAM, I/O port, timer, etc., are assigned to this area.

Addresses 0000_{16} to $007F_{16}$ are the RAM address area and consist of 128 bytes.

Addresses 0000₁₆ to 00BF₁₆ and 0100₁₆ to 013F₁₆ are the RAM address area assigned to the M37450M4-XXXSP/FP and consist of 192 bytes and 64 bytes respectively.

Addresses 0000₁₆ to 00BF₁₆ and 0100₁₆ to 01BF₁₆ are the RAM address area assigned to the M37450M8-XXXSP/FP and consist of 192 bytes and 192 bytes respectively.

In addition to data storage, this RAM is used for the stack during subroutine calls and interrupts.




Fig. 1 Memory map



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

00D0 ₁₆	P0 register
00D1 ₁₆	P0 directional register
00D2 ₁₆	P1 register
00D3 ₁₆	P1 directional register
00D4 ₁₆	P2 register
00D5 ₁₆	P2 directional register
00D6 ₁₆	P3 register
00D7 ₁₆	P3 directional register
00D8 ₁₆	P4 register
00D9 ₁₆	Reserved
00DA ₁₆	P5 register
00DB ₁₆	P5 directional register
00DC ₁₆	P6 register
00DD ₁₆	P6 directional register
00DE ₁₆	MISRG1
00DF ₁₆	MISRG2
00E0 ₁₆	D-A1 register
00E1 ₁₆	D-A2 register
00E2 ₁₆	A-D register
00E3 ₁₆	A-D control register
00E4 ₁₆	Data bus buffer register
00E5 ₁₆	Data bus buffer status register
00E6 ₁₆	Receive/Transmit buffer register
00E7 ₁₆	Serial I/O status register
00E8 ₁₆	Serial I/O control register
00E9 ₁₆	UART control register
00EA ₁₆	Baud rate generator

00EB ₁₆	PWM register (low-order)
00EC ₁₆	PWM register (high-order)
00ED ₁₆	Timer 1 control register
00EE ₁₆	Timer 2 control register
00EF ₁₆	Timer 3 control register
00F0 ₁₆	Timer 1 register (low-order)
00F1 ₁₆	Timer 1 register (high-order)
00F2 ₁₆	Timer 1 latch (low-order)
00F3 ₁₆	Timer 1 latch (high-order)
00F4 ₁₆	Timer 2 register (low-order)
00F5 ₁₆	Timer 2 register (high-order)
00F6 ₁₆	Timer 2 latch (low-order)
00F7 ₁₆	Timer 2 latch (high-order)
00F8 ₁₆	Timer 3 register (low-order)
00F9 ₁₆	Timer 3 register (high-order)
00FA ₁₆	Timer 3 latch (low-order)
00FB ₁₆	Timer 3 latch (high-order)
00FC ₁₆	Interrupt request register 1
00FD ₁₆	Interrupt request register 2
00FE ₁₆	Interrupt control register 1
00FF ₁₆	Interrupt control register 2.

Fig. 2 SFR (Special Function Register) memory map

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 3.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the micro-computer. Data operations such as data transfer, Input/Out-put, etc., are executed mainly through accumulator.

INDEX REGISTER X (X)

The index register X is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register X, specifies the real address. When the T flag in the processor status register is set to "1", the ingex register X itself becomes the address for the second OPERAND.

INDEX REGISTER Y (Y)

The index register Y is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register Y specifies the real address

STACK POINTER (S)

The stack pointer (S) is an 8-bit register. It is used during subroutine calls and interrupts.

When there is an interrupts, the high-order contents of the program counter is pushed into the address formed by setting the high-order eight bits to 00₁₆ or 01₁₆ and the loworder eight bits to the content of the stack pointer. Next the stack pointer is decremented by one and the low-order content of the program counter is pushed into the address formed by setting the high-order eight bits to 00_{16} or 01_{16} and the low-order eight bits to the content of the stack pointer. Then the stack pointer is again decremented by one, the content of the processor status register is pushed into the address formed by setting the high-order eight bits to 00₁₆ or 01₁₆ and the low-order eight bits to the content of the stack pointer, and then the stack pointer is decremented by one once more. Whether to set 00₁₆ or 01₁₆ in the high-order eight bits is determined by bit. 7 at address 00DF₁₆. The high-order eight bits are set to 00₁₆ if bit 7 at address 00DF₁₆ is "0" and to 01₁₆ if it is "1". At reset, it is set to "0", then can be changed by program. For M37450M2-XXXSP/FP, bit 7 at address 00DF16 must be "0" because there is no RAM within "01" page.

The push operation described above is performed automatically when an interrupt occurs. The RTI instruction is used to return from an interrupt routine.




Fig. 3 Register structure

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

When an RTI instruction is executed, control is returned by reversing the above operation while incrementing the stack pointer by one. The PHA instruction is used to push the accumulator because it is not saved automatically. When the PHA instruction is executed, the content of the accumulator is pushed into the address formed by setting the highorder eight bits to 00₁₆ or 01₁₆ and the low-order eight bits to the content of the stack pointer. Then the content of the stack pointer is decremented by one. The PLA instruction is used to restore the accumulator. When the PLA instruction is executed, the stack pointer is incremented by one and the content of the address formed by setting the highorder eight bits to 00₁₆ or 01₁₆ and the low-order eight bits to the content of the stack pointer is stored in the accumulator. The processor status register is pushed and restored in the same manner with the PHP and PLP instructions. With subroutine calls, only the program counter is pushed. Therefore, registers that must be preserved must be pushed by the program. Use the RTS instruction to return from a subroutine.

PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L . The program counter is used to indicate the address of the next instruction to be executed.

PROCESSOR STATUS REGISTER (PS)

The processor status register is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flag (C), Zero flag (Z), Overflow flag (V) or the Negative flag (N). Each bit of the register is explained below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic and Logical operation Unit (ALU) immediately after an operation. It also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting and clearing this flag.

2. Zero flag (Z)

This flag is used to indicate if the immediate operation generated a zero result or not. If the result is zero, the zero flag will be set to "1". If the result is not zero, the zero flag will be set to "0".

3. Interrupt disable flag (I)

This flag is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is compleated. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is set to "0", the operations are executed in binary. Decimal correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break Flag B

The operation of a BRK instruction is similar to an interrupt. The BRK instruction is a non-maskable software interrupt that is used during program debugging. The break flag can be checked only by checking the content of the processor status register (PS) saved during an interrupt. The content of the processor status register (PS) is saved after setting flag B to "1" when the BRK instruction is used as an interrupt. It is cleared to "0" for other interrupts.

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i.e., operation results between memories 1 and 2 are stored in the accumulator). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the index X mode flag, respectively.

7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a singed binary number. When the result exceeds ± 127 or ± 128 , the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the overflow flag. The overflow flag is reset by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is set to "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the negative flag. There are no instructions for directrly setting or resetting the negative flag.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

INTERRUPTS

Interrupts can be caused by 15 different events consisting of six external, eight internal, and one software event.

Interrupts are vectored interrupts with priorities shown in Table 1. Reset is also included in the table because its operation is similar to an interrupt.

When an interrupt is accepted, the registers are pushed as described in the stack pointer (S) section above, interrupt inhibit flag I is set, and the program jumps to the address specified in the vector table. The interrupt request flag is cleared automatically. The reset and BRK instruction interrupt can never be inhibited. Other interrupts are disabled when the interrupt inhibit flag is set.

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. Figure 4 shows the structure of the interrupt request registers 1 and 2 and interrupt control registers 1 and 2.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1", interrupt request bit is "1", and the interrupt inhibit bit is "0". The interrupt request bit can be reset with a program, but not set. The interrupt enable bit can be set and reset with a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 5 shows interrupts control.

Table 1. Interrupt vector address and priority.

Event	Priority	Vector addresses	Remarks
RESET	1	FFFF ₁₆ , FFFE ₁₆	Non-maskable
Input buffer full interrupt	2	FFFD ₁₆ , FFFC ₁₆	Valid only in slave mode
Output buffer empty interrupt	3	FFFB ₁₆ , FFFA ₁₆	Valid only in slave mode
INT ₁ interrupt	4	FFF9 ₁₆ , FFF8 ₁₆	External interrupt (phase programmable)
INT ₂ interrupt	5	FFF7 ₁₆ , FFF6 ₁₆	External interrupt (phase programmable)
INT ₃ interrupt	6	FFF5 ₁₆ , FFF4 ₁₆	External interrupt (phase programmable)
Timer 1 interrupt	7	FFF3 ₁₆ , FFF2 ₁₆	
Timer 2 interrupt	8	FFF1 ₁₆ , FFF0 ₁₆	
Timer 3 interrupt	9	FFEF ₁₆ , FFEE ₁₆	
EV₁ interrupt	10	FFED ₁₆ , FFEC ₁₆	External event interrupt (phase programmable)
EV ₂ interrupt	11	FFEB ₁₆ , FFEA ₁₆	External event interrupt (phase programmable)
EV ₃ interrupt	12	FFE9 ₁₆ , FFE8 ₁₆	External event interrupt (phase programmable)
Serial I/O receive interrupt	13	FFE7 ₁₆ , FFE6 ₁₆	Valid only when serial I/O is selected
Serial I/O transmit interrupt	14	FFE5 ₁₆ , FFE4 ₁₆	Valid only when serial I/O is selected
A-D conversion completion flag	15	FFE3 ₁₆ , FFE2 ₁₆	
BRK instruction interrupt	16	FFE1 ₁₆ , FFE0 ₁₆	Non-maskable software interrupt

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 4 Structure of registers related to interrupt




Fig. 5 Interrupt control

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMER

The M37450 has three independent 16-bit internal timers as shown in Figure 6.

The timers are controlled by the timer i control register (i= 1, 2, 3) and MISRG1 shown in Figure 7 and 8.

The timer and the timer latch are independent of each other and a value must be written in both when setting a timer.

A write to a timer is performed in the order of T_L to T_H after setting the count enable bit to count inhibit "0".

A read from a timer is performed in the order of T_H to T_L . The value of T_L is latched in the read timer latch at the timing when T_H is read. All timers are decrement counters and are started by setting the timer i count enable bit to "1". When the value of the timer reaches 0000_{16} , and overflow occurs and the timer i interrupt request bit is set to "1" at the next count pulse.

During a reset or an STP instruction execution, the loworder byte of the timer 1 register is set to FF₁₆ and the high-order byte is set to 03₁₆. Also, when an STP instruction is executed, a frequency obtained by dividing the oscillating frequency by four becomes the timer 1 input regardless of the timer 1 count source selection bit. This condition is canceled and the original count source is resumed when the timer i interrupt request bit is set to "1" or when a reset occurs. Refer to the section on the clock generator for details concerning the operation of the STP instruction.

The M37450 provides seven timer modes selectable with the timer mode selection bit in the timer i control register.




Fig. 7 Structure of timer i control register




Fig. 8 Structure of MISRG1




Fig. 6 Timer block diagram




SINGLE-CHIP S-RIT CMOS MICROCOMPUTER

(1) 16-bit Timer Mode [000]

In this mode, an interrupt request occurs and the value of the timer latch is loaded in the timer each time the timer

The timer count source is set to $f(X_{IN})$ divided by four regardless of the count sorce selection bit. Assuming that the timer latch is n, the frequency dividing ratio is 1/(n+1).

Figure 9 shows the timer operation duruing 16-bit timer mode



16-bit timer mode operation

Event Count Mode [001]

In this mode, the EVi pin input signal are counted in the direction selected by the event input polarity selection bit.

The input signal from the EVi pin is used as the count source regardless of the count source selection bit. The operation is the same as with the 16-bit timer mode except for the difference in the count source.

Both the "H" and "L" pulse width of the EVi pin input signal must be not less than $(4/f(X_{IN}))+100ns$.

Figure 10 shows the timer operation during event count mode.




Fig. 10 Event counter mode operation


Pulse Output Mode [010]

In this mode, a 50% duty pulse is output from the EVi pin. The count source selected with the count source selection bit is counted. When it overflows, the phase of the EVi pin

output level is reversed and the value of the timer latch is loaded in the timer.

When this mode is selected, the EVi pin output level is initialized to "L".

Figure 11 shows the timer operation during pulse output mode



Square wave output mode

Pulse Period Measurement Mode

This mode is used to measure the pulse period of the EVi pin input signal.

The timer counts the count source selected by the count source selection bit between the rise-to-rise or fall-to-fall interval (selected with the event input polarity selection bit in the timer i control register) of the EVi pin input signal.

At a valid edge on the EVi pin input, the 1's complement of the timer value is stored in the timer latch and the timer value is set to FFFF16.

Figure 12 shows the timer operation during pulse frequency measurement mode.




Fig. 12 Pulse period measurement mode

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(5) Pulse Width Measurement Mode [100]

This mode measures the pulse width while the EVi pin input signal is "H" or "L".

Whether to measure the "H" or "L" interval is determined by the event input polarity selection bit. If this bit is "0", the count source selected with the count source selection bit is counted while the input pulse is "H". If it is "1", the count source is counted while the input pulse is "L". A 1's complement of the timer value is stored in the timer latch for a valid edge on the EVi pin input. In addition, the timer value is set to FFFF₁₆ for an edge (both rise and fall) on the EVi pin input. Figure 13 shows the timer operation during pulse width measurement mode.




Fig. 13 Pulse width measurement mode

In pulse period measurement mode [011] and pulse width measurement mode [100], an EVi interrupt request is issued at the valid edge selected by the event phase selection bit. That is, an interrupt occurs at the end of the pulse period measurement or pulse width measurement. Also, when a timer overflow occurs, the count continues from FFFF₁₆ without the value of the timer latch being loaded in the timer

Write to timer latch is inhibited in these modes. Furthermore, EVi interrupt is disabled during STP instruction execution.

(6) Programmable Waveform Generation Mode [101]

In this mode, the level set in the output level latch of the timer i control register is output to the EVi pin every time the timer overflows.

The timer counts the source selected by the count source selection bit and when it overflows, the value in the timer latch is loaded in the timer.

After it overflows, the value of the output level latch and the timer latch can be modified to generate any waveform from the EVi pin.

Figure 14 shows the timer operation during programmable waveform generation mode.




Fig. 14 Programmable waveform generation mode

(7) Programmable One-shot Generation Mode [110]

This mode uses the INTi pin input signal as a trigger and counts by writing the value of the timer latch in the timer.

The output level of the EVi pin goes "H" when the trigger is issued and goes "L" when the timer overflows.

The EVi pin level is initialized to "L" when this mode is selected.

The timer count souce is set to $f(X_{\rm IN})$ divided by four regardless of the count source selection bit.

A valid edge of the INTi pin input trigger signal is determined by the INTi phase selection bit of MISRG1 ($00DE_{16}$). Figure 15 shows the timer operation during programmable one-shot generation mode.




Fig. 15 Programmable one-shot generation mode

When the INTi pin input signal is selected as the count source for pulse output mode [010], pulse period measurement mode [011], pulse width measurement mode [100], and programmable waveform generation mode [101], the "H" and "L" pulse width of the input signal must not be less than $(6/f(X_{IN}))+100$ ns.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O

Serial I/O can operate in either clock synchronous or clock asynchronous (UART) mode. An exclusive baud rate gen-

eration timer (baud rate generator) is provided for serial I/O operation. Figure 16 shows the structure of the registers used for serial I/O.




Fig. 16 Structure of registers related to serial I/O

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(1) Clock Synchronous Serial I/O

Clock synchronous serial I/O is selected by setting the mode selection bit of the serial I/O control register to "1". Figure 17 shows a block diagram of clock synchronous serial I/O and Figure 18 shows its operation.

With clock synchronous serial I/O, the same clock is used as the operating clock between the transmitting and receiving microcomputers. If an internal clock is used for operating clock, transmit/receive is started by writing a signal in the transmit/receive buffer register.




Fig. 17 Clock synchronous serial I/O block diagram




Fig. 18 Clock synchronous serial I/O operation

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(2) Asynchronous Serial I/O (UART)

UART is selected by setting the mode selection bit of the serial I/O control register to "0". Figure 19 shows a block diagram of UART and Figure 20 shows its operation.

With the M37450, one of eight serial data transmission formats can be selected with the UART control register as shown in Figure 16. The transmission format must be agreed upon between the transmit side and the receive side.

The transmit shift register and the receive shift register has its buffer register respectively to perform serial data transfer (same memory addresses).

Data cannot be written or read directly to/from the shift registers. Therefore, the data to be transmitted is written to a buffer register and the received data is read from a buffer register. The buffer registers can also be used to store data to be transmitted next or to receive 2-byte data consecutively.




Fig. 19 UART serial I/O block diagram




Fig. 20 UART serial I/O operation

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

[Serial I/O Control Register] SIOCON

The serial I/O control register is an 8-bit register consisting of selection bits for controlling the serial I/O function.

· Serial I/O Enable Bit SIOE

When this bit is set to "1", serial I/O is enabled and pins P3₄~P3₇ can be used as serial I/O function pins.

· Serial I/O Mode Selection Bit SIOM

This bit is used to select the serial I/O operation mode. When this bit is "0", asynchronous serial I/O (UART), which transfers data using start and stop bits, is selected. When it is "1", clock synchronous serial I/O which performs transmission and receive using the same clock is selected.

· Receive Enable Bit RE

Receive operation is enabled when this bit is set to "1" and pin P3₄ becomes a serial data input pin.

· Transmission Enable Bit TE

Transmission operation is enabled when this bit is set to "1". Pin $P3_5$ becomes a serial data output pin and shift data is output

· Transmission Interrupt Source Selection Bit TIC

This bit is used to selelct events that can cause a transmission interrupt.

· SRDY Output Enable Bit SRDY

If this bit is set to "1" when clock synchronous serial I/O is selected, pin P3₇ becomes an $\overline{S_{RDY}}$ signal output pin and $\overline{S_{RDY}}$ signal is output.

When an external clock is used during clock synchronous serial I/O, the $\overline{S_{RDY}}$ signal is used to notify the clock sender that it can send the serial clock signal. It goes "L" when data is written in the transmit/receive buffer register and goes "H" at the first fall of the receive clock. When using the $\overline{S_{RDY}}$ signal, the transmission enable bit must be set to "1" even when performing receive only.

· Serial I/O Synchronous Clock Selection Bit SCS

When this bit is "1", pin $P3_6$ becomes an input pin and the external clock input from the $S_{\rm CLK}$ pin is selected as the serial I/O synchronous clock. When this bit is "0", the baud rate generator (BRG) overflow signal is selected as the serial I/O synchronous clock. Also, when this bit is "0" during clock synchronous serial I/O, pin $P3_6$ becomes an output pin and the shift clock is output from the $S_{\rm CLK}$ pin.

When clock synchronous serial I/O is selected, the baud rate generator (BRG) output signal divided by four or an external clock input is used. When UART is selected, the BRG output signal divided by sixteen or an external clock input signal divided by sixteen is used.

· BRG Count Source Selection Bit CSS

The baud rate generator is an 8-bit counter with a reload register. By setting a value n in the BRG register (address $00EA_{16}$), the count source selected by the BRG count source selection bit is divided by (n+1).

[UART Control Register] UARTCON

The UART control regsiter is a 4-bit register consisting of control bits that are valid when UART is selected. The content of this register is used to set the data format for serial data transmission/receiving.

· Character Length Selection Bit CHAS

This bit is used to select the transmission/receiving character length.

· Parity Enable Bit PARE

When this bit is set to "1", a parity bit is added next to the most significant bit (MSB) of the transmission data and parity is checked during receive.

· Parity Selection Bit PARS

This bit is used to specify the type of parity to be generated during transmission and checked when data is received. The number of 1's in the data is set to even or odd according to this bit.

· Stop Bit Length Selection STPS

This bit is used to determine the number of stop bits to be used during transmission.

[Serial I/O Status Register] SIOSTS

The serial I/O status register is a 7-bit read only register consisting of serial I/O operation status flags and error flags. Bits 4 to 6 are valid only during UART mode.

All bits of this register are initialized to "0" at reset, and when the transmit enable bit in the serial I/O control register is set to "1", bits "0" and "2" change to "1".

· Transmission Buffer Empty Flag TBE

This bit is cleared to "0" when transmission data is written in the transmission buffer register and set to "1" when that data is transferred to the transmit shift register. It is also cleared when TE=0.

· Receive Buffer Full Flag RBF

When receiving serial data, data is transferred to the receive buffer register and this bit is set to "1" when the receive shift register completes receiving a data byte. This bit is cleared when the data is read. This bit is also cleared when RE=0.

· Transmit Shift Register Shift Completion Flag TSC

This bit is cleared to "0" when the data in the transmission buffer register is transferred to the transmit shift register and set to "1" when data shift completes. It is also set to "1" when TE=0.

· Overrun Error Flag OE

When continuously receiving serial data, this bit is set when the next data fill the receive shift register before the data in the receive buffer register has been read.

· Parity Error Flag PE

When receiving serial data with parity, this bit is set to "1" if the parity of the received data differs from the specified parity.



M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

· Framing Error Flag FE

This bit is set to "1" when there is no stop bit when transferring data from the receive shift register to the receive buffer.

· Summing Error Flag SE

This bit is set when either overrun, a parity, or a framing error occurs.

Tests for these errors are performed as soon as the data is transferred from the receive shift register to the receive buffer register and at the same time the receive buffer full flag is set. The error flags (OE, PE, FE, and SE) are cleared when any data is written in the serial I/O status register. Also, all status flags including error flags are cleared when SIOE=0.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

BUS INTERFACE

The M37450 is equipped with a bus interface that is functionally similar to the MELPS 8-41 series. Its operation can be controlled with control signals from the host CPU (slave mode).

The M37450 bus interface can be connected directly to either a R/W type CPU or separate RD. WR type CPU. Figure 21 shows a block diagram of the bus interface function.

Slave mode is selected with MISRG2 (address 00DF₁₆) bit 2 and 3 as shown in Figure 22.


An input buffer full interrpt occurs when data is received from the host CPU and an output buffer empty interrupt occurs when data is read by the host CPU.

In slave mode, ports $P5_0 \sim P5_7$ become a tri-state data bus used to transfer data, commands, and status to and from the host CPU.

Furthermore, ports P6₄~P6₇ become host CPU control signal input pins and P6₃ becomes a slave status output pin.

[Data Bus Buffer Status Register] DBBSTS

This is an 8-bit register. Bits 0, 1, and 3 are read-only bits indicating the status of the data bus buffer. Bits 2, 4, 5, 6, and 7 are read/write enabled user-definable flags that can be set with a program. The host CPU can only read these flags by setting the A0 pin to "H".






Fig. 21 Bus interface circuit diagram



M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

· Output Buffer Full Flag OBF

This flag is set when data is written in the output data bus buffer and cleared when the host CPU reads the data in the output data bus buffer. It is initialized to "1" at reset and cleared to "0" when the slave mode is selected with the bus interface enable bit set.

· Input Buffer Full Flag IBF

This flag is set when the host CPU writes data in the input data bus buffer and cleared when the slave CPU reads the data in the input data bus buffer. This bit is initialized to "0" at reset.

An Flag

The level of the A_0 pin is latched when the host CPU writes data in the input data bus buffer.

[Input Data Bus Buffer] DBBIN

Data on the data bus is latched in DBBIN when there is a write request from the host CPU. The data in DBBIN can be read from the data bus buffer register (SFR address 00E4₁₆).

[Output Data Bus Buffer] DBBOUT

Data is written in DBBOUT by writing data in data bus buffer register (SFR address $00E4_{16}$). The data in DBBOUT is output to the data bus (P5) when the host CPU issues a read request with setting the A_0 pin to "L".

Table 2. Control I/O pin functions when bus interface function is selected

Pin	Name	Bus interface mode bit	Input/ Output	Function
P6 ₃	P _{RDY}	– .	Output	Status output. The NOR of OBF and IBE is outnput.
P6₄	Ao	<u> </u>	Input	Address input. Used to select between DBBSTS and DBBOUT during host CPU read. Also used to identify commands and data during write.
P6 ₅	cs	_	Input	Chip select input. Used to select the data bus buffer. Select when "L".
P6 ₆	R	0	Input	Timing signal used by the host CPU to read data from the data bus buffer.
	Е	1	Input	Inputs a timing signal E or inverse of φ.
P6 ₇	w	0	Input	Timing signal used by the host CPU to write data to the data bus buffer.
	R/W	1	Input	Input R/W signal used to control the data transfer direction. When this signal is "L", data bus buffer write is synchronized with the E signal. When it is "H", data bus buffer read is synchronized with the E signal.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PWM

The PWM generator has two program-selectable modes; the high-speed mode (8-bit resolution) and the high-precision mode (16-bit resolution). Figure 23 shows a block diagram.

The register MISRG2 (address $00DF_{16}$) shown in Figure 22 is used to enable/disable the PWM and change its mode. When the PWM enable bit is set, the PWM timer starts from its initial state.

As shown in Figure 24, the output frequency is $(2X255)/f(X_{IN})$ 51 μ s at $f(X_{IN})=10$ MHz in high-speed mode and

 $(2X65535)/f(X_{IN})$ 13.107ms at $f(X_{IN})=10MHz$ in high-precision mode.

The "H" width of the output pulse is determined by setting a value only in the PWM_L register for high-speed mode and in both the PWM_H and PWM_L in this order for high-precision mode.

If the value set in the PWM register is m, the "H" width of the output pulse is

(PWM period×m)/255 for high-speed mode and (PWM period×m)/65535 for high-precision mode.




Fig. 24 PWM output




Fig. 23 PWM generator block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

A-D CONVERTER

An A-D converter is an 8-bit successive approximation method. Figure 25 shows a block diagram of the A-D converter.

The 64-pin model has three analog voltage input pins; the 80-pin model has eight.

A-D conversion is started by a write operation to the analog input pin selection bit of the A-D control register shown in Figure 26 and by selecting the analog voltage input pin. The A-D interrupt request bit in the interrupt request register 2 is set when A-D conversion completes. The result of A-D conversion is stored in the A-D register.

The contents of the A-D register must not be read during A-D conversion and $f(X_{\rm IN})$ must be no less than 1 MHz during A-D conversion.




Fig. 26 Structure of A-D control register




Fig. 25 A-D converter block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

D-A CONVERTER

Two 8-bit resolution D-A converter channels are provided. Figure 27 shows a block diagram of the D-A converter. D-A conversion is performed by setting a value in the D-Ai register (addresses 00E0₁₆ and 00E1₁₆). The result of D-A conversion is output from the D-Ai output pin.

The output analog voltage V_{DA} is determined by the value n (decimal) set in the D-Ai register as follows:

 $V_{DA} = DAV_{REF} \times n/256$

*V_{REF} for 64-pin model.




Fig. 27 D-A converter block diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

The M37450 is reset according to the sequence shown in Figure 30. It starts the program from the address formed by using the content of address FFFF₁₆ as the high order address and the content of the address FFFE₁₆ as the low order address, when the $\overline{\text{RESET}}$ pin is held at "L" level for no less than $2\mu s$ while the power voltage is $5V\pm10\%$ and

address (1) Port P0 directional register 00D1₁₆ 0016 (2) Port P1 directional register 00D3₁₆ 0016 0005: 0016 (3) Port P2 directional register 00D7₁₆ (4) Port P3 directional register 0016 (5) Port P4 directional register 00DB₁₆ 0016 (6) Port P5 directional register 00DD16 0016 0 0 0 0 0 0 (7) MISRG1 00DE₁₆ (8) MISRG2 00DF₁₆ 0016 00E0₁₆ 0016 (9) D-A1 register (10) D-A2 register 00E1₁₆ 0016 0 1 (11) Data bus buffer status register 00E5₁₆ 0 0 0 0 0 0 0 (12) Serial I/O status register 00F7.c 00E8₁₆ (13) Serial I/O control register 0 0 0 0 (14) UART control register 00E9₁₆ 00ED₁₆ 0 0 0 0 0 (15) Timer 1 control register (16) Timer 2 control register 00EE₁₆ 0 0 0 0 0 0 0 0 0 0 (17) Timer 3 control register 00EF₁₆ FF₁₆ (18) Timer 1 register (low order) 00F0₁₆ (19) Timer 2 register (high order) 00F1₁₆ 0316 (20) Interrupt request register 1 00FC₁₆ 0016 0 0 0 0 0 00FD₁₆ (21) Interrupt request register 2 (22) Interrupt control register 1 00FE₁₆ 00FF₁₆ 0 0 0 0 0 0 (23) Interrupt control register 2 (PS) (24) Processor status register (PC_H) (25) Program counter (PCL) Note. Since the contents of both registers other than those listed above (including timer 1, timer 2, timer 3, and the serial I/O

the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 28.

An example of the reset circuit is shown in Figure 29. The reset input voltage must be kept below 0.6V until the supply voltage surpasses 4.5V.




Fig. 29 Example of reset circuit

Fig. 28 Internal state of microcomputer at reset

to set initial values.

register) and the RAM are undefined at reset, it is necessary

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 30 Timing diagram at reset

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with CMOS output.

As shown in the memory map (Figure 2), port P0 can be accessed at zero page memory address 00D0₁₆.

Port P0 has a directional register (address 00D1₁₆) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a previously output value to be read correctly even though the output voltage level is shifted up or down. Pins set as input are in the floating state and the signal levels can thus be read. When data is written into the input port, the data is latched only to the port latch and the pin still remains in the floating state.

Depending on the contents of the processor status register (bit 0 and bit 1 at address 00DF₁₆), three different modes can be selected; single-chip mode, memory expanding mode and microprocessor mode.

In these modes it functions as address $(A_7 \sim A_0)$ output port (excluding single-chip mode). For more details, see the processor mode information.

(2) Port P1

In single-chip mode, port P1 has the same function as port P0. In other modes, it functions as address ($A_{15}\sim A_8$) output port.

Refer to the section on processor modes for details.

(3) Port P2

In single-chip mode, port P2 has the same function as port P0. In other modes, it functions as data $(D_0 \sim D_7)$ input/output port. Refer to the section on processor modes for details.

(4) Port P3

Port P3 is an 8-bit I/O port with function similar to port P0. All pins have program selectable dual functions. When a serial I/O function is selected, the input and output from pins $P3_4 \sim P3_7$ are determined by the contents of the serial I/O registers.

This port is unaffected by the processor mode.

(5) Port P4

This is an input-only port and may be used as an analog votage input port. The number of ports is different for the 64-pin model and 80-pin model. The 64-pin model has three ports and the 80-pin model has eight ports.

(6) Port P5

This is an 8-bit I/O port with function similar to port P0. When slave mode is selected with a program, all ports change to the data bus for the master CPU. In this case, port input/output is unaffected by the directional register.

This port is unaffected by the processor mode register.

7) Port P6

This is an 8-bit input/output port with function similar to port P0.

When slave mode is selected with a program, ports $P6_3 \sim P6_7$ change to the control bus for the bus interface function. In this case, port input/output is unaffected by the directional register.

Ports $P6_0 \sim P6_2$ are shared with the external interrupt input pins $(INT_1 \sim INT_3)$. The INT interrupt constantly monitors the status of this port and generates an interrupt at a valide edge. Therefore, if the INT interrupt is not used, it must be disabled and if it is used, this port must be set to input.

(8) Port D-A

Port D-A consists of two analog voltage output pins.

Any analog voltage can be generated by setting a value in the D-A register.

(9) ϕ pin

The internal system clock (1/4 the frequency of the oscillator connected between the X_{IN} and X_{OUT} pins) is output from this pin. If an STP or WIT instruction is executed, output stops after going "H".

10) SYNC pin

This pin outputs a signal that is "H" during one cycle of the ϕ during operation code fetch.

(11) R/\overline{W} pin

This is a control signal output pin that indicates the local bus direction in memory expanding and microprocessor modes.

(12) RD, WR pins

These are local bus write and read timing signal output pins for memory expanding and microprocessor modes. A signal equivalent to the signal otuput from the R/\overline{W} separated by the ϕ signal is output.

These pins are used exclusively by the 80-pin model.

(13) RESET_{OUT} pin

This pin goes "H" while the microprocessor is being reset. It can be used as a reset signal output pin for peripheral devices.

This pin is used exclusively by the 80-pin model.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 31 Ports P0~P6 block diagram (single-chip mode) and output only pin output format (1)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 32 Ports P0~P6 block diagram (single-chip mode) and output only pin output format (2)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROCESSOR MODE

By changing the contents of the processor mode bit (bit 0 and 1 at address 00DF₁₆), three different operation modes can be selected; single-chip mode, memory expanding mode, and microprocessor mode.

In the memory expanding mode and the microprocessor mode, ports P0~P2 can be used as address, and data input/output pins.

Figure 34 shows the functions of ports P0~P2.

The memory map for the single-chip mode is illustrated in Figure 1 and for other modes, in Figure 33.

By connecting CNV_{SS} to V_{SS} , all three modes can be selected through software by changing the processor mode bits. Connecting CNV_{SS} to V_{CC} automatically forces the microcomputer into microprocessor mode.

The three different modes are explained as follows:




Fig. 33 External memory area in processor mode

(1) Single-chip mode [00]

The microcomputer will automatically be in the single-chip mode when started from reset, if CNV_{SS} is connected to V_{SS} . Ports $P0 \sim P2$ will work as original I/O ports.

(2) Memory expanding mode [01]

The microcomputer will be placed in the memroy expanding mode when CNV_{SS} is connected to V_{SS} and the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient.

In this mode, port P0 and port P1 are as a system address bus and the original I/O pin function is lost. Port P2 becomes the data bus of $D_7 \sim D_0$ (including instruction code) and loses its normal I/O functions.

(3) Microprocessor mode [10]

After connecting CNV_{SS} to V_{CC} and initiating a reset or connecting CNV_{SS} to V_{SS} and the processor mode bits are set to "10", the microcomputer will automatically default to this mode. In this mode, the internal ROM is inhibited so the external memory is required. Other functions are same as the memory expanding mode. The relationship between the input level of CNV_{SS} and the processor mode is shown in Table 3.

M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 34 Processor mode and function of port P0~P2

Table 3 Relationship between CNV_{SS} pin input level and processor mode

CNVss	Mode	Explanation
V _{ss}	Single-chip mode Memory expanding mode Microprocessor mode	The single-chip mode is set by the reset. All modes can be selected by changing the processor mode bit with the program.
V _{cc}	Microprocessor mode	The microprocessor mode is set by the reset.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATING CIRCUIT

The built-in clock generating circuits are shown in Figure 37.

When an STP instruction is executed, the internal clock ϕ stops oscillating at "H" level. At the same time, FF₁₆ is set in the low-order byte of timer 1, 03₁₆ is set in the high-order byte, and timer 1 count source is forced to $f(X_{\rm IN})$ divided by four. This connection is cleared when timer 1 overflows or the reset is in, as discussed in the timer section.

The oscillator is restarted when an interrupt is accepted. However, the clock ϕ keeps its "H" level until timer 1 over-flows.

This is because the oscillator needs a set-up period if a ceramic or a quartz crystal oscillator is used.

When the WIT instruction is executed, the clock ϕ stops in the "H" level but the oscillator continues running. This wait state is cleared when an interrupt is accepted. Since the oscillation does not stop, the next instructions are executed at once.

To return from the stop or the wait status, the interrupt enable bit must be set to "1" before executing STP or WIT instruction. Especially, to return from the stop status, the timer 1 count enable bit must be set to "1" and the timer 1 interrupt enable bit must be set to "0" before executing STP instruction.


With the M37450, the MISRG2 bit 6 shown in Figure 22 can be used to double the bus cycle. However, the timer, UART, and PWM operations are unaffected. This facilitates

accessing of slow peripheral LSIs when external memory and I/O are extended in memory expanding mode or microprocessor mode. Note that this bit also affects the bus cycle in single-chip mode.


The circuit example using a ceramic oscillator (or a quartz crystal oscillator) is shown in Figure 35.

The constant capacitance will differ depending on which oscillator is used, and should be set to the manufactures suggested value.

The example of external clock usage is shown in Figure 36. X_{IN} is the input, and X_{OUT} is open.



ig. 35 External ceramic resonator circuit



ig. 36 External clock input circuit




Fig. 37 Block diagram of clock generating circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PROGRAMMING NOTES

- (1) Processor status register
 - Except for the interrupt inhibit flag (I) being set to "1", the content of the processor status register (PS) is unpredictable after a reset. Therefore, flags affecting program execution must be initialized.

The T flag and D flag which affect arithmetic operations, must always be initialized.

- A NOP instruction must be used after the execution of a PLP instruction.
- (2) Interrupts

Even though the BBC and BBS instructions are executed just after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.

- (3) Decimal operations
 - Decimal operations are performed by setting the decimal mode flag (D) and executing the ADC or SBC instruction. In this case, there must be at least one instruction following the ADC or SBC instruction before executing the SEC, CLC, or CLD instruction.
 - The N (Negative), V(Overflow), and Z(Zero) flags are ignored during decimal mode.
- (4) Timers
 - 1. The frequency dividing ratio when n (0 \sim 65535) is written in the timer latch is 1/(n+1).
 - When directly writing a value in the timer, set the count enable bit to count disable (0) and write in the low-order byte first and then in the high-order byte.
 - The timer value must be read from the high-order byte first.
- (5) Serial I/O

In clock synchronous serial I/O mode, if the receiver is to output an $\overline{S_{RDY}}$ using an external clock, the receive enable bit, $\overline{S_{RDY}}$ output enable bit, and transmission enable bit must be set to "1".

(6) A-D conversion

The comparator consists of coupling capacitors that lose their charge when the clock frequency is low. Therefore, $f(X_{IN})$ must be no less than 1MHz during A-D conversion. (If the bus cycle control bit is "1", the bus cycle is doubled and the A-D conversion time is also doubled, therefore, $f(X_{IN})$ must not be less than 2MHz.) Also, the STP and WIT instructions must not be executed during A-D conversion.

(7) STP instruciton

The STP instruction must be executed after setting the timer 1 count enable bit (bit 4 at address $00DE_{16}$) to enable ("1").

- (8) Multiply/Divide instructions
 - The MUL and DIV instructions are not affected by the T and D flags.
 - The contents of the processor status register are unaffected by multiply or divide instructions.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- mask ROM order confirmation form
- · mark specification form
- ROM data······EPROM 3 sets

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		−0.3 ~ 7	V
Vı	Input voltage X _{IN} , RESET	· · · · · · · · · · · · · · · · · · ·	−0.3~7	V
V _I	Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ , ADV _{REF} , DAV _{REF} , V _{REF} , AV _{CC}	With respect to V _{SS} Output transistors are	-0.3~V _{cc} +0.3	V
Vı	Input voltage CNV _{SS}	at "off" state.	-0.3~13	V
v _o	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ , X _{OUT} , φ R/W, RD, WR, SYNC, RESET _{OUT}		-0.3~V _{cc} +0.3	V
Pd	Power dissipation	T _a = 25℃	1000(Note 1)	mW
Topr	Operating temperature		-10~70	°C
Tstg	Storage temperature		-40~125	°C

Note 1: 500mW in case of the flat package

RECOMMENDED OPERATING CONDITIONS

 $(V_{CC}=5V\pm10\%, T_{a}=-10\sim70^{\circ}C$ unless otherwise noted)

			Limits		
Symbol	Parameter	Min.	Nom.	Max.	Unit
Vcc	Supply voltage	4.5	5	5.5	V.
V _{SS}	Supply voltage		0		٧
V _{IH}	"H" input voltage RESET, X _{IN} , CNV _{SS} (Note 2)	0.8V _{CC}		Vcc	V
	"H" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇				
V _{IH}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ P6 ₀ ~P6 ₇ (expect Note 2)	2.0		Vcc	v .
VIL	"L" input voltage CNV _{SS} (Note 2)	0		0. 2V _{GG}	V
, , IL	"L" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇			0.200	
V _{IL}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ P6 ₀ ~P6 ₇ (expect Note 2)	0		0.8	. V
VIL	"L" input voltage RESET	0		0. 12V _{CC}	V
VIL	"L" input voltage X _{IN}	0		0.16V _{CC}	V
I _{OL} (peak)	"L" peak output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇			10	mA
l _{oL(avg)}	"L" average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ (Note 3)			5	mA
l _{он(peak)}	"H" peak output current $P0_0\sim P0_7$, $P1_0\sim P1_7$ $P2_0\sim P2_7$, $P3_0\sim P3_7$ $P5_0\sim P5_7$, $P6_0\sim P6_7$			-10	mA
l _{он(avg)}	"H" average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ (Note 3)			-5	mΑ
$f_{(x_{ N})}$	Internal clock oscillating frequency	1		10	MHz

Note 2 : Ports operating as special function pins INT₁~INT₃(P6₀~P6₂), EV₁~EV₃(P3₀~P3₂), R_XD(P3₄),

S_{CLK}(P3₆)

Note 3 : I_{OL}(ayg) and I_{OH}(ayg) are the average current in 100ms.

Note 4 : The total of I_{OL} of Port P0, P1 and P2 should be 40mA (max.)

The total of I_{OL} of Port P3, P5, P6, R/W SYNC, RESET_{OUT}, RD, WR and ϕ should be 40mA (max.).

The total of I_{OH} of Port P0, P1, and P2 should be 40mA (max.).

The total of I_{OH} of Port P3, P5, P6, R/W, SYNC, RESET_{OUT}, \overline{RD} , \overline{WR} , and ϕ should be 40mA (max.).

M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRIC CHARACTERISTICS ($v_{cc}=5v\pm10\%$, $v_{ss}=0$ V, $T_a=-10\sim70^{\circ}C$, $f(X_{IN})=10$ MHz)

Cumbal	Desembles	Took conditions		Limits		Unit
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
VoH	"H" output voltage RD, WR, R/W, SYNC, RESET _{OUT} , φ	$I_{OH} = -2 \text{ mA}$	V _{cc} -1			V
V _{OH}	"H" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇	I _{OH} = - 5 mA	V _{cc} -1			V
V _{OL}	"L" output voltage $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$ $P3_0 \sim P3_7$, $P5_0 \sim P5_7$, $P6_0 \sim P6_7$ \overline{RD} , \overline{WR} , R/\overline{W} , SYNC, $RESET_{OUT}$, ϕ	I _{OL} =2 mA			0.45	V
VoL	"L" output voltage $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$ $P3_0 \sim P3_7$, $P5_0 \sim P5_7$, $P6_0 \sim P6_7$	I _{OL} =5 mA			1	٧
$V_{T+} - V_{T-}$	Hysteresis INT _{1~3} (P6 ₀ ~P3 ₂), EV _{1~3} (P3 ₀ ~P3 ₂) R _X D(P3 ₄), S _{CLK} (P3 ₅)	Function input level	0.3		1	V
$V_{T+} - V_{T-}$	Hysteresis RESET				0.7	V
$V_{T+} - V_{T-}$	Hysteresis X _{IN}		0.1		0.5	V
I _{IL}	"L" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ P6 ₀ ~P6 ₇ , RESET, X _{IN}	V _I =V _{SS}	-5		5	μΑ
l _{ін}	"H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ P6 ₀ ~P6 ₇ , RESET, X _{IN}	V _I =V _{CC}	— 5		5	μΑ
V _{RAM}	RAM retention voltage	At stop mode	2			V
1	Supply ourront	f(X _{IN})=10MHz At system operation		6	10	mA
loc	Supply current	At stop mode (Note 5)		1	10	μА

Note 5 : The terminals \overline{RD} , \overline{WR} , SYNC, R/W, RESET_{OUT}, ϕ , X_{OUT}, D-A₁ and D-A₂ are all open. The other ports, which are in the input mode, are connected to V_{SS}. A-D converter is in the A-D completion state. The current through ADV_{REF} and DAV_{REF} is not included. (Fig. 41)

A-D CONVERTER CHARACTERISTICS

 $(V_{CC}=AV_{CC}=5 \text{ V}, V_{SS}=AV_{SS}=0 \text{ V}, T_a=25^{\circ}\text{C}, f(X_{IN})=10 \text{MHz unless otherwise noted})$

Symbol	Parameter	Took and distance		Limits		11-14
Зупьы	rarameter Test cond	Test conditions	Min.	Тур.	Max.	Unit
· —	Resolution				8	Bits
	Absolute accuracy	V _{CC} =AV _{CC} =ADV _{REF} =5.12V		±1.5	±3	LSB
t _{CONV}	Conversion time				49	t _{c(ø)}
VIA	Analog input voltage		AV _{SS}		AV _{CC}	V
V _{ADVREF}	Reference input voltage	·	2		Vcc	V
R _{LADDER}	Ladder resistance value	ADV _{REF} = 5 V	2	7.5	10	kΩ
IIADVREF	Reference input current	ADV _{REF} = 5 V	0.5	0.7	2.5	mA
VAVCC	Analog power supply input voltage			Vcc		V
V _{AVSS}	Analog power supply input voltage			0		V

D-A CONVERTER CHARACTERISTICS ($V_{cc}=5 \text{ V}, \ V_{ss}=AV_{ss}=0 \text{ V}, \ T_a=25 ^{\circ}\text{C}$ unless otherwise noted)

		T at a small to		Limits n. Typ. Max. 8 1.0 3	Unit	
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
_	Resolution				8	Bits
_	Full scale deviation	V _{CC} =DAV _{REF} =5V			1.0	%
t _{su}	Set time				3	μs
Ro	Output resistance		1	2	4	kΩ
V _{AVSS}	Analog power supply input voltage			0		V
V _{DAVREF}	Reference input voltage		· 4		Vcc	V
IDAVREF	Reference power input current		0	2.5	5	mA

M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS

Port/single-chip mode (V_{cc}=5V±10%, V_{ss}=0V, T_a=-10~70°C, unless otherwise noted)

Cumbal	Parameter	Test condition		Limits		Unit
Symbol	Parameter	rest condition	Min.	Тур.	Max.	Unit
t _{SU(POD} ø)	Port P0 input setup time		200			ns
t _{SU(P1D-ø)}	Port P1 input setup time	· .	200			ns
t _{SU(P2D-ø)}	Port P2 input setup time		. 200			ns
t _{SU(P3D-ø)}	Port P3 input setup time	٠,	200			ns
t _{SU(P4D} −ø)	Port P4 input setup time		200			ns
t _{SU(P5D-ø)}	Port P5 input setup time		200			ns
t _{SU(P6D} −ø)	Port P6 input setup time		200			ns
th(ø-POD)	Port P0 input hold time	·	40			ns
t _{h(∳P1D)}	Port P1 input hold time		40			ns
t h(<i>φ</i> −P2D)	Port P2 input hold time	Fig.38	40			ns
th(ø—P3D)	Port P3 input hold time		40			ns
t _{h(∳P4D)}	Port P4 input hold time		40			ns
t _{h(∳-P5D)}	Port P5 input hold time		40			ns
th(Port P6 input hold time		40			ns
t _C (X _{IN})	External clock input cycle time		100		1000	ns
t _W (X _{IN} L)	External clock input "L" pulse width		30			ns
tw(XINH)	External clock input "H" pulse width		30			ns
t _r (X _{IN})	External clock rising edge time				- 20	ns
tf(XIN)	External clock falling edge time				20	ns

Master CPU bus interface timing $(\overline{R} \text{ and } \overline{W} \text{ separation type mode})$

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=-10\sim70^{\circ}C, unless otherwise noted)$

Symbol	Parameter	Test condition		Limits		Unit
Symbol	Parameter	l est condition	Min.	Тур.	Max.	Unit
t _{su(cs-R)}	CS setup time		0			ns
t _{su(cs-w)}	CS setup time		0			ns
th(R-CS)	CS hold time		0			ns
th(w-cs)	CS hold time		0			ns
t _{SU(A-R)}	A ₀ setup time		40			ns
t _{SU(A-W)}	A ₀ setup time	Fig.39	40			ns
th(R-A)	A ₀ hold time		10			ns
th(w-A)	A ₀ hold time		10	,		ns
t _{W(R)}	Read pulse width		160			ns
t _{w(w)}	Write pulse width		160			ns
t _{su(D-w)}	Date input setup time before write		100			ns
th(w-D)	Date input hold time after write		10			ns

Master CPU bus interface timing (R/W type mode)

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=-10\sim70^{\circ}C, \text{ unless otherwise noted})$

Symbol	Parameter	Test condition	Limits			
		Test condition	Min.	Тур.	Max.	Unit
t _{su(cs-E)}	CS setup time		0			ns
th(E-cs)	CS hold time		0			ns
t _{SU(A-E)}	A ₀ setup time		40			ns
th(E-A)	A ₀ hold time		10			ns
t _{su(RW-E)}	R/W setup time		40			ns
th(E-RW)	R/W hold time	T	10			ns
t _{W(EL)}	Enable clock "L" pulse width	Fig.39	160			ns
t _{W(EH)}	Enable clock "H" pulse width		160			ns
t _{r(E)}	Enable clock rising edge time	1			25	ns
t _{f(E)}	Enable clock falling edge time				25	ns
t _{su(D-E)}	Data input setup time before write		100			ns
th(E-D)	Data input hold time after write	1	10			ns



M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Symbol	Parameter	Test condition		Limits		
			Min.	Тур.	Max.	Unit
t _{Su(D−¢)}	Data input setup time	Fig.40	130			ns
th(ø-D)	Data input hold time		0			ns
t _{SU(D-RD)}	Data input setup time		130			ns
th(RD-D)	Data input hold time		0			ns

M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SWITCHING CHARACTERISTICS

Port/single-chip mode (V_{cc}=5V±10%, V_{ss}=0V, T_a=-10~70°C, unless otherwise noted)

Symbol	Parameter	Test condition		11		
			Min.	Тур.	Max.	Unit
td(ø-POQ)	Port P0 data output delay time				200	ns
t _{d(ø-P1Q)}	Port P1 data output delay time				200	ns
t _{d(\$-P2Q)}	Port P2 data output delay time	· .			200	ns
td(ø-P3Q)	Port P3 data output delay time				200	ns
t _{d(∳-P5Q)}	Port P5 data output delay time	, ,			200	ns
t _{d(φ-P6Q)}	Port P6 data output delay time	Fig.38			200	ns
t _{C(∅)}	Cycle time		400		4000	ns
t _{W(∲H)}	ϕ clock pulse width ("H" level)		190			ns
t _{W(øL)}	ϕ clock pulse width ("L" level)		170			ns
t _{r(ø)}	ϕ clock rising edge time				20	ns
t _{f(∅)}	φ clock falling edge time]·			20	ns

Master CPU bus interface (\overline{R} and \overline{W} separation type mode)

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=-10\sim70^{\circ}C$, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min.	Тур.	Max.	Unit
ta(R-D)	Data output enable time after read	Fig.39			120	ns
t _{V(R-D)}	Data output disable time after read		10		85	ns
t _{PLH(R-PR)}	P _{RDY} output transmission time after read				150	ns
t _{PLH(W-PR)}	P _{RDY} output transmission time after write				150	ns

Master CPU bus interface (R/W type mode) ($v_{cc}=5v\pm10\%$, $v_{ss}=0v$, $v_{a}=-10\sim70^{\circ}$ C, unless otherwise noted)

Symbol	Parameter	Test condition		Unit		
			Min.	Тур.	Max.	Unit
t _{a(E-D)}	Data output enable time after read				120	ns
t _{V(E-D)}	Data output disable time after read	Fig.39	10		85	ns
t _{PLH(E-PR)}	P _{RDY} output transmission time after E clock	•			150	ns

Local bus/memory expansion mode, microprocessor mode

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=-10\sim70^{\circ}C, unless otherwise noted)$

Symbol	Parameter	Test condition	Limits			11=14
			Min.	Тур.	Max.	Unit
t _{d(≠-A)}	Address delay time after ϕ				150	ns
t _{V(\$\phi - A)}	Address effective time after ϕ		10			ns
t _{V(RD-A)}	Address effective time after RD		10			ns
t _{V(WR-A)}	Address effective time after WR		10			ns
t _{d(∳−D)}	Data output delay time after ϕ				160	ns
t _{d(wr-D)}	Data output delay time after WR	F:- 40			160	ns
t _{V(\$\phi - D)}	Data output effective time after ϕ	Fig.40	20			ns
t _{V(WR-D)}	Data output effective time after WR		20			ns
t _{d(ø−RW)}	R/W delay time after φ				150	ns
td(ø-sync)	SYNC delay time after ϕ				150	ns
t _{W(RD)}	RD pulse width		170			ns
t _{W(WR)}	WR pulse width		170			ns

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TEST CONDITION

Input voltage level: VIH 2.4V

V_{IL} 0.45V

Output test level: V_{OH} 2.0V

V_{OL} 0.8V




Fig. 38 Test circuit in single-chip mode




Fig. 39 Master CPU bus interface test circuit




Fig. 40 Local bus test circuit





Fig. 41 I_{CC} (at stop mode) test condition

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING DIAGRAM


Port/single-chip mode timing diagram



Note : V_{IH} =0.8 V_{CC} , V_{IL} =0.16 V_{CC} of X_{IN}


Master CPU bus interface/ $\overline{\mathbf{R}}$ and $\overline{\mathbf{W}}$ separation type timing diagram

Read




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Write




Master CPU interface/ R/W type timing diagram




M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Local bus timing diagram





8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M37450S1SP/FP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or an 80-pin plastic molded QFP. In addition to its simple instruction sets, the ROM, RAM and I/O addresses are placed on the same memory map to enable easy programming. It is suited for office automation equipment and control devices. The low power consumption made possible by the use of a CMOS process makes it especially suitable for battery powered devices requiring low power consumption. It also has a unique feature that enables it to be used as a slave microcomputer.

M37450S1SP/FP, M37450S2SP/FP and M37450S4SP/FP have basically the same functions as M37450M2-XXXSP/FP except the RAM size and the fact that these three need external ROM area. The differences among M37450S1SP/FP, M37450S2SP/FP and M37450S4SP/FP are as shown below.

Туре	RAM size
M37450S1SP/FP	128 bytes
M37450S2SP/FP	256 bytes
M37450S4SP/FP	448 bytes


Also M37450S1SP has the same function as M37450M2-XXXSP/FP in microprocessor mode and M37450S2SP/FP has the same function as M37450M4-XXXSP/FP in microprocessor mode.

DISTINCTIVE FEATURES

•	Number of ba	sic instructions71
	69 MELPS 74	0 basic instructions + 2 multiply/divide in-
	structions	
Ð	Memory size	ROM ······None
		RAM 128 bytes (M37450S1SP/FP)
		256 bytes (M37450S2SP/FP)

	256 bytes (M37450S2SP/FP)
	448 bytes (M37450S4SP/FP)
•	Instruction execution time
	(Shortest instruction at 10 MHz)
•	Single power supply 5V±10%
•	Power dissipation normal operation mode
	(at 10MHz frequency) ······30mW
•	Subroutine nesting ···· 64 levels max. (M37450S1SP/FP)
•	Interrupts ······ 15 events
•	Master CPU bus interface ······1 byte
•	16-bit timer 3
=	8-bit timer (Serial I/O use)1
•	Serial I/O (UART or clock synchronous)1
•	A-D converter (8bit resolution) 3 channels (DIP)
	8 channels (QFP)
•	D-A converter (8-bit resolution) 2 channels
•	PWM output (8-bit or 16-bit) ······1
•	Programmable I/O
	(Ports P0, P1, P2, P3, P5, P6) 48
•	Input (Port P4) 3 (DIP), 8 (QFP)


Output (Port D-A₁, D-A₂) 2




APPICATION

Slave controller for PPCs, facsimiles and page printers HDD, optical disk, inverter and industrial motor controllers Industrial robots and machines

8-BIT CMOS MICROCOMPUTER





FP,M37450S2SP/F FP

MITSUBISHI MICROCOMPUTERS

8-BIT


CMOS

MICROCOMPUTER

CNVss

(5V)

Address bus



D-A₂ D-A₁

I/O port P3

I/O port P2

Data bus

Input port P4

Note 1: 256 bytes for M37450S2SP and 448 bytes for M37450S4SP.

I/O port P6

VREF AVSS

I/O port P5



M37450S1SP/FP,M37450S2SP/FP M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M37450S1SP/FP, M37450S2SP/FP, M37450S4SP/FP

	Parameter		Function
Number of basic instruction	ıs		71(69 MELPS 740 basic instructions+2)
Instruction execution time			0.8 \(\alpha \) s(minimum instructions, at 10MHz of frequency)
Clock frequency			10MHz(max.)
	M37450S1SP/FP		128 bytes
RAM size	M37450S2SP/FP		256 bytes
	M37450S4SP/FP		448 bytes
	P3, P5, P6	1/0	8-bit×3
Input/Output port	P4	Input	3-bit×1(8-bit×1 for 80-pin model)
	D-A	Output	2-bit×1
Serial I/O			UART or clock synchronous
71			16-bit timer×3,
Timers			8-bit timer(serial I/O baud rate generator)×1
A-D converter			8-bit×3 channels(8 channels for 80-pin model)
D-A converter			8-bit×2 channels
Pulse width modulator			8-bit or 16-bit×1
Data bus buffer			1-byte input and output each
0.1			64-levels(max. for M37450S1SP/FP)
Subroutine nesting			96-levels(max. for M37450S2SP/FP, M37450S4SP/FP)
Interrupts			6 external interrupts, 8 internal interrupts one software interrupt
Clock generating circuit			Built-in(ceramic or quarts crystal oscillator)
Supply voltage			5V±10%
Power dissipation			30mW(at 10MHz frequency)
1	Input/Output voltage		5V
Input/Output characters	Output current		±5mA(max.)
Operating temperature ran	ge		−10~70°C
Device structure			CMOS silicon gate
D1	M37450S1SP, M37450S2SP,	M37450S4SP	64-pin shrink plastic molded DIP
Package	M37450S1FP, M37450S2FP,	M37450S4FP	80-pin plastic molded QFP



M37450S1SP/FP,M37450S2SP/FP M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{cc} V _{ss}	Supply voltage		Power supply inputs 5V \pm 10% to V _{CC} , and 0V to V _{SS} .
CNV _{ss}	CNV _{ss}	Input	This is connected to V _{CC} .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 2µs (under normal V _{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock
Хоит	Clock output	Output	source should be connected to the X _{IN} pin and the X _{OUT} pin should be left open.
φ	Timing output	Output	Outputs signal consisting of oscillating frequency divided by four.
SYNC	Synchronous signal output	Output	This signal is output "H" during operation code fetch and is used to control single stepping of programs.
R/W	Read/Write status output	Output	This signal determines the direction of the data bus. It is "H" during read and "L" during write
A ₀ ~A ₁₅	Address bus	Output	This is 16-bit address bus.
D ₀ ~D ₇	Data bus	1/0	This is 8-bit data bus.
P3 ₀ ~P3 ₇	Input/Output port P3	1/0	Port P3 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programed as input or output. The output structure is CMOS output. Serial I/O, PWM output, or even I/O function can be selected with a program.
P4 ₀ ~P4 ₂ (P4 ₀ ~P4 ₇)	Input port P4	Input	Analog input pin for the A-D converter. The 64-pin model has three pins and the 80-pin model has eigh pins. They may also be used as digital input pins.
P5 ₀ ~P5 ₇	Input/Output port P5	1/0	An 8-bit input/output port with the same function as P3. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program.
P6 ₀ ~P6 ₇	Input/Output port P6	1/0	An 8-bit input/output port with the same function as P0. Pins $P6_3 \sim P6_7$ change to a control bus for the master CPU when slave mode is selected with a program. Pins $P6_0 \sim P6_2$ may be programmed as external in terrupt input pins.
D-A ₁ , D-A ₂	D-A output	Output	Analog signal from D-A converter is output.
V _{REF}	Reference voltage input	Input	Reference voltage input pin for A-D and D-A converter. This pin is for 64-pin model only.
ADV _{REF}	A-D reference voltage input	Input	Reference voltage input pin for A-D converter. This pin is for 80-pin model only.
DAV _{REF}	D-A reference voltage input	Input	Reference voltage input pin for D-A converter. This pin is for 80-pin model only.
AV _{SS}	Analog power supply		Ground level input pin for A-D and D-A converter. Same voltage as V _{SS} is applied.
AVcc	Analog power supply		Power supply input pin for A-D converter. This pin is for 80-pin model only. Same voltage as V _{CC} is applied. In the case of the 64-pin model AV _{CC} is connected to V _{CC} internally.
RD	Read signal output	Output	Control signal output as active "L" when valid data is read from data bus. This pin is for 80-pin model only.
WR	Write signal output	Output	Control signal output as active "L" when writing data from data bus to external component. This pin is fo 80-pin model only.
RESET _{OUT}	Reset output	Output	Control signal output as active "H" during reset. It is used as a reset output signal for peripheral components. This pin is for 80-pin model only.



8-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

The differences between M37450M2-XXXSP/FP and M374-50S1SP/FP are noted below. Other functions are the same as M37450M2-XXXSP/FP in microprocessor mode.

MEMORY

A memory map for the M37450S1SP/FP is shown in Figure 1. Addresses FF00 $_{16}$ to FFFF $_{16}$ are a special address area (special page). By using the special page addressing mode of the JSR instruction, subroutines addressed on this page can be called with only 2 bytes. Addresses FFE0 $_{16}$ to FFFF $_{16}$ are vector addresses used for the reset and interrupts (This area must be located in ROM area).

Addresses $0000_{16} \sim 00 FF_{16}$ are the zero page address area.

By using the zero page addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required. The RAM, I/O port, timer, etc., are assigned to this area. Addresses 0000_{16} to $007F_{16}$ are the RAM address area assigned to the M37450S1SP/FP and consist of 128 bytes. Addresses 0000_{16} to $00BF_{16}$ and 0100_{16} to $013F_{16}$ are the RAM address area assigned to the M37450S2SP/FP and consist of 192 bytes and 64 bytes respectively.

Addresses 0000₁₆ to 00BF₁₆ and 0100₁₆ to 01FF₁₆ are the RAM address area assigned to the M37450S4SP/FP and consist of 192 bytes and 256 bytes respectively.

In addition to data storage, this RAM is used for the stack during subroutine calls and interrupts.




Fig. 1 Memory map

8-BIT CMOS MICROCOMPUTER

00D6 ₁₆ P3 register 00D7 ₁₆ P3 directional register 00D8 ₁₆ P4 register 00D9 ₁₆ Reserved 00DA ₁₆ P5 register
00D8 ₁₆ P4 register 00D9 ₁₆ Reserved
00D9 ₁₆ Reserved
00DA ₁₆ P5 register
00DB ₁₆ P5 directional register
00DC ₁₆ P6 register
00DD ₁₆ P6 directional register
00DE ₁₆ MISRG1
00DF ₁₆ MISRG2
00E0 ₁₆ D-A1 register
00E1 ₁₆ D-A2 register
00E2 ₁₆ A-D register
00E3 ₁₆ A-D control register
00E4 ₁₆ Data bus buffer register
00E5 ₁₆ Data bus buffer status register
00E6 ₁₆ Receive/transmit buffer register
00E7 ₁₆ Serial I/O status register
00E8 ₁₆ Serial I/O control register
00E9 ₁₆ UART control register
00EA ₁₆ Baud rate generator

00EB ₁₆	PWM register (low-order)
00EC ₁₆	PWM register (high-order)
00ED ₁₆	Timer 1 control register
00EE16	Timer 2 control register
00EF ₁₆	Timer 3 control register
00F0 ₁₆	Timer 1 register (low-order)
00F1 ₁₆	Timer 1 register (high-order)
00F2 ₁₆	Timer 1 latch (low-order)
00F3 ₁₆	Timer 1 latch (high-order)
00F4 ₁₆	Timer 2 register (low-order)
00F5 ₁₆	Timer 2 register (high-order)
00F6 ₁₆	Timer 2 latch (low-order)
00F7 ₁₆	Timer 2 latch (high-order)
00F8 ₁₆	Timer 3 register (low-order).
00F9 ₁₆	Timer 3 register (high-order)
00FA ₁₆	Timer 3 latch (low-order)
00FB ₁₆	Timer 3 latch (high-order)
00FC ₁₆	Interrupt request register 1
00FD ₁₆	Interrupt request register 2
00FE ₁₆	Interrupt control register 1
00FF ₁₆	Interrupt control register 2

Fig. 2 SFR (Special Function Register) memory map

M37450S1SP/FP,M37450S2SP/FP M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	. Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		−0.3~7	V
V ₁	Input voltage RESET, X _{IN}		−0.3~7	V
Vı	Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,			
	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇			١.,
	· P6 ₀ ~P6 ₇ , ADV _{REF} , DAV _{REF} ,	With respect to V _{SS}	$-0.3 \sim V_{cc} + 0.3$	V
	V _{REF} , AV _{CC}	Output transistors are		
V _I	Input voltage CNV _{SS}	at "OFF" state.	-0.3~13	V
	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,			
	P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ ,		0.3 1 10.3	
Vo	X_{OUT} , ϕ , \overline{RD} , \overline{WR} , R/\overline{W} ,		$-0.3 \sim V_{cc} + 0.3$	\ \ \
	RESET _{OUT} , SYNC			
Pd	Power dissipation	T _a = 25℃	1000 (Note 1)	mW
Topr	Operating temperature		-10~70	℃ ′
Tstg	Storage temperature		−40~125	°C

Note 1: 500mW for QFP type.

RECOMMENDED OPERATING CONDITIONS

(V_{CC}=5V±10%, T_a=−10~70°C unless otherwise noted)

0	Barometer		Limits				
Symbol	Parameter .	Min.	Nom.	Max.	Unit		
V _{CC}	Supply voltage	4.5	5	5.5	V		
Vss	Supply voltage		. 0		٧ .		
V _{IH}	"H" Input voltage RESET, XIN, CNVSS (Note 2)	0.8V _{CC}		Vcc	V		
V _{IH}	"H" Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ P6 ₀ ~P6 ₇ (except Note 2)	2.0		V _{cc}	V		
VIL	"L" Input voltage CNV _{SS} (Note 2)	0		0.2V _{CC}	V		
VIL	"L" Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ P6 ₀ ~P6 ₇ (except Note 2)	0		0.8	V		
VIL	"L" Input voltage RESET	0		0.12V _{CC}	V		
VIL	"L" Input voltage X _{IN}	0		0.16V _{CC}	V		
I _{oL(peak)}	"L" peak output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇			10	mA		
I _{oL(avg)}	"L" average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ (Note 3)			5	mA		
I _{он(peak)}	"H" peak output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇			-10	mA		
l _{он(avg)}	"H" average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ (Note 3)			-5	mA		
f(X _{IN})	Clock oscillating frequency	1		10	MHz		

Note 2 : Ports operate as $INT_1 \sim INT_3(P6_0 \sim P6_2)$, $EV_1 \sim EV_3(P3_0 \sim P3_2)$, $R_XD(P3_4)$ and $S_{CLK}(P3_6)$ Note 3: The average output current I_{OH(avg)} and I_{OL(avg)} are the average value during a 100ms. Note 4: The total of "L" output current I_{OL(peak)} of port P0, P1 and P2 is less than 40mA.

The total of "H" output current $l_{OL(peak)}$ of port P0, P1 and P2 is less than 40mA. The total of "L" output current $l_{OL(peak)}$ of port P3, P5, P6, R/W SYNC, RESET_{OUT}, $\overline{\text{RD}}$, $\overline{\text{WR}}$ and ϕ is less than 40mA.

The total of "H" output current IOH(peak) of port P3, P5, P6, R/W SYNC, RESETOUT, RD, WR and ϕ is less than 40mA.

M37450S1SP/FP,M37450S2SP/FP M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, $T_a = -10 \sim 70^{\circ}C$, $f(X_{IN}) = 10 MHz$, unless otherwise noted)

Symbol	Parameter	. Test conditions	Limits			Unit
Syllibol			Min.	Тур.	Max.	Oilit
V _{OH}	"H" output voltage RD, WR, R/W, SYNC, RESET _{OUT} , ϕ	I _{OH} =-2mA	V _{cc} -1			V
V _{OH}	"H" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇	I _{OH} =-5mA	1			
• он	P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇	IOH——SITIA	V _{cc} -1			V
	"L" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇					
VoL	P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇	I _{OL} =2mA		,	0.45	· V
	RD, WR, R/W, SYNC, RESET _{OUT} , ¢	4 °				
	"L" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇	1 === 1			1	V
VoL	P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇	I _{OL} =5mA			'	V
V _{T+} -V _{T-}	Hysterisis $INT_1 \sim INT_3(P6_0 \sim P6_2)$, $EV_1 \sim EV_3(P3_0 \sim P3_2)$,	Function input level	0.3		1	V
VT+VT-	R _X D(P3 ₄), S _{CLK} (P3 ₆)		0.3		,	· ·
$V_{T+}-V_{T-}$	Hysterisis RESET				0.7	٧
$V_{T+}-V_{T-}$	Hysterisis X _{IN}		0.1		0.5	V
	"L" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇					
I _{IL}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇	V _I =V _{SS}	- 5		5	μΑ
	P6₀∼P6₁, RESET, X _{IN}					
	"H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇					
I _{IH}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇	V _I =V _{CC}	-5		5	μA
	P6₀~P6 ₇ , RESET, X _{IN}		}			
V _{RAM}	RAM retention voltage	At stop mode	2			V
		At system operation		6	10	A
lcc	Supply current	f(X _{IN})=10MHz	."	L°	10	mA
		At stop mode (Note 5)		1	10	μΑ

Note 5: The terminals $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{R/W}}$, SYNC, RESET_{OUT}, ϕ , D-A₁ and D-A₂ are all open. The other ports, which are in the input mode, are connected to V_{SS}. A-D converter is in the A-D completion state. The current through ADV_{REF} and DAV_{REF} is not included(Fig.6).

A-D CONVERTER CHARACTERISTICS

 $(V_{CC} = AV_{CC} = 5V, V_{SS} = AV_{SS} = 0V, T_a = 25^{\circ}C, f(X_{IN}) = 10 MHz, unless otherwise noted)$

Symbol	Parameter	Test conditions		Limits			
		Test conditions	Min.	Тур.	Max.	Unit	
_	Resolution				. 8	Bits	
_	Absolute accuracy	V _{CC} =AV _{CC} =ADV _{REF} =5.12V		±1.5	±3	LSB	
t _{CONV}	Conversion time			1	49	$t_{c}(\phi)$	
VIA	Analog input voltage		AVss		AVcc	V	
V_{ADVREF}	Reference input voltage		2.		Vcc	٧	
R _{LADDER}	Ladder resistance value	ADV _{REF} =5V	2	7.5	10	kΩ	
IIADVREF	Reference input current	ADV _{REF} =5V	0.5	0.7	2.5	mA	
V _{AVCC}	Analog power supply input voltage			Vcc		٧	
V _{AVSS}	Analog power supply input voltage			0		٧.	

$\textbf{D-A} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (\textit{V}_{\text{CC}} = 5 \textit{V}, \; \textit{V}_{\text{SS}} = A \textit{V}_{\text{SS}} = 0 \textit{V}, \; \textit{T}_{a} = 25 \, \textrm{C}, \; \text{unless otherwise noted})$

Symbol	Parameter	Test condition	Limits			Unit
			Min.	Тур.	Max.	Ollit
-	Resolution				8	Bits
	Abusolute accuracy	V _{CC} =DAV _{REF} =5.12V			1.0	%
t _{su}	Setup time		-		3	μs
Ro	Output resistance		1	2	4	kΩ
V _{AVSS}	Analog power supply input voltage			0		٧
VDAVREF	Reference input voltage		4		V _{CC}	V
IDAVREF	Reference power input current	,	0	2.5	5	mA

M37450S1SP/FP,M37450S2SP/FP M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS

Port/Single-chip mode (V_{cc}=5V±10%, V_{ss}=0V, T_a=-10~70°C, unless otherwise noted)

Symbol	Parameter	Test condition		Limits		Unit	
Symbol Full and the Control of the C		rest condition	Min.	Тур.	Max.	Oilit	
t _{su(POD} -ø)	Port P0 input setup time		200			ns	
t _{SU(P1D} -ø)	Port P1 input setup time		200			ns	
tsu(P2D-ø)	Port P2 input setup time	'	200			ns	
tsu(P3D-ø)	Port P3 input setup time		200			ns	
t _{SU(P4D-ø)}	Port P4 input setup time	:	200			ns	
t _{SU(P5D} ø)	Port P5 input setup time		200			ns	
t _{SU(P6D-ø)}	Port P6 input setup time		200			ns .	
th(ø-POD)	Port P0 input hold time	1	40			ns	
th(ø-P1D)	Port P1 input hold time		40			ns	
th(ø-P2D)	Port P2 input hold time	Fig. 3	40			ņs	
th(ø-P3D)	Port P3 input hold time		40			ns	
th(ø-P4D)	Port P4 input hold time		40			ns	
th(ø—P5D)	Port P5 input hold time		40			ns	
th(ø-P6D)	Port P6 input hold time		40	1		ns	
$t_{C}(X_{IN})$	External clock input cycle time		100		1000	ns	
$t_W(X_{IN}L)$	External clock input "L" pulse width		30			ns	
$t_W(X_{IN}H)$	External clock input "H" pulse width		30			ns	
$t_r(X_{IN})$	External clock rising edge time				20	ns	
tf(XIN)	External clock falling edge time				20	ns	

Master CPU bus interface timing $(\overline{R} \text{ and } \overline{W} \text{ separation type mode})$

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=-10\sim70^{\circ}C, unless otherwise noted)$

Cumbal	Day of the second					
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{su(cs-R)}	CS setup time		0			ns
t _{su(cs-w)}	CS setup time		0			ns
th(R-cs)	CS hold time		0			ns
th(w-cs)	CS hold time		0			ns
t _{SU(A-R)}	A ₀ setup time		40			ns
t _{su(A-w)}	A ₀ setup time	Fig. 3	40			ns
th(R-A)	A ₀ hold time		10			ns
th(w-A)	A ₀ hold time		10			ns
t _{W(R)}	Read pulse width		160			ns
t _{W(W)}	Write pulse width		160			ns
t _{su(D-w)}	Date input setup time before write		100			ns
th(w-D)	Date input hold time after write		10			ns

Master CPU bus interface timing (R/W type mode)

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=-10\sim70^{\circ}C, unless otherwise noted)$

Cumbal	Development	Test condition		Limits		
Symbol	Parameter		Min.	Тур.	Max.	Unit
t _{su(cs-E)}	CS setup time		0			ns
th(E-cs)	CS hold time		. 0			ns
t _{SU(A-E)}	A ₀ setup time		40			ns
th(E-A)	A ₀ hold time		10			ns
t _{SU(RW-E)}	R/W setup time		40			ns
th(E-RW)	R/W hold time		10			ns
t _{W(EL)}	Enable clock "L" pulse width	Fig. 4	160			ns
t _{W(EH)}	Enable clock "H" pulse width	. *	160			ns
t _{r(E)}	Enable clock rising edge time				25	ns
t _{f(E)}	Enable clock falling edge time				25	ns
t _{su(D-E)}	Data input setup time before write		100			ns
th(E-D)	Data input hold time after write		10			ns

M37450S1SP/FP,M37450S2SP/FP M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

Symbol	Parameter	Test condition	Limits			Unit
		Test condition	Min.	Тур.	Max.	Onit
t _{SU(D-ø)}	Data input setup time		100			ns
th(ø-D)	Data input hold time	FI- 5	0			ns
tsu(D-RD)	Data input setup time	Fig. 5	100			ns
th(RD-D)	Data input hold time		0			ns



M37450S1SP/FP,M37450S2SP/FP M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

SWITCHING CHARACTERISTICS

Port/Single-chip mode (V_{cc}=5V±10%, V_{ss}=0V, T_a=-10~70°C, unless otherwise noted)

Countries.	Parameter	Test condition	Limits			11-14
Symbol			Min.	Тур.	Max.	Unit
td(ø-POQ)	Port P0 data output delay time				200	ns
td(ø-P1Q)	Port P1 data output delay time				200	ns
td(#-P2Q)	Port P2 data output delay time		7.0		200	ns
td(ø-P3Q)	Port P3 data output delay time				200	ns
t _{d(ø-P5Q)}	Port P5 data output delay time				200	ns
td(ø-P6Q)	Port P6 data output delay time	Fig. 3			200	ns
t _{C(\$\phi\$)}	Cycle time		400		4000	ns
t _{W(øH)}	ϕ clock pulse width ("H" level)		190			ns
t _{W(øL)}	ϕ clock pulse width ("L" level)	·	170			ns
t _{Γ(φ)}					20	ns
t _{f(φ)}	ϕ clock falling edge time				20	ns

Master CPU bus interface (\overline{R} and \overline{W} separation type mode)

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=-10\sim70^{\circ}C, \text{ unless otherwise noted})$

Symbol		T		Limits			
Symbol	Parameter		Test condition	Min.	Тур	Max.	Unit
ta(R-D)	Data output enable time after read					120	ns
t _{V(R-D)}	Data output disable time after read		5:- 4	10		85	ns
t _{PLH(R-PR)}	P _{RDY} output transmission time after read		Fig. 4			150	ns
t _{PLH(W-PR)}	PRDY output transmission time after write					150	ns

Master CPU bus interface (R/W type mode) ($v_{cc}=5v\pm10\%$, $v_{ss}=0v$, $v_{a}=-10\sim70\%$, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
		rest condition	Min.	Тур.	Max.	Unit
ta(E-D)	Data output enable time after read				120	ns
t _{V(E-D)}	Data output disable time after read	Fig. 4	10		85	ns
t _{PLH(E-PR)}	PRDY output transmission time after E clock				150	ns

Local bus/Memory expansion mode, microprocessor mode

(V_{CC} =5 $V\pm10\%$, V_{SS} =0V, T_a =-10 \sim 70 $^{\circ}$ C, unless otherwise noted)

Completel	Parameter	Took and distan	Limits			Unit
Symbol		Test condition	Min.	Typ.	Max.	Unit
t _{d(≠−A)}	address delay time after ϕ			,	120	ns
t _{∨(φ-A)}	address effective time after ϕ		10			ns
t _{V(RD-A)}	address effective time after RD		10			ns
t _{V(WR-A)}	address effective time after WR		10			ns
t _{d(ø-D)}	data output delay time after ϕ				140	ns
td(wn-D)	data output delay time after WR	Fig. 5			140	ns
t _{∨(φ−D)}	data output effective time after ϕ	Fig. 5	20			ns
t _{V(WR-D)}	data output effective time after WR		20			ns
td(ø-RW)	R/W delay time after ∮				120	ns
td(ø-sync)	SYNC delay time after ϕ				120	ns
t _{W(RD)}	RD pulse width		170			ns
t _{w(wa)}	WR pulse width		170			ns

8-BIT CMOS MICROCOMPUTER

TEST CONDITION

Input voltage level: V_{IH} 2.4V

V_{II} 0.45V

Output test level: VOH 2.0V

V_{OL} 0.8V




Fig. 3 Test circuit in single-chip mode




Fig. 4 Master CPU bus interface test circuit




Fig. 5 Local bus test circuit





Fig. 6 I_{CC} (at stop mode) test condition

8-BIT CMOS MICROCOMPUTER

TIMING DIAGRAM


Port/single-chip mode timing diagram



Note : V_{IH} =0.8 V_{CC} , V_{IL} =0.16 V_{CC} of X_{IN}


Master CPU bus interface/ \overline{R} and \overline{W} separation type timing diagram

Read




8-BIT CMOS MICROCOMPUTER

Write





Master CPU interface/ R/W type timing diagram



8-BIT CMOS MICROCOMPUTER

Local bus timing diagram





M50734SP/FP

8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M50734SP is a microcomputer designed with CMOS sillicon gate technology. It is housed in a 64-pin shrink plastic molded DIP (flat package type also available). This microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

The differences between the M50734SP and the M50734FP are the package outline, the voltage input pins for A-D, and power dissipation ability (absolute maximum ratings).

DISTINCTIVE FEATURES

Number of basic instructions 69
 Memory size (internal memories are not provided)
Memory area programmable memory ······64K bytes
data memory ······64K bytes
A landamenting and authorities at a contract to the contract of the contract o

Instruction execution time

	1µs (minimum instructions, at 8MHz frequency)
•	Single power supply5V±10%

Power dissipation

Interrupt11 types, 5 vectors

Timers

ro-bit timer/event counter (general purpose)	
8-bit timer (general purpose)3	
8-bit timer (watchdog timer) ··················1	
8-bit timer (strobe timer) ···················1	
8-bit timer (baud rate timer) ·······················1	
8-bit counter (control for stepper motor) 2	


Stepper motor control circuit

	1channel for the X or Y direction
•	Programmable I/O ports (Ports P0, P1, P2, P3) ······· 32
•	Input ports (Port P4)4
•	Serial I/O
	8-bit clock synchronous ······· 1


8-bit UART 1
Baud rate (at 7.37MHz frequency) ... 75bps~57600bps
A-D converter 8-bit successive approximation

APPLICATION

Printer/plotter, Electronic typewriter, PPC, FAX, Portable word processor, Robotics







MITSUBISHI MICROCOMPUTERS M50734SP/FP

8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M50734SP

Parameter			Functions	
Number of basic instructions			69	
Instruction execution time			1μs (minimum instructions, at 8MHz frequency)	
Clock frequency			8MHz	
Memory size			64K bytes (up to 128k bytes with DME signal)	
Input/output port	P0, P1, P2, P3	1/0	8-bit×4 (all pins of P0, P2, and part of P3 have double functions)	
	P4	input	4-bit×1 (P4 is in common with analog input)	
UART			1 (built-in baud rate generator, 75~57600bps)	
Clock synchronized serial I/O			8-bit×1	
	Timer X		16-bit×1	
	Timer 1		8-bit×1 (with 8-bit prescaler)	
Timer	Timer 2		8-bit×1 (with 8-bit prescaler)	
rimer	Timer 3		8-bit×1 (with 8-bit prescaler)	
	Timer S		8-bit×1 (with 1/4 frequency divider)	
	Timer W		8-bit×1 (with 1/1024 frequency divider)	
A-D converter			Four analog inputs, 8-bit successive approximation	
Subroutine nesting			128 levels (max.)	
latata			Three external interrupts, four timer interrupts	
Interrupts			Two counter interrupts, one UART interrupt	
Clock generating circuit			Built-in	
			(externally connected to a ceramic resonater or a quartz crystal resonator)	
Supply voltage			5V±10%	
	at normal operation (at	BMHz frequency)	30mW	
Power dissipation	at wait mode		5mW	
	at stop mode		5μW	
Operating temperature range			−10~70°C	
Device structure			CMOS sillicon gate process	
Package	M50734SP		64-pin shrink plastic molded DIP	
	M50734FP		72-pin plastic molded QFP	



MITSUBISHI MICROCOMPUTERS M50734SP/FP

8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions	
V _{CC} , V _{SS}	Supply voltage		Power supply inputs 5V±10% to V _{CC} , and V _{SS}	
AV _{CC} AV _{SS}	Voltage input for A-D		This is the power supply input pin for the A-D converter. For M50734SP, this is not provided.	
V _{REF}	Reference voltage input	Input	This is the reference voltage input pin for the A-D converter.	
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.	
X _{IN}	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external	
Хоит	Clock output	Output	clock is used, the clock source should be connected the X _{IN} pin the X _{OUT} pin should be left open.	
φ	Timing output	Output	This is the timing output pin. Clock oscillating frequency f(X _{IN}) divided by 4 signal is outputed.	
SYNC	Synchronous signal output	Output	Synchronous signal is outputed when the op code is fetched, and is used to control the program's single step operation.	
RD	Read signal output	Output	Control signal for read access to ROM, RAM and peripherals.	
WR	Write signal output	Output	Control signal for write access to RAM and peripherals.	
ALE	Address latch enable signal output	Output	Address latch signal for address A ₀ ~A ₇ .	
A ₁₅ ~A ₈	Address bus	Output	The contents of the high-order 8 bits of the address bus are output (CMOS output).	
A ₇ /D ₇ ~ A ₀ /A ₀	Address/Data bus	1/0	The contents of the lower-order 8 bits of the address bus and 8 bits of the address bus are output (CMOS output).	
WD _{OUT}	Watchdog timer overflow output	Output	When the watchdog timer overflows, this pin is set to "H". Cleared only at reset.	
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with CMOS tri-state output. Each port has double function, and can switch by software.	
INT ₁ (P0 ₀) INT ₂ (P0 ₁) CNTR(P0 ₂) BUSY _{OUT} (P0 ₃) STB _{OUT} (P0 ₄) DME(P0 ₅) TxD(P0 ₆) RxD(P0 ₇)	Interrupt input Interrupt input Timer I/O Busy signal output Strove pulse output Data memory enable output Transmission output Receive input	Input Input I/O Output Output Output Output Input	This is an interrupt input pin. This is an interrupt input pin. This is an output pin for the timer X. When the falling edge is inputed to $\overline{\text{INT}_1}$ pin, this port is set by hardware. This pin is used for the strobe input to the external driver IC. This pin is used for external memory expansion. This is an output pin for UART. This is an input pin for UART.	
P1 ₀ ~ P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port with CMOS tri-state output. It is also used as "latch input" to read data when a low level signal is inputed to $\overline{\text{INT}}_1$ pin.	
P2 ₀ ~ P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port with CMOS tri-state output. By software selection, it can also be used as an output port for the decoder logic of a stepper motor control circuit.	
P3 ₀ ~ P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port with CMOS tri-state output. The function of the P3 ₀ ~P3 ₂ can be selected by software.	
S _{IO} (P3 ₂)	Serial I/O	I/O	This pin is used as an I/O pin for serial I/O.	
P4 ₀ /AN ₀ ~. P4 ₃ /AN ₃	Input port P4/ Analog input port AN	Input	Port P4 is a 4-bit input port, and is used as a 4-bit analog input port for A-D converter.	



BASIC FUNCTION BLOCKS MEMORY

A memory map of the M50734SP is shown in Figure 1. Since the M50734SP contains no internal memory, the ROM and RAM must be connected externally. The addressable memory space is 64K bytes however, by using the $\overline{\text{DME}}$ signal, up to 128K bytes can be accessed.

The special address area is contained between addresses $FF00_{16}$ to $FFFF_{16}$. By using this special page addressing mode, subroutines located in this area can be called with only 2 bytes. The reset and interrupt vector addresses are contained within addresses $FFF4_{16}$ to $FFFF_{16}$.

The zero page address area is contained between 0000₁₆ and 00FF₁₆. Addresses within this area can be accessed with 1 byte. Frequently accessed addresses, such as in RAM, input/output ports and timers, are allocated to the zero page area.

Addresses 0100_{16} to $01FF_{16}$ are used mainly as the stack, and addresses 0200_{16} to $FEFF_{16}$ are used memories for the program and data.




Fig.1 Memory map

CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 2.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the microcomputer. Data operations such as data transfer, input/Output, etc., are executed mainly through accumulator.

INDEX REGISTER X (X)

The index register X is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register X, specifies the real address. When the T flag in the processor status register is set to "1", the index register X itself becomes the address for the second OPERAND.

INDEX REGISTER Y (Y)

The index register Y is an 8-bit register.

In the index addressing mode, the value of the OPERAND added to the contents of the register Y specifies the real address.




Fig.2 Register structure

STACK POINTER (S)

The stack pointer is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subroutine calls. The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

When an interrupt occurs, the higher 8 bits of the program counter is pushed onto the stack first, the stack pointer is decremented by one, and then the lower 8 bits of the program counter is pushed onto the stack. Next the contents of the processor status register is pushed onto the stack. As each byte is pushed onto the stack. When the return from interrupt instruction (RTI) is executed, the program counter and processor status register data is pulled off the stack in reverse order from above.

The Accumulator is never pushed onto the stack automatically, so a Push Accumulator instruction (PHA) is provided to execute this function. Restoring the Accumulator to its previous value is accomplished by the Pull Accumulator instruction (PLA). It is executed in the reverse order of the PHA instruction.

The contents of the Processor Status Register (PS) are pushed and pulled to and from the stack with the PHP and PLP instructions, respectively.

During a subroutine call, only the program counter is pushed onto the stack. Therefore, any registers that should not be destroyed should be pushed onto the stack manually. To return from a subroutine call, the RTS instruction is used.

PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L. The program counter is used to indicate the address of the next instruction to be executed.

PROCESSOR STATUS REGISTER (PS)

The processor status register is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flag (C), Zero flag (Z), Overflow flag (V) or the Negative flag (N). Each bit of the register is explained below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic and Logical operation Unit (ALU) immediately after an operation. It also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting and clearing this flag.

2. Zero flag (Z)

This flag is used to indicate if the immediate operation generated a zero result or not. If the result is zero, the zero

flag will be set to "1". If the result is not zero, the zero flag will be set to "0".

3. Interrupt disable flag (I)

This flag is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is set to "0", the operations are executed in binary. Decimal correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

When the BRK instruction is executed, the same operations are performed as in an interrupt. The address of the interrupt vector of the BRK instruction is the same as that of the lowest priority interrupt. The contents of the B flag can be checked to determine which condition caused the interrupt. If the BRK instruction caused the interrupt, the break flag will be "1", otherwise it will be "0".

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (ie., operation results between memories 1 and 2 are stored in the accumulator). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the index X mode flag, respectively.

7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a signed binary number. When the result exceeds +127 or -128, the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the overflow flag. The overflow flag is reset by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is set to "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the negative flag. There are no instructions for directly setting or resetting the negative flag.



INTERRUPTS

The M50734SP can be interrupted from 11 sources. The interrupts are vector interrupts, and their priorities and vector table is shown in Table 1. When the interrupt enable bit is set to "1", the interrupt request bit is set to "1" and the interrupt disable flag to "0", all interrupts except the reset and BRK instructions are acknowleded. The reset is treated as a nonmaskable interrupt of the highest priority. This is shown in Figure 3.

Table 1. Interrupt vector address and priority

Interrupt source	Priority	Vector address
RESET	1 .	FFFF ₁₆ , FFFE ₁₆
INT ₁	2	FFFD ₁₆ , FFFC ₁₆
R1 or INT ₁	3	FFFB ₁₆ , FFFA ₁₆
Timer 1, timer 2 or timer 3	4	FFF9 ₁₆ , FFF8 ₁₆
HE or VE	5 .	FFF7 ₁₆ , FFF6 ₁₆
Timer X, CNTR or BRK	6	FFF5 ₁₆ , FFF4 ₁₆




Fig.3 Interrupt control

TIMER (VCU)

The M50734SP provides a versatile control unit consisting of the timers and counters shown in Figure 4.

Each of the timers is described blow.

1. Timer X

The 16-bit timer X consists of timers X_H , X_L and their reload latches. This timer has four modes which are selected by bit 0 and bit 1 (timer X operation mode bits) of the interrupt

control register 3 (address $00FD_{16}$). Figure 5 shows the structure of timer X and Figure 6 shows the structure of the interrupt control register 3.

Timer X can select the count source, either the oscillation frequency divided by 16 or the event clock which is input from the CNTR pin.

The timers are of the countdown type and the frequency ratio is $1/(n+1)(n:0\sim65535$, decimal).




Fig.4 Structure of versatile control unit




Fig.5 Block diagram of timer X (0200₁₆ is written to timer X automatically, after reset to stop instruction.)




Fig.6 Structure of Interrupt control register 3

The four modes of timer X are described below.

(1) Timer mode [00] In this mode the oscillation frequency, divided by 16, is counted. When the contents of the timer reaches "0", the interrupt request bit is set to "1". At the next cycle, the contents of the timer latch are reloaded and the count continues. After resetting, this mode is set automatically.



(2) Pulse output mode (01)

Every time the contents of the timer reach "0", the output signal from the $P0_2/CNTR$ pin changes polarity. If this mode is used, bit 2 of port P0 function register and bit 2 of the port P0 directional register must be set to "1".

(3) Event counter mode [10]

The operation is the same as in the timer mode except that the input signal from pin P0₂/CNTR is counted. However, if this mode is used, bit 2 of port P0 directional register must be set to "0". The counter pin interrupt request bit is set by the event input signal. Therefore the counter pin interrupt enable bit must be set to "0" to prevent an interrupt.

(4) Pulse width measurement mode [11]

The oscillation frequency, divided by 16, is counted while the level of pin $P0_2/CNTR$ is either low or high. The level of pin $P0_2/CNTR$ is selected by interrupt control register 3. bit 3.

When the contents of the timer X reach "0", the interrupt request bit is set to "1". At the next cycle, the latches contents are reloaded and counting continues. If this mode is used, the counter pin interrupt must be enabled and the timer X interrupt prohibited.

2. Timer 1, Timer 2, Timer 3

Timer 1, timer 2 and timer 3 each consist of an 8-bit prescaler, an 8-bit timer, a prescaler reload latch and a timer reload latch. The structure of timer 1, timer 2 and timer 3 is shown in Figure 7.

The count source for timer 1, timer 2 and timer 3 is the oscillation frequency divided by 16. These timers are of the countdown type and the frequency, ratio of the prescaler and timer is $1/(n+1)(n:0\sim255$, decimal).

Timer 1 and timer 3 are also used to determine the step rate by connecting with the stepping motor control circuit and as timers for the PWM pulse output signal.




Fig.7 Block diagram of timer 1, timer 2 and timer 3

3. Timer S

The structure of timer S is shown in Figure 8. Timer S has no reload latch. Whether or not a 1/4 frequency divider should be put before the timer, is determined by bit 2 of the port P2 and port P3 function register (P2P3FR).

If the 1/4 frequency divider is bypassed, the clock pro-

duced by dividing the oscillation frequency by 16 becomes the count source for timers S. If it is built in, the oscillation frequency, divided by 16, (then divided by 4 once more), becomes the clock. This timer is of the countdown type and the frequency ratio is $1/(s+1)(s:0\sim255$, decimal).




Fig.8 Structure of timer S

WATCHDOG TIMER

As shown in Figure 9, the watchdog timer is composed of a 10-bit prescaler and 8-bit timer counter. Timer W can be read from or written to by software. After a reset, this timer is set to FF₁₆. Every timer the prescaler overflows, timer W

is decremented. When the contents of timer W (N_W) changes "00", the WD_{OUT} pin changes from "L" to "H". If the oscillation frequency is 8MHz, the time (T_W) until the timer W underflows can be set by the following equation: $T_W=16/f(X_{IN})\times1024\times(N_W\pm1/2)$ $(1\le N_W\le 255,$ decimal)




Fig.9 Structure of the watchdog timer

M50734SP/FP

8-BIT CMOS MICROCOMPUTER

STEPPER MOTOR CONTROL CIRCUIT

Two identical circuits for the control of two stepper motors (for a horizontal and vertical direction) are built in to the M50734SP and can operate independently. The block diagram is shown in Figure 10.

The horizontal and vertical counters are both 8-bit binary counters which contain the number of steps. The horizontal

phase counter (HPHC) and vertical phase counter (VPHC) are both 3-bit binary counters and perform phase decoding. The two stepping motor control registers are 4-bit registers controlling, start/stop, single-step, direction and 2-2 or 2-1 phase drive. The functions of these registers and the relation between the phase counter and the phase output signals are shown in Figure 11.




Fig.10 Structure of stepper motor control circuit

(Two identical circuits for horizontal and vertical direction.)

M50734SP/FP

8-BIT CMOS MICROCOMPUTER




Fig.11 Bit functions of the stepper motor control register and relation between horizontal phase counter and phase output signals

PWM (Pulse width modulation)

The M50734SP includes a control circuit which generates pulses of various duty cycles utilizing timer 2 and 3. The PWM signal is internally generated as shown in Figure

W3 is the time interval (time from reload to zero) of timer 3 and W2 the time interval of timer 2.




Fig.12 PWM signal generation

UART

The M50734SP has an 8-bit duplex UART. The block diagram is shown in Figure 13, and the bit structure of the UART control register and UART status register is shown in Figure 14. The UART control register can be read from or written to by software, but the UART status register can only be read.

Transmit/receive character length and parity addition are

set by bit 0, 1 and 2 of the UART control register.

The four possible transmit/receive formats are as follows:

- (1) 7-bit (no parity)
- (2) 7-bit + parity (odd or even selectable)
- (3) 8-bit (no parity).
- (4) 8-bit + parity (odd and even selectable)

Each bit of the UART control register and UART status register is described in detail below.




Fig.13 UART (timer B frequency ratio: 1/(B+1))




Fig.14 Bit structure of UART control register and UART status register

Character length selection bit (CH7/8)

If this bit is "0", the 7-bit character mode is selected; If it is set to "1", the 8-bit character mode is selected. It can be read from and written to by software.

Parity enable bit (PEN)

If this bit is "1", parity is added to the characters of the signal being transmitted or received. If this bit is to "0", parity is not added, and in the receive state a parity error can not occur.

If can be read from or written to by software.

Even or odd parity select bit (EP/OP)

If this bit is "0", even parity is selected, if set to "1", odd parity is selected. It can be read from or written to by software.

Multiplexer control bit (MuX 8/32)

This bit selects the count source of timer B. If it is "0", the oscillation frequency, divided by 8, is selected; if it is "1", the oscillation frequency divided by 32 is selected. It can be read from or written to by software.

Receive interrupt request enable bit (RIE)

If this bit is "1", the receive interrupt request flag (RI) can be set; if it is cleared to "0", interrupts are inhibited. Even if the interrupts are inhibited, the RI flag remains as is. It can be read from or written to by software.

Transmit enable bit (TE)

If this bit is "0", the transmit clock goes "H", the transmit interrupt bit is cleared "0" and goes to the initial state. When set to "1", transmission will start. It can be read from or written to by software.

Receive enable bit (RE)

If this bit is "0", the receive interrupt request bit (RI) parity error bit (PE), framing error bit (FE) and overrun error bit (OE) are cleared to the initial state. If it is "1", it will be in the receive enable state, and when the start bit is input into the P0₇/RxD pin, the receive operation will start. This bit can be read from or written to by software.

Receive interrupt request bit (RI)

This bit is set to "1" when a receive interrupt request occurs. It is cleared to "0" when the receive enable bit (RE) is set to "0" or when data is written to the receive buffer register.

Transmit empty bit (TI)

This bit is cleared to "0" when the transmit enable bit (TE) is set to "0" or when data is written to the transmit shift register (TR). When the transmission is completed, it is set to "1".

Parity error bit (PE)

This bit is set to "1" when the parity odd or even selection bit is "0" and the number of is in the received data is even, or the parity odd or even selection bit is set to "1" and the number of "1" in the receive data is odd.

It is cleared to "0" when the receive enable bit (RE) is set to "0" or data is written to the receive buffer register.

Framing error bit (FE)

This bit is cleared to "0" when the receive enable bit (RE) is set to "0" or data is written to the receive buffer register. When a framing error occurs, this bit is set to "1". A framing error occurs when transmitting data from the receive shift register to the receive buffer register and the stop bit of the receive data does not exist.

Overrun error bit (OE)

This bit is cleared to "0" when the receive enable bit is set to "0" or data is written to the receive buffer register. When an overrun error occurs, this bit is set to "1".

An overrun error occurs when the next data is transmitted from the receive shift register to the receive buffer register while the receive interrupt request bit (RI) is "1".

The receive and transmit operations are shown in Figure 15 and Figure 16.






Fig.15 Receive operation (8-bit+1 parity mode)

(Each receive data bit is read by a master slave flip-flop when the R_{CLK} signal is "L". When the R_{CLK} signal goes from "L" to "H", it is transferred to the slave flip-flop and

latched. When the start bit "0" (which is latched first), overflows from the last bit of the 11 bit shift register, it is detected as the stop bit and the RI bit is set.)




Fig.16 Transmit operation (8-bit+1 parity mode)

(When the T_{CLK} signal goes from "L" to "H", the transmit data is shifted. After the stop bit is transferred, the TI bit is

set to "1". The TI bit is cleared when TE is set to "0" or when data is written to the transmit shift register (TR).)



CLOCKED SERIAL I/O

The M50734SP has one 8-bit clock serial I/O. Its structure and transmit/receive operation are shown in Figure 17. Data is transferred at a transmit speed of 1/4 the oscillation frequency.

Data is transferred and received beginning at the most significant bit.




Fig.17 Clocked serial I/O and transmit or receive data

A-D CONVERTER

The A-D conversion circuit is shown in Figure 18. With the A-D analog input pins $P4_0/AN_0 \sim P4_3/AN_3$ are in common with the input pins of the data bus. The A-D control register (address $00E9_{16}$) is a 3-bit register. One of four analog in-

put pins is selected by bit 0 and 1. The relation between bit 0, 1 and the selected analog input pin is shown in Figure 19. The A-D conversion speed is $36\mu s$ (at 8MHz frequency) with an absolute conversion precision of \pm 3LSB.




Fig.18 A-D conversion circuit




Fig.19 Structure of A-D control register



RESET CIRCUIT

The M50734SP is reset according to the sequence shown in Figure 20. It starts the program from the address formed by using the content of address FFFF $_{16}$ as the high order address and the content of the address FFFF $_{16}$ as the low order address, when the $\overline{\text{RESET}}$ pin is held at "L" level for more than 2μ s while the power voltage is in the recom-

mended operating condition and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 22. An example of the reset circuit is shown in Figure 21. When the power on reset is used, the $\overline{\text{RESET}}$ pin must be held "L" until the oscillation of $X_{\text{IN-}}X_{\text{OUT}}$ becomes stable.




Fig.20 Timing diagram at reset




Fig.21 Example of reset circuit

r				
		Address		
(1)	Port P0 directional register	(F7 ₁₆)	00 ₁₆	
(2)	Port P1 directional register	(F4 ₁₆)	00 ₁₆	
(3)	Port P2 directional register	(F1 ₁₆)	00 ₁₆	
(4)	Port P3 directional register	(EF ₁₆)	0016	
(5)	Interrupt control register 1	(FF ₁₆)	00 ₁₆	
, (6)	Interrupt control register 2	(FE ₁₆)	0016	
(7)	Interrupt control register 3	(FD ₁₆)	00 ₁₆	
(8)	Timer X 02 (DB ₁₆ , DA ₁₆)	16	0016	
(9)	Watchdog timer	(FC ₁₆)	FF ₁₆	
(w	VD _{OUT} pin is "L" leve!)			*
. (10)	Port P0 function register	(F5 ₁₆)	00 ₁₆	
(11)	Port P2 port P3 function register	(ED ₁₆)	0 0 0 0	, ·
(12)	A-D control register	(E9 ₁₆)		
(13)	UART control register	(E6 ₁₆)	0016	
(14)	Processor status register	(PS)	1	
(15)	(Only interrupt disable flag is set) Program counter	(PCH)	Contents of address FFFF ₁₆	
		(PC _L)	Contents of address FFFE ₁₆	·
				·

Fig.22 Register state initiated by RESET

I/O PORTS

(1) Port P0

Port P0 is a CMOS three state 8-bit input/output port. As shown in the memory map of Figure 1, it is located at address 00F6₁₆ on the zero page. Port P0 has a directional register (address 00F7₁₆) to program each individual bit either for input or output. Those pins set to "1" are for output and those programmed to "0" are for input.

This port also has a double function which can be selected for individual bits by the port P0 function register (address 00F5₁₆). If the contents of the port P0 function register are "0", this port is used as a normal port; if they are "1", this port is used as a special port for functions such as interrupt input, UART input/output

The structure of the port P0 function register is shown in Figure 23.

(2) Port P1

Port P1 is a CMOS tri-state 8-bit input/output port. The I/O function can be selected in the same way as for port P0. An 8-bit input latch (address 00F2₁₆) of the transparent type, is built into port P1. Therefore, port P1 can be used either by reading address 00F3₁₆, for non-latched data, or address 00F2₁₆, for latched data.

(3) Port P2

This port is a CMOS three state 8-bit input/output port. It can be set to input/output in the same way as port P0. By software 2 channels (1 channel=4-bit) from the stepping motor control circuit can be output simultaneously. Four-phase outputs can be selected by bit 6 and bit 7 of the port P2 port P3 function register (address 00ED₁₆). The structure of the port P2 and P3 function register is shown in Figure 24.

(4) Port P3

Port P3 is an 8-bit CMOS three state input/output port. The pins of port P3 can be set to input/output in the same way as port P0. Ports P3, P3 $_1$ and P3 $_2$ have double functions, which are determined by bits 0 and 1 of the port P2 and port P3 function register (address $00ED_{16}$).

(5) Port P4

Port P4 is a 4-bit input port. It can be used not only a as 4-bit digital input port, but also as an analog input port for the A-D converter.

If it is used as a digital input port, the contents of address 00EB₁₆ are read.

The 4 high-order bits of address 00EB₁₆ are usually "0". If port P4 is used as analog input, the ports are multiplexed by the A-D control register and A-D conversion is executed. When digital input is performed during A-D conversion, care is necessary as the precision of A-D conversion can sometimes be affected.

(6) WD_{OUT} pin

This pin is set after the contents of the watchdog timer W resetting. It can not be cleared by software, only by reset

(7) *φ* pin

The oscillation frequency, divided by 4, is output from this pin

(8) Address bus and data bus

The 8 high order bits of the address bus are output directly from $A_{15} \sim A_8$. Addresses and data of $A_7/D_7 \sim A_0/D_0$ are multiplexed. When ϕ is "H", the 8 low order bits are output, and when ϕ is "L", data can be transferred between $A_7/D_7 \sim A_0/D_0$ and external memory. The 8 low order address bits must be latched in an external latch with the ALE signal.

RD pin

While $\overline{\text{RD}}$ is "L", the M50734SP can read external memory.

(10) WR pin

While \overline{WR} is "L", the M50734SP can write to external memory.

(11) ALE pin

The ALE pin outputs the ALE signal to latch the low order address bits. The ALE signal is always generated once during a every machine cycle.

The 8 low order bits of the address bus start output when ALE signal changes from low to high. A transparent latch is used to allow an address set-up time. The address is latched when the ALE signal changes from high to low.

(12) SYNC pin

The SYNC signal controls single step operation of the M50734SP. It is synchronized with the ϕ signal and is output when an op code is fetched.

(13) V_{REE} pin

V_{REF} serves as reference voltage for the A-D converter.






Fig.23 Structure of Port P0 function register




Fig.24 Structure of Port P2 and P3 function register






Fig.25 Block diagram-1 of input/output pins

M50734SP/FP




Fig.26 Block diagram-2 of input/output pins




Fig.27 Block diagram-3 of input/output pins

CLOCK GENERATING CIRCUIT

The built-in clock generating ciruit is shown in Figure 28. When a STP instruction is executed, the oscillation stops at the "H" state of the internal clock ϕ . Moreover, timer X is set to 0200_{16} , and the oscillation output divided by 16 is connected to timer X. This connection is cleared when timer X overflows, or by resetting as discussed in the timer section.

The oscillation restarts after an interrupt is accepted, but the internal clock ϕ remains at "H" until timer X overflows. This is necessary because the oscillation needs a set-up

period if a ceramic or a crystal oscillator is used. When the WIT instruction is executed, the internal clock ϕ stops at "H" but the oscillator will not stop. This wait state is cleared after an interrupt is accepted. Since the oscillation

does not stopp, the following instruction will be executed immediately and not after a fixed time as for the STP instruction. The corresponding interrupt enable bit must be set to "1" before the STP or WIT instruction is executed.

When the STP state is cleared, timer X counts the oscillation frequency divided by 16. Therefore, timer X count stop bit (bit 2 of address 00FD₁₆) must be set to "0" before the STP instruction is executed.

An example of ceramic oscillation (or quartz crystal oscillation) is shown in Figure 29. The value of the capacitance differs depending on the oscillator. Therefore, adjust the value as recommended by the each oscillator manufactures. An example where the clock signal is supplied from outside is shown in Figure 30. $X_{\rm IN}$ is the clock input, and $X_{\rm OUT}$ is open,




Fig.28 Block diagram of the oscillation and clock generating circuit

MITSUBISHI MICROCOMPUTERS M50734SP/FP




Fig.29 External ceramic resonator circuit




Fig.30 External clock input circuit

STANDBY MODE

The M50734SP can stop oscillation, preserving the contents of all registers, input/output ports and so on except timer X. Therefore, it can begin operation again in the same state as before it stopped; power dissipation is greatly reduced. The STP instruction is used to stop the oscillation. When the STP instruction is executed, it stops at the address fetch state of the next instruction. After RESET or an $\overline{\text{INT}_1}$, $\overline{\text{INT}_2}$ or CNTR interrupt is accepted, the oscillation starts again. Therefore, before the STP instruction is executed,

one of the above interrupts must be enabled and the TXG (interrupt control register 3 (ICON 3), pin 2) must be cleared.

After the oscillation has been restarted by any means other than $\overline{\text{RESET}}$, the internal clock will start after timer X has counted 8208 cycles. When a ceramic oscillator is used, this time is needed to avoid instability at the oscillation rise. The block diagram of the standby mode is shown in Figure 31




Fig.31 Block diagram of standby mode

MITSUBISHI MICROCOMPUTERS M50734SP/FP

8-BIT CMOS MICROCOMPUTER

PROGRAMMING NOTES

- (1) The frequency ratio of the timer and the prescaler is 1/(n+1).
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) When the timer X is used at event counter mode, the contents of the timer X must be read after the TXG flag is cut off. If the TXG flag is not cut off, the plural reading data of the contents of the timer X must be compared and used as real data of the timer X. When the timer X at the other modes, other timers and prescalers are used, the contents of data can be read at optional time.
- (4) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, SED, or CLD instructions are executed.
- (5) A NOP instruction must be used after the execution of a PLP instruction.
- (6) Notes on the stepper motor control circuit
- The single-shot must not be used while the horizontal or vertical counter and the phase counter are linked with timers, because they can not rewrite data.
- When the stepper motor control register is set and reset, the bit set and bit reset instructions must be used.
- (7) The area of addresses 00D0₁₆ ~ 00D9₁₆ can not be used, because those area are reserved for system expansion.
- (8) When the port P0 function register is set and reset, CLB, SEB, and STA instructions must be used.

2 - 655

MITSUBISHI MICROCOMPUTERS M50734SP/FP

8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		-0.3~7	V
Vı	Input voltage, RESET, X _{IN}		-0.3~7	V
V _{REF}	Input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ P4 ₀ ~P4 ₃ , AD ₀ ~AD ₇ , V _{REF}	With respect to V _{SS} . Output transistors are at "off" state.	-0.3~V _{cc} +0.3	٧
Vo	Onput voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ AD ₀ ~AD ₇ , A ₈ ~A ₁₅ , RD, WR, φ SYNC, ALE, WD _{0∪1} , X _{0∪1}	Output transistors are at 'on state.	-0.3~V _{cc} +0.3	٧
Pd	Power dissipation	T _a =25℃	1000	mW
Topr	Operating temperature		−10~70	°C
Tstg	Storage temperature		−40~125	Ç

RECOMMENDED OPERATING CONDITIONS

 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, T_a = -10 \sim 70^{\circ}C, f_{(X_{IN})} = 8MHz, unless otherwise noted)$

Cumbal	Devemates	Limits			I In!A
Symbol	Parameter	Min.	Nom.	Max.	Unit
V _{CC}	Supply voltage	4.5	5	5.5	٧
V _{SS}	Supply voltage		0		V
	"H" input voltage, P0 ₀ ~P0 ₇ (During using as a port)				
V _{IH} .	P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇	2.0		V _{cc} +0.3	V
	P4 ₀ ~P4 ₃ , AD ₀ ~AD ₇	1			
V _{IH}	"H" input voltage, RxD, CNTR, INT1, INT2, RESET	0.8V _{CC}		V _{CC} +0.3	V
VIH	X _{IN}	0.000		VCC T 0. 3	. •
	"L" input voltage, P00~P07 (During using as a port)				
VIL	P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇	-0.3		0.8	V
	P4 ₀ ~P4 ₃ , AD ₀ ~AD ₇				
VIL	"L" input voltage, R _X D, CNTR INT ₁ , INT ₂			0.2V _{CC}	V
V _{IL}	"L" input voltage, RESET			0.12V _{cc}	V
V _{IL}	"L" input voltage, X _{IN}	-0.3		0.16V _{CC}	V
V _{REF}	Standard voltage input	0.5V _{cc}		Vcc	V
VIA	Analog input voltage, P4 ₀ ~P4 ₃	-0.3		V _{cc} +0.3	V
	"L" peak output current, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$				
loc(perk)	P3 ₀ ~P3 ₇ , AD ₀ ~AD ₇ , A ₈ ~A ₁₅			5	mΑ
	RD, WR, Ø, SYNC, ALE, WD _{OUT}				
	"L" average output current (Note1), $P0_0 \sim P0_7$, $P1_0 \sim P1_7$				
	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇				
lo _L (avg)	AD ₀ ~AD ₇ , A ₃ ~A ₁₅			2	mA
	RD, WR, ∅, SYNC				
	ALE, WD _{OUT}				
la	"H" peak output current, $P0_0 \sim P0_7$, $AD_0 \sim AD_7$, $A_8 \sim A_{15}$			-5	mA
l _{он(peak)1}	$\overline{\text{RD}}$, $\overline{\text{WR}}$, ϕ , SYNC, ALE, WD _{OUT}				
I _{OH} (peak)2	"H" peak output current, P0 ₀ ~P0 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			-10	mA
	"H" average output current, (Note1) P00~P07, AD0~AD7				
I _{OH(avg)1}	A ₈ ~A ₁₅ , RD , WR , <i>φ</i>			-2	mA
	SYNC, ALE, WD _{OUT}				
laaass	"H" average output current, (Note1) P10~P17, P20~P27			-10	mΑ
I _{он(avg)2}	P3 ₀ ~P3 ₇ .			'	шА



Note 1: I_{OL}(avg), I_{OH}(avg) is the average current in 100ms.
2: The total of I_{OL}(peak), of P0₀ ~ P0₇, AD₀ ~ AD₇, A₈ ~ A₁₅, RD, WR, φ, SYNC, ALE and WD_{OUT} should be 80mA max

The total of $I_{oL(peak)}$, of $P1_0 \sim P1_7$, $P2_0 \sim P2_7$ and $P3_0 \sim P3_7$ should be 80mA max

The total of $I_{OH(peak)}$, of $P0_0 \sim P0_7$, $AD_0 \sim AD_7$ and $A_8 \sim A_{15}$, \overline{RD} , \overline{WR} , ϕ , SYNC, ALE and WD_{OUT}

should be -60mA max

The total of $I_{OH(peak)}$, of $P1_0 \sim P1_7$, $P2_0 \sim P2_7$ and $P3_0 \sim P3_7$ should be $-80 \, \text{mA}$ max

ELECTRICAL CHARACTERISTICS ($V_{\text{CC}} = 5V \pm 10\%$, $V_{\text{SS}} = 0V$, $T_{\text{a}} = -10 \sim 70^{\circ}\text{C}$, $f_{(X_{\text{NN}})} = 8\text{MHz}$, unless otherwise noted)

Symbol	Parameter Test conditions		Limits				
Symbol	Parameter	l est conditions	Min.	Тур.	Max.	Unit	
V _{OH} "	"H" output voltage all output pin except X _{OUT} pin	$I_{OH} = -200\mu A$	2.4			V	
	H output voltage all output pill except Xout pill	$I_{OH} = -10\mu A$	V _{cc} -0.7				
VoL	"H" output voltage all output pin except X _{OUT} pin	I _{OL} = 1.6mA			0.5	V	
l _l ,	Input leak current, Po~P43, RESET	V _{SS} ≤ V _I ≤ V _{CC}	-5		5	μА	
loz	Three state leak current, all input/output pin	$V_{SS} + 0.5V \le V_{O} \le V_{CC} - 0.5V$	-5		5	μА	
$V_{T+}-V_{T-}$	Hysteresis width, INT ₁ , INT ₂ , CNTR, R _X D, RESET	When used as function except port		0.6		V	
I _{OH}	"H" output current, P2 ₀ ~P2 ₇	V _{OH} = 1.5V	-1		-10	mA	
	,	During operating (Output transistors cut-off)		6	15	A	
Icc	Supply current	Wait mode (Output transistors cut-off)		1	3	mA	
		Stop mode (Output transistors cut-off)		1	20	μΑ	
IACC	A/D supply current	During executing A/D convert			6	mA	

TIMING REQUIREMENTS ($v_{cc} = 5V \pm 10\%$, $T_a = -10 \sim 70^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
- Syllibol	raiametei	rest conditions	Min.	Тур.	Max.	Omit
t _{su (D-ø)}	Data input set-up time		80			ns
t _{SU (P0-\$)}	Port P0 input set-up time		250			ns
t _{SU (P1-ø)}	Port P1 input set-up time		250			` ns
t _{Su (P2-ø)}	Port P2 input set-up time	'	250			ns
t _{Su (P3-ø)}	Port P3 input set-up time		250			ns
t _{SU (P4-ø)}	Port P4 input set-up time		250			ns
t _{SU} (P1-INT ₁)	Port P1 latch input set-up time		250			ns
tsu (SIN-SCLK)	Serial input set-up time		250			ns
th (ø-D)	Data input hold time		0			ns
th (φ-P0)	Port P0 input hold time		50			ns
th (φ-P1)	Port P1 input hold time	F:- 00	50			. ns
th (ø-P2)	Port P2 input hold time	Fig.32	50			ns
t _{h (φ-P3)}	Port P3 input hold time		50			ns
th (ø-P4)	Port P4 input hold time		50			ns
th (INT _{1-P1)}	Port P1 latch input hold time		50			nS
th (SCLK-SIN)	Serial input hold time		50			ns
t _{WL} (INT ₁)	INT ₁ input "L" pulse width		250			ns
t _{WL} (INT ₂)	INT ₂ input "L" pulse width		.1			μs
t _{WL} (CNTR)	CNTR input "L" pulse width		1			μs
t _{WH} (INT ₁)	INT ₁ input "H" pulse width	. ,	1			μs
t _{WH} (INT ₂)	INT ₂ input "H" pulse width		1			μs
t _{WH} (CNTR)	CNTR input "H" pulse width		1			μs
t _{C (XIN)}	External clock input cycle time	1	125			ns
t _{WL (XIN)}	External clock input "L" pulse width		45			ns
t _{WH} (XIN)	External clock input "H" pulse width	1	45			ns
tw (RESET)	RESET input "L" pulse width		2			μs




Fig.32 Measurement circuit diagram

SWITCHING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = -10 \sim 70^{\circ}$ C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		Unit
•	raiameter	l est conditions	Min.	Тур.	Max.	UIII
[≭] t _{C (φ)}	Cycle time (Note 6)	·	500			ns
**t _{WH (ø)}	φ clock pulse width (High level) (Note 2)		220			ns
*t _{WL (∅)}	φ clock pulse width (Low level) (Note 2)		220			ns
t _{r (ø)}	ϕ clock rising edge time	,			30	ns
t _{f (φ)}	ϕ clock falling edge time				30	ns
*td(ø-ALE)	Address strobe pulse delay time (Note 4)				60	ns
*t _{W(AĻE)}	Address strobe pulse width (Note 3)		100			ns
td(A-ALE)	Address-ALE delay time		30 `			ns
t _{V(ALE-A)}	Address effective time after ALE		30			ns
td1 (ø-A)	Address delay time 1				130	ns
**td2 (ø-A)	Address delay time 2 (Note 1)				150	ns
t _V (φ-A)	Address effective time after ϕ	Fid.32	10			ns
[≋] t _{W (RD)}	RD, WR pulse width (Note 2)	FIG.32	220			ns
td (ø-RD)	RD, WR delay time				20	ns
t _V (ø-RD)	RD, WR effective time after ϕ				10	ns
td (AZ-RD)	address floating-RD delay time		0			ns
td (ø-D)	Data delay time (write cycle)				150	ns
^{**} t _{V (<i>φ</i>-D)}	Data effective time after ϕ (Note 5)		40			ns .
td (ø-P0)	Port P0 data output delay time				250	ns
td (ø-P1)	Port P1 data output delay time				250	ns
td (ø-P2)	Port P2 data output delay time				250	ns
td (ø-P3)	Port P3 data output delay time				250	ns
td (ø-ScLK)	Serial clock delay time				60	ns
tv (ø-sclk)	Serial clock effective time after ϕ				40	ns
td (SCLK-SOUT)	Serial output delay time				150	ns
t _{v (SCLK} -SOUT)	Serial output effective time after serial clock		0			ns
td(INT1-BSY)	Busy output delay time				250	ns

 \times This timing is changed by $t_C(X_{IN})$, The timing of this list is the value in $t_C(X_{IN}) = 125$ ns

Note 1: This value is defined as follows: $t_{dZ}(\phi - A) = t_{C}(\phi)/8 + 8.75$ 2: This value is defined as follows: $t_{W}(RD) = t_{C}(\phi)/2 - 30$ 3: This value is defined as follows: $t_{W}(ALE) = t_{C}(\phi)/4 - 25$ 4: This value is defined as follows: $t_{d}(\phi - ALE) = t_{C}(\phi)/8 - 2.5$ 5: This value is defined as follows: $t_{d}(\phi - ALE) = t_{C}(\phi)/8 - 22.5$


6: This value is defined as follows: $t_C(\phi)=4t_C(X_{IN})$

$\textbf{A-D} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 5 \text{V} \pm 10\%, \, V_{ss} = 0 \text{V}, \, T_{a} = -10 \sim 70 \, ^{\circ}\text{C}, \, f_{(X_{iN})} = 8 \text{MHz, unless otherwise noded}) \; \text{ and } \; \text{ of } \; \text$


Symbol	Parameter	Test conditions	Limits			Unit
	rarameter ,	rest conditions	Min.	Тур.	Мах.	Oilit
	Resolution		8			Bits
_	Absolute accuracy	V _{CC} =V _{REF} =5.12V		±1 1/2	±3	LSB
RLADDER	Ladder resistance value		1			ΚΩ
t _{CONV}	Conversion time .				36	μs
I _{I(AD)}	Input current in A-D convert	0≤V _I ≤V _{REF}			-50	μА


TIMING DIAGRAM

Bus timing diagram




Port P1 latch input timing diagram





Port P0~P4 input/output, serial I/O timing diagram



M50734SP-10

8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M50734SP-10 is a microcomputer designed with CMOS sillicon gate technology. It is housed in a 64-pin shrink plastic molded DIP. This microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

The differences between the M50734SP-10 and the M50734SP are noted below.

Type name	maximum value of clock generating frequency
M50734SP	8MHz
M50734SP-10	10MHz

In this section, the following explanations apply to the differences between the M50734SP and the M50734SP-10. Other functions are explaned the M50734SP/FP's section in

DISTINCTIVE FEATURES
Number of basic instructions 69
 Memory size (internal memories are not provided)
Memory area programmable memory 64k bytes
data memory······ 64k bytes
 Instruction execution time
0.8µs (minimum instructions, at 10MHz frequency)
• Single power supply ·······5V±10%
Power dissipation normal operation mode
(at 10MHz frequency) ······35mW
Subroutine nesting · 128 levels (Max.)
Interrupt
• Timers
16-bit timer/event counter (general purpose) ·······1
8-bit timer (general purpose) ······3
8-bit timer (watchdog timer)······1
8-bit timer (strobe timer) ·················1
8-bit timer (baud rate timer)······1
8-bit counter (control for stepper motor) ······2
Stepper motor control circuit

...... 1 channel for the X or Y direction Programmable I/O ports (Ports P0, P1, P2, P3) ······· 32

8-bit clock synchronous1 8-bit UART 1 Baud rate (at 9.83MHz frequency)...75bps~76800bps A-D converter 8-bit successive approximation


Address bus ····· 16 Data bus (multiplexed with lower address bus) 8


APPLICATION

Multiplex-type bus

Serial I/O

Printer/plotter, Electronic typewriter, PPC, FAX, Portable word processor, Robotics





FUNCTIONS OF M50734SP-10

	Parameter		Functions		
Number of basic instruct	ions		69		
Instruction execution tim	е		0.8µs (minimum instructions, at 10MHz frequency)		
Clock frequency	10MHz		frequency		10MHz
Memory size			64K bytes (up to 128k bytes with DME signal)		
Innut/Output norte	P0, P1, P2, P3	1/0	8-bit×4 (all pins of P0, P2, and part of P3 have double functions)		
Input/Output ports	P4	input	4-bit×1 (P4 is in common with analog input)		
UART	,		1 (built-in baud rate generator, 75~76800bps)		
Clock synchronized seria	al I/O	•	8-bit×1		
Timer X			16-bit×1		
	Timer 1		8-bit×1 (with 8-bit prescaler)		
Times	Timer 2		8-bit×1 (with 8-bit prescaler)		
Timer	Timer 3		8-bit×1 (with 8-bit prescaler)		
	Timer S		8-bit×1 (with 1/4 frequency divider)		
	Timer W 8-bit×1 (with 1/1024 frequency divider)		8-bit×1 (with 1/1024 frequency divider)		
A-D converter			Four analog inputs, 8-bit successive approximation		
Subroutine nesting			128 levels (max.)		
Interrupts		,	Three external interrupts, four timer interrupts		
interrupts			Two counter interrupts, one UART interrupt		
Clock generating circuit			Built-in		
Clock generating circuit			(externally connected to a ceramic resonator or a quartz crystal resonator)		
Supply voltage			5V±10%		
	at normal operation (at 8M	Hz frequency)	35mW		
Power dissipation	at wait mode		5mW		
at stop mode			5μW		
Operating temperature r	ange		−10~70°C		
Device structure			CMOS sillicon gate process		
Package			64-pin shrink plastic molded DIP		

M50734SP-10

8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} , V _{SS}	Supply voltage		Power supply inputs 5V±10% to V _{CC} , and 0V to V _{SS}
V _{REF}	Reference voltage input	Input	This is the reference voltage input pin for the A-D converter.
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
X _{IN}	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external
Хоит	Clock output	Output	clock is used, the clock source should be connected the X _{IN} pin the X _{OUT} pin should be left open.
φ.	Timing output	Output	This is the timing output pin. Clock oscillating frequency $f(X_{IN})$ divided by 4 signal is outputed.
SYNC	Synchronous signal output	Output	Synchronous signal is outputed when the op code is feched, and is used to control the program's single-step operation.
RD	Read signal output	Output	Control signal for read access to ROM, RAM and peripherals.
WR	Write signal output	Output	Control signal for write access to RAM and peripherals.
ALE	Address latch enable signal output	Output	Address latch signal for address A ₀ ~A ₇ .
A ₁₅ ~A ₈	Address bus	Output	The contents of the high-order 8 bits of the address bus are output (CMOS output).
A ₇ /D ₇ ~ A ₀ /A ₀	Address/Data bus	1/0	The contents of the lower-order 8 bits of the address bus and 8 bits of the data bus are multiplexed and output/input (CMOS output).
WD _{out}	Watchdog timer overflow output	Output	When the watchdog timer overflows, this pin is set to "H". Cleared only at reset.
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with CMOS tri-state output. Each port has double function, and can switch by software.
INT ₁ (P0 ₀) INT ₂ (P0 ₁) CNTR(P0 ₂) BUSY _{OUT} (P0 ₃) STB _{OUT} (P0 ₄) DME(P0 ₅) TxD(P0 ₆) RxD(P0 ₇)	Interrupt input Interrupt input Timer I/O Busy signal output Strobe pulse output Data memory enable output Transmission output Receive input	Input Input I/O Output Output Output Output Input	This is an interrupt input pin. This is an interrupt input pin. This is an output pin for the timer X. When the falling edge is inputed to INT ₁ pin, this port is set by hardware. This pin is used for the strobe input to the external driver IC. This pin is used for external memory expansion. This is an output pin for UART. This is an input pin for UART.
P1 ₀ ~ P1 ₇	I/O port P1	I/O	Port P1 is an 8-bit I/O port with CMOS tri-state output. It is also used as "latch input" to read data when a low level signal is inputed to $\overline{\text{INT}_1}$ pin.
P2₀ ~ P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port with CMOS tri-state output. By software selection, it can also be used as an output port for the decoder logic of a stepper motor control circuit.
P3 ₀ ~ P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port with CMOS tri-state output. The function of the $P3_0 \sim P3_2$ can be selected by software.
S ₁₀ (P3 ₂)	Serial I/O	1/0	This pin is used as an I/O pin for serial I/O.
P4 ₀ /AN ₀ ~ P4 ₃ /AN ₃	Input port P4/ Analog input port AN	Input	Port P4 is a 4-bit input port, and is used as a 4-bit analog input port for A-D converter.



PROGRAMMING NOTES

- (1) The frequency ratio of the timer and the prescaler is 1/(n+1).
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) When the timer X is used at event counter mode, the contents of the timer X must be read after the TXG flag is cut off. If the TXG flag is not cut off, the plural reading data of the contents of the timer X must be compared and used as real data of the timer X.
 - When the timer X at the other modes, other timers and prescalers are used, the contents of data can be read at optional time.

- (4) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, SED, or CLD instructions are executed.
- (5) A NOP instruction must be used after the execution of a PLP instruction.
- (6) Notes on the stepper motor control circuit
- The shingle-shot must not be used while the horizontal or vertical counter and the phase counter are linked with timers, because they can not rewrite data.
- When the stepper motor control register is set and reset, the bit set and bit reset instructions must be used.
- (7) The area of addresses 00D0₁₆ ~ 00D9₁₆ can not be used, because those area are reserved for system expansion.
- (8) When the port P0 function register is set and reset, CLB, SEB, and STA instructions must be used.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		-0.3~7	٧
Vı	Input voltage, RESET, X _{IN}		−0.3~7	٧
V _{REF}	Input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇	With respect to V _{SS} .	-0.3~V _{CC} +0.3	V
	P4 ₀ ~P4 ₃ , AD ₀ ~AD ₇ , V _{REF} Output training	Output transistors are at "off" state.		
Vo	Onput voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ AD ₀ ~AD ₇ , A ₈ ~A ₁₅ , RD, WR, φ SYNC, ALE, WD _{0UT} , X _{0UT}		-0.3~V _{cc} +0.3	v
Pd	Power dissipation	T _a =25℃	1000	mW
T _{opr} .	Operating temperature		−10~70	°C
T _{stq}	Storage temperature		−40~125	°C



RECOMMENDED OPERATING CONDITIONS

($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = -10 \sim 70^{\circ}C$, $f_{(X_{IN})} = 10$ MHz, unless otherwise noted)

0	Dozenie de la companya de la company		11-14			
Symbol	Parameter		Nom.	Max.	Unit	
Vcc	Supply voltage	4.5	5	5.5	٧	
Vss	Supply voltage		0		٧	
	"H" input voltage, P0 ₀ ~P0 ₇ (During using as a port)					
V _{IH}	P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇	2.0		V _{cc} +0.3	V	
	P4 ₀ ~P4 ₃ , AD ₀ ~AD ₇					
	"H" input voltage, R _X D, CNTR, INT ₁ , INT ₂ , RESET	0.8V _{CC}		V _{CC} +0.3	V	
V _{IH}	X _{IN}	0. 0 V CC	•	VCCT0.3	V	
	"L" input voltage, P00~P07 (During using as a port)					
VIL	P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇	-0.3		0.8	V	
	P4 ₀ ~P4 ₃ , AD ₀ ~AD ₇					
V _{IL}	"L" input voltage, R _x D, CNTR INT ₁ , INT ₂	-0.3		0.2V _{CC}	٧	
VIL	"L" input voltage, RESET	-0.3		0.12V _{CC}	٧	
V _{IL}	"L" input voltage, X _{IN}	-0.3		0.16V _{CC}	٧	
VREF	Standard voltage input	0.5V _{CC}		Vcc	٧	
VIA	Analog input voltage, P4 ₀ ~P4 ₃	-0.3		V _{cc} +0.3	V	
	"L" peak output current, P00~P07, P10~P17, P20~P27					
loL(perk)	P3 ₀ ~P3 ₇ , AD ₀ ~AD ₇ , A ₈ ~A ₁₅			5	mA	
·	\overline{RD} , \overline{WR} , ϕ , SYNC, ALE, WD _{OUT}					
	"L" average output current (Note1), P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇					
	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇					
loL(avg)	AD ₀ ~AD ₇ , A ₃ ~A ₁₅			2	mA	
	RD, WR, ∅, SYNC					
	ALE, WD _{OUT}					
	"H" peak output current, P0 ₀ ~P0 ₇ , AD ₀ ~AD ₇ , A ₈ ~A ₁₅			— 5	mA	
lon(peak)1	$\overline{\text{RD}}$, $\overline{\text{WR}}$, ϕ , SYNC, ALE, WD _{OUT}					
lon(peak)2	"H" peak output current, P0 ₀ ~P0 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			-10	mA	
P = 2.10/2	"H" average output current, (Note1) P0 ₀ ~P0 ₇ , AD ₀ ~AD ₇					
I _{OH(avg)1}	$A_8 \sim A_{15}$, \overline{RD} , \overline{WR} , ϕ			-2	mA	
	SYNC, ALE, WD _{OUT}					
	"H" average output current, (Note1) P10~P17, P20~P27			10	4	
I _{OH(avg)2}	P3 ₀ ~P3 ₇			-10	mA	

Note 1: I_{OL}(avg), I_{OH}(avg) is the average current in 100ms.
2: The total of I_{OL}(peak), of P0₀ ~ P0₇, AD₀ ~ AD₇, A₈ ~ A₁₅, RD, WR, φ, SYNC, ALE and WD_{OUT} should be 80mA max

The total of I_{OL(Peak)}, of P1₀~P1₇, P2₀~P2₇ and P3₀~P3₇ should be 80mA max

The total of $I_{OH(Peak)}$, of $P0_0 \sim P0_7$, $AD_0 \sim AD_7$ and $A_8 \sim A_{15}$, \overline{RD} , \overline{WR} , ϕ , SYNC, ALE and \overline{WD}_{OUT} should be -60mA max

The total of $I_{OH(peak)}$, of $P1_0 \sim P1_7$, $P2_0 \sim P2_7$ and $P3_0 \sim P3_7$ should be -80 mA max

$\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \; (v_{oc} = 5v \pm 10\%, \, V_{ss} = 0V, \, T_{a} = -10 \sim 70 \, C, \, f_{(x_{|v|})} = 10 \, \text{MHz, unless otherwise noted})$

Symbol	Parameter	Took and distance	Limits			Unit	
		Test conditions	Min.	Тур.	Max.	Unit	
	"H" output voltage all output pin except X _{OUT} pin	$I_{OH} = -200\mu A$	2.4			v	
V _{OH}		$I_{OH} = -10\mu A$	V _{cc} -0.7				
VoL	"H" output voltage all output pin except X _{OUT} pin	I _{OL} = 1.6mA			0.5	٧	
l _l	Input leak current, Po~P43, RESET	$V_{SS} \leq V_{I} \leq V_{CC}$	-5		. 5	μΑ	
loz	Three state leak current, all input/output pin	$V_{SS} + 0.5V \le V_{O} \le V_{CC} - 0.5V$	-5		5	μA	
$V_{T+}-V_{T-}$	Hysteresis width, INT ₁ , INT ₂ , CNTR, R _X D, RESET	When used as function except port		0.6		٧	
Іон	"H" output current, P2 ₀ ~P2 ₇	V _{OH} = 1.5V	-1		-10	mA	
		During operating (Output transistors cut-off)		7	18		
Icc	Supply current	Wait mode (Output transistors cut-off)		1	4	mA	
	,	Stop mode (Output transistors cut-off)		1	20	μΑ	
I _{ACC}	A-D supply current	During executing A-D conversion			6	mA	

TIMING REQUIREMENTS ($V_{CC} = 5V \pm 10\%$, $T_a = -10 \sim 70^{\circ}C$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
t _{SU (D-ø)}	Data input set-up time		60			ns
t _{SU (PO-ø)}	Port P0 input set-up time		250			ns
t _{SU (P1-¢)}	Port P1 input set-up time		250			ns
tsu (P2-ø)	Port P2 input set-up time	•	250			ns
t _{SU (P3-ø)}	Port P3 input set-up time		250			ns
t _{SU (P4-¢)}	Port P4 input set-up time		250			ns
t _{SU (P1-INT1})	Port P1 latch input set-up time		250			ns
tsu (SIN-SCLK)	Serial input set-up time		250			ns
t _{h (∳-□)}	Data input hold time		0			ns
t _{h (∳-P0)}	Port P0 input hold time	,	50			ns
t _{h (ø-P1)}	Port P1 input hold time	Fig.1	50			ns
t _{h (ø-P2)}	Port P2 input hold time		50			ns
t _{h (≠-P3)}	Port P3 input hold time		50			ns
t _{h (ø-P4)}	Port P4 input hold time		50			ns
th (INT1-P1)	Port P1 latch input hold time		50			nS
th (SCLK-SIN)	Serial input hold time		50		1	ns
t _{WL} (INT ₁)	INT ₁ input "L" pulse width		250		, ,	ns
t _{WL} (INT ₂)	INT ₂ input "L" pulse width		1			μs
twl (CNTR)	CNTR input "L" pulse width	· ·	- 1			μs
t _{WH} (INT ₁)	INT ₁ input "H" pulse width		1			μs
t _{WH} (INT ₂)	INT ₂ input "H" pulse width		1			μs
twH (CNTR)	CNTR input "H" pulse width		1			μs
t _{C (XIN)}	External clock input cycle time		100			ns
t _{WL} (XIN)	External clock input "L" pulse width		35			ns
t _{WH (XIN)}	External clock input "H" pulse width		35			ns
tw (RESET)	RESET input "L" pulse width		2			μs




Fig.1 Measurement circuit diagram

MITSUBISHI MICROCOMPUTERS M50734SP-10

8-BIT CMOS MICROCOMPUTER

SWITCHING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = -10 \sim 70^{\circ}C$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			· Unit
•	Parameter	rest conditions	Min.	Тур.	Max.	· Unit
**t _{C (ø)}	Cycle time (Note 6)		400			ns
^{**} t _{wH (φ)}	ϕ clock pulse width (High level) (Note 2)	•	170			ns
^{**} t _{WL (∅)}	ϕ clock pulse width (Low level) (Note 2)		170			ns
t _{Γ (φ)}	ϕ clock rising edge time			· ·	30	ns
t f (φ)	ϕ clock falling edge time				30	ns
*td(≠ALE)	Address strobe pulse delay time (Note 4)				47.5	ns
*t _{W(ALE)}	Address strobe pulse width (Note 3)		75			ns
td(A-ALE)	Address-ALE delay time		10			ns
t _{V(ALE-A)}	Address effective time after ALE		30			ns
t _{d1 (∲-A)}	Address delay time 1				120	ns
**t _{d2 (ø-A)}	Address delay time 2 (Note 1)				140	ns
t _V (φ-A)	Address effective time after ϕ .	Fig.1	10			ns
*t _{W (RD)}	RD, WR pulse width (Note 2)		170		}	ns
td (ø-RD)	RD, WR delay time	·			20	ns
t _{v (∳-RD)}	$\overline{\text{RD}}$, $\overline{\text{WR}}$ effective time after ϕ				10	ns
td (AZ-RD)	Address floating-RD delay time		0			ns
td (ø-□)	Data delay time (write cycle)				150	ns
**t _{V (ø-D)}	Data effective time after ϕ (Note 5)		27			ns
t _{d (∲-P0)}	Port P0 data output delay time				250	ns
^t d (ø-₽1)	Port P1 data output delay time				250	ns
t _{d (¢-P2)}	Port P2 data output delay time				250	ns
t _{d (ø-P3)}	Port P3 data output delay time				250	ns
td (ø-s _{CLK})	Serial clock delay time				60	ns
t _{v (ø-SCLK})	Serial clock effective time after ϕ				40	ns
td (sclk-sout	Serial output delay time				150	ns
t _{v (SCLK} -SOUT)	Serial output effective time after serial clock		0			ns
td(INT1-BSY)	Busy output delay time				250	ns

% This timing is changed by $t_C(X_{IN})$, The timing of this list is the value in $t_C(X_{IN})=100 ns$

Note 1: This value is defined as follows : $t_{d2(\phi-A)} = t_{C}(\phi)/8 + 77.5$ ($t_{C}(\phi) \ge 500 ns$) $t_{d2(\phi-A)} = t_{C}(\phi)/8 + 77.5$ ($t_{C}(\phi) \ge 500 ns$) $t_{d2(\phi-A)} = 140 ns$ ($400 ns \le t_{C}(\phi) \le 500 ns$) 2: This value is defined as follows : $t_{W}(RD) = t_{C}(\phi)/2 - 30$ 3: This value is defined as follows : $t_{W}(ALE) = t_{C}(\phi)/4 - 25$ 4: This value is defined as follows : $t_{G}(\phi-ALE) = t_{G}(\phi)/8 - 2.5$

5: This value is defined as follows: $t_V(\phi-D)=t_C(\phi)/8-22.5$


6: This value is defined as follows: $t_C(\phi) = 4t_C(X_{IN})$

$\textbf{A-D} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \ \, (v_{cc} = 5V \pm 10\%, \, V_{SS} = 0V, \, T_{\textbf{a}} = -10 \sim 70^{\circ}\text{C}, \, f_{(\textbf{x}_{\textbf{iN}})} = 10 \text{MHz, unless otherwise noded})$


Symbol			Limits			Unit
	Parameter	Test conditions	Min.	Тур.	Max.	Ont
	Resolution		8			Bits
_	Absolute accuracy	V _{CC} =V _{REF} =5.12V		±1 1/2	±3	LSB
RLADDER	Ladder resistance value		1			ΚΩ
t _{CONV}	Conversion time				36	μs
I _{I(AD)}	Input current in A-D convert	0≦V _I ≦V _{REF}			50	μA

TIMING DIAGRAM


Bus timing diagram




Port P1 latch input timing diagram



X_{IN}, RESET input timing diagram



Port P0~P4 input/output, serial I/O timing diagram



MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 ADDRESSING MODES

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ADDRESSING MODES

The series MELPS 740 has 17 addressing modes and an extremely powerful memory access capability.

When extracting data required for arithmetic and logic operations from the memory or when storing the results of such operations in a memory using the appropriate instructions for this purpose, the memory address must be specified. Even when jumping to an address during a program. that particular address must be specified. The specification of the memory address is called addressing. The data required for addressing and the registers involved are now described. The series MELPS 740 instructions can be classified into three kinds, as shown in Figure 1, by the byte number in the program memory required for configuring the instruction: 1-byte, 2-byte and 3-byte instructions. In each case, the first byte is known as the "operation code" which forms the basis of the instruction. The second or third byte is called the "operand" which affects the addressing. The contents of index registers X and Y also effect the addres-

However many the addressing modes, there is no difference in the sense that a particular memory is specified. What differs is whether the operand or the index register

contents or a combination of both should be used to specify the memory or jump destination. Based on these 3 methods, the range of variation is increased and the series 740 operation is enhanced by combinations of the bit operation instructions, jump instruction and arithmetic instructions. The accumulator or register is specified with a 1-byte instruction and so there is no operand byte, which is the part specifying the memory.

Actual addressing modes are now described by type.




Fig.1 Instruction byte configuration

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name

: Immediate addressing mode

Function

: Operand follow immediate after

opcode.

Instructions : ADC, AND, CMP, CPX, CPY,

EOR, LDA, LDX, LDY, ORA,

SBC : Mnemonic


Example

Machine code

ADC #\$A5

69₁₆ A5₁₆

*This symbol designates the immediate addressing mode.



Name

: Accumulator addressing mode

Function

: Operation is performed on ac-

cumulator.

Instructions : ASL, DEC, INC, LSR, ROL,

ROR

Example

: Mnemonic

Machine code

ROL A 2A₁₆

Bit 7 Bit 0 Carry flag Accumulator

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name

: Zero page addressing mode

Function

: Operation is performed on the

zero page memory (00₁₆~FF₁₆)

Instructions : ADC, AND, ASL, BIT, CMP,

COM, CPX, CPY, DEC, EOR,

INC, LDA, LDM, LDX, LDY,


LSR, ORA, ROL, ROR, RRF.

SBC, STA, STX, STY, TST Example : Mnemonic

ADC \$02

Machine code

6516 0216



Name

: Zero page X addressing mode

Function

: Operation is performed on the memory which address is specified by adding the operand

and contents of index register

X.

Instructions : ADC, AND, ASL, CMP, DEC,

EOR, INC, LDA, LDY, LSR,

ORA, ROL, ROR, SBC, STA.

STY


Example

: Mnemonic

Machine code

ADC \$1E.X

75₁₆ 1E₁₆



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name

: Zero page Y addressing mode

Function

: Operation is performed on the memory which address is spe-

cified by adding the operand and contents of index register

Instructions : LDX, STX


Example

: Mnemonic

Machine code

LDX \$02.Y

B6₁₆ 02₁₆



Name ·

: Absolute addressing mode

Function

: Operation is performed on the memory which address is spe-

cified by first and second

operand.

Instructions : ADC, AND, ASL, BIT, CMP, CPX, CPY, DEC, EOR, INC,

JMP, JSR, LDA, LDX, LDY,

LSR, ORA, ROL, ROR, SBC,

STA, STX, STY


Example

: Mnemonic

Machine code

ADC \$AD12

6D₁₆ 12₁₆ AD₁₆



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name

: Absolute X addressing mode

Function

: Operation is performed on the memory which address is specified by adding the contents of index register X and value indi-

cated first and second operand.

Instructions: ADC, AND, ASL, CMP, DEC, EOR, INC, LDA, LDY, LSR,


ORA, ROL, ROR, SBC, STA

Example

: Mnemonic

Machine code

ADC \$AD12,X 7D16 1216 AD16



Memory

Name

: Absolute Y addressing mode

Function

: Operation is performed on the memory which address is spe-

cified by adding the contents of index register Y and value indicated first and second operand.

Instructions : ADC, AND, CMP, EOR, LDA,


LDX, ORA, SBC, STA

Example

: Mnemonic

Machine code

ADC \$AD12,Y 7916 1216 AD16



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name

: Implied addressing mode

Function

: Implied addressing mode need

no operand.

Instructions : BRK, CLC, CLD, CLI, CLT, CLV, DEX, DEY, FST, INX, INY, NOP, PHA, PHP, PLA, PLP, RTI, RTS, SEC, SED, SEI, SET, SLW, STP, TAX, TAY, TSX,

TXA, TXS, TYA, WIT


Example

: Mnemonic

Machine code

CLC

1816



Carry flag reset

Name

: Relative addressing mode

Function

: Jumps to address which is pro-

duced by adding the contents of program counter and the

contents of operand.

Instructions : BCC, BCS, BEQ, BMI, BNE,

BPL. BRA. BVC. BVS

Example

: Mnemonic

Machine code

BCC *-12


90₁₆ F2₁₆


Jumps to * -12 address when

carry flag(c) is cleared.

Proceed to next address when

carry flag(c) is set.





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name

: Indirect X addressing mode

Function

: Operation is performed on the memory at address indicated by contents of consecutive 2 bvte memory which address is formed by adding operand and contents of index

register X.

Instructions : ADC, AND, CMP, EOR, LDA.


ORA, SBC, STA

Example

Mnemonic

Machine code

ADC (\$1E,X) 61₁₆ 1E₁₆



In this example, 00_{16} as data I and 14_{16} as data II have been stored beforehand.

Name **Function** : Indirect Y addressing mode

: Operation is performed on the memory addressed by adding

the contents of index register Y and contents of consecutive 2 byte zero page memory which first address is specified by

operand.


Instructions: ADC, AND, CMP, EOR, LDA,

ORA, SBC, STA

Example : Mnemonic

Machine code

ADC (\$1E),Y 71₁₆ 1E₁₆



In this example, 00_{16} as data $\, {\rm I} \,$ and 12_{16} as Data $\, {\rm II} \,$ have been stored beforehand.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name

Indirect absolute addressing

mode

Function

Specifies consecutive 2-byte memories by contents of first and second operand and jumps to address indicated by contents of these memories

Instructions : JMP


Example

: Mnemonic

Machine code

JMP (\$1400)

6C₁₆ 00₁₆ 14₁₆



In this example, FF_{16} as data $\ I$ and $1E_{16}$ as data $\ I$ have been stored beforehand.

Name

: Zero page indirect absolute

addressing mode

Function

: Specifies consecutive 2-byte memories in zero page area by operand contents and jumps to adddress indicated by contents of these memories.

Instructions : JMP, JSR


Instructions : Example :

: Mnemonic

Machine code

JMP (\$05)

B2₁₆ 05₁₆



In this example, FF_{16} as data $\ I$ and $^1E_{16}$ as data $\ II$ have been stored beforehand.

Memory

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name Function : Special page addressing mode : Jumps to address in special

8 high-order area. address and 8 low-order address of jump distination is

1F₁₆ and contents of operand

respectively.

Instruction : JSR

Example

XXXFP


: Mnemonic

Machine code

JSR \\$1FE0 22₁₆ E0₁₆

*This symbol denotes special page mode.

Note 1 The higher byte address is $1F_{16}$ for M50740A-XXXSP, M50740ASP, M50741-XXXSP, M50752-XXXSP, M50757-XXXSP and M50758-XXXSP, and is 3F₁₆ for M50930-XXXFP, M50931-XXXFP. M50932-XXXFP. M37410M3-XXXFP and M37410M4-



Name

: Zero page bit addressing

mode

Function

: Operation is performed on the bit specified by 3 high-order bits of opcode, memory address containing this bit is

specified by operand.

Instructions : CLB, SEB


Example

: Mnemonic

Machine code

CLB 5,\$04

BF₁₆ 04₁₆



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name

: Accumulator bit addressing

mode

Function

: Specifies bit in accumulator by

3 high-order bits of opcode.


Instructions : CLB, SEB Example

: Mnemonic

Machine code

CLB 5,A

BB₁₆



Name

: Accumulator bit relative ad-

dressing mode

Function

: The location of the accumulator bit is specified with the 3 highorder bits of the opcode and. depending on the state of this bit, a jump is mode to the address indicated by the value produced by adding the operand contents to that of the

program counter.

Instructions : BBC, BBS

Example

: Mnemonic

Machine code

BBC 5,A, *-12


B3₁₆ F2₁₆

When accumulator bit 5 is cleared Bit 5

Jump to *-12 address

Memory

Accumulator



When accumulator bit 5 is set

Bit 5 Accumulator

Jump to *+2 address

Memory specification Opcode 10011 Operand (F2₁₆) Address to be executed nest

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name

: Zero page bit relative address-

ing mode

Function

Operation is performed on the bit specified by 3 high-order bits of opcode, memory address containing this bit is specified by first operand and, depending on the state of this special bit, jumps to the address indicated by the value produced by adding the second operand contents to the contents of the program

counter.
Instructions: BBC, BBS

Example

: Mnemonic


BBC 5,\$04, * -12

Machine code

B7₁₆ 04₁₆ F1₁₆

Jump to *-12 address when 04_{16} address bit 5 is cleared.

Advance to *+3 address when 04_{16} address bit 5 is set.



SERIES MELPS 740 MACHINE INSTRUCTIONS

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MACHINE INSTRUCTIONS

					_				-	Addr	ess	ing ı	mod	е .					-	
Symbol	Function	Details		IMI	P	Γ	IMI	1		Α		E	ЗΙΤ,	Á		ZP		В	IT,Z	P.
			0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	'n	#
ADC (Note 1) (Note 9)	When T=0 A←A+M+C	Adds the carry, accumulator and memory contents. The results are entered into the accumulator.				69	2	2							65	3	2			
	When T=1 M(X) ←M(X) +M+C	Adds the contents of the memory in the address in- dicated by index register X, the contents of the memory specified by the addressing modes in the columns on the right, and the contents of the carry.																		
4815		The results are entered into the memory at the address indicated by index register X.																		
AND (Note 1)	When T=0 $A \leftarrow A \land M$ When T=1 $M(X) \leftarrow M(X) \land M$	"AND-s" the accumulator and memory con- tents. The results are entered into the accumu- lator. "AND-s" the contents of the memory of the address indicated by index register X and the contents of the memory specified by the addressing modes in the		,		29	2	2							25	3	2			
		columns on the right. The results are entered into the memory at the address indicated by index register X.																		
ASL	7 0 ←0	1-bit shifts the contents of accumulator or contents of memory to the left. "0" enters 0th bit of memory or accumulator and the contents of the 7th bit enter carry flag.	-						0A	2	1				06	5	2			
BBC (Note 4)	A _b or M _b =0?	Branches when the contents of the bit specified in the accumulator or memory are "0".										13 2i	4	2				17 2i	5.	3
BBS (Note 4)	Ab or Mb=1?	Branches when the contents of the bit specified in the accumulator or memory are "1".										03 2i	4	2				07 2i	5	3
BCC (Note 4)	C=0?	Branches when the contents of carry flag are "0".														·				
BCS (Note 4)	C=1?	Branches when the contents of carry flag are "1".																		
(Note 4)	Z=1?	Branches when the contents of zero flag are "1".														_				
ВІТ	АЛМ	"AND-s" the contents of accumulator and memory. The results are not entered anywhere.													24	3	2			
BMI (Note 4)	N=1?	Branches when the contents of negative flag are "1".																		
(Note 4)	Z=0?	Branches when the contents of zero flag are "0".														_				
BPL (Note 4) BRA	N=0?	Branches when the contents of negative flag are "0".		L		ļ.														
DRA	PC←PC±offset	Jumps to address where offset has been added to the program counter.						ŀ			-									
BRK	$B \leftarrow 1$ $M(S) \leftarrow PC_H$ $S \leftarrow S - 1$ $M(S) \leftarrow PC_1$	Executes software interrupt.	00	7	1															
,	S←S−1 M(S)←PS S←S−1		,																	
	PC _L ←AD _L PC _H ←AD _H									L.										,

SERIES MELPS 740 MACHINE INSTRUCTIONS

Г		-			_	_			_				_	_		Ad	dres	ssin	a me	ode			_										_			Proc	ess	or st	atus	s rec	iste	r
-	ZP,	X	T	ZP	Y	٦		ABS	 S	A	BS	5.X	T,	AB	ss,		i –	INE			P,II	1D	П	ND	X	П	ND	.Y		REI	_		SP		7	6	5	4	3	2	1	0
0P	n	#	OF	_	÷	-	0P	_	#	0P	т.	Ť.	+	1		#	0P	_	т—	0F	·	_	-	т —	Τ	-	_	Т	┼─			0P	_	т	N	v	т	В	D	ī	z	С
75	4	2					6D	4	3	70	5	3	79	9 !	5	3							61	6	2	71	6	2							N	V	•	•	•	•	Z	С
35	4	2					2D	4	3	30	5	3	39	9 !	5	3							21	6	2	31	6	2							Z	•	•	•	•	•	Z	•
16	6	2					0E	6	3	16	7	3																							N	•	•	•	•	•	Z	С
																																			•	•	•	•	•	•	•	•
																														ĺ					•	•	•	•	•	•	٠	•
																_													90		2				•	•	•	•	•	•	•	•
-		_			+					-	-	-		+						-				-				-	F0		2			-	•	•		•	•	•	•	•
							2C	4	3																										M ₇	Me	•	•	•	•	z	•
																							-						30	2	2				•	•	•	•	•	•	•	•
																													D0		2				•	•	•	•	•	•	·	•
	-	-		-	+							-		+										-		-			80		2	_		_	•	•	•	•	•			
					ì																	-													•	•				1	•	•

SERIES MELPS 740 MACHINE INSTRUCTIONS

									A	ddre	essi	ing I	nod	е					
Symbol	Function	Details		IMF	•	ī	MN	1		Α		E	ΒIT,	Α		ZΡ		В	IT,ZF
	,		0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0Р	n :
BVC (Note 4)	V=0?	Branches when the contents of overflow flag are "0."																	
BVS (Note 4)	V=1?	Branches when the contents of overflow flag are "1."																	
CLB	A _b or M _b ←0	Clears the contents of the bit specified in the accumulator or memory to "0."										1B	2	1				1F + 2i	5
CLC	C←0	Clears the contents of the carry flag to "0."	18	2	1	-		-	-		-	-	-		-			-	_
CLD	D ← 0	Clears the contents of decimal mode flag to "0."	-	-	1														
CLI	1←0	Clears the contents of interrupt disable flag to "0."	58	2	1														
CLT	T ←0	Clears the contents of X-modified arithmetic mode flag to "0."	12	2	1														
CLV	V←0	Clears the contents overflow flag to "0."	В8	2	1.														
CMP (Note 3)	When T=0	Compares the contents of accumulator and memory.				C9	2	2							C5	3	2		
	When T=1 M(X)-M	Compares the contents of the memory specified by addressing modes in the columns on				,			-										
		the right with the contents of the address indi- cated by index register X.	_											Ŀ		_			\perp
СОМ	М←М	Formes one's complement of contents of memory, and store it into memory.		-									_			5			
CPX	х-м	Compares the contents of index register X and memory.					2	2								3	2		
CPY	Y-M	Compares the contents of index register Y and memory.				CO	2	2							C4	3	2		
DEC	A←A−1 or M←M−1	Decrements the contents of accumulator or memory by 1.							1A	2	1				C6	5	2		
DEX	x-x-1	Decrements the contents of index register X by 1.	CA	2	1							-							
DEY	Y←Y—1	Decrements the contents of index register Y by 1.	88	2	1														
DIV	$A \leftarrow (M(zz+X+1),$	Divides by accumulator the 16-bit data that is								-				Γ					
(Note 8)	M(zz+X))/A	the contents of $M(zz+x+1)$ for high byte and	1						Ì			1							
	M (S) ← 1's comple- ment of Remainder	the contents of the next address memory for low byte, and stores the quotient in the accu-																	
	S-S-1	mulator and the remainder on the stack as 1's complement.																	
EOR	When T=0	"Exclusive-ORs" the contents of accumulator				49	2	2	Π			Π			45	3	2		
(Note 1)	A←A V M	and memory. The results are stored into the accumulator.																	
	When T=1 M(X)←M(X)₩M	"Exclusive-ORs" the contents of the memory specified by the addressing modes in the col-																	
		umns on the right and the contents of the mem- ory at the address indicated by index register																	
		X. The results are stored into the memory at the address indicated by index register X.																	
FST (Note 5)		Connects oscillator output to X _{OUTF} .	E2	2	1				Γ										
INC	A←A+1 or M←M+1	Increments the contents of accumulator or memory by 1.						1	ЗА	2	1				E6	5	2		
INX	x-x+1	Increments the contents of index register X by 1.	E8	2	1														
INY	Y←Y+1	Increments the contents of index register Y by	CE	2	-1	T		T		Γ		T	T	T	T	T			



SERIES MELPS 740 MACHINE INSTRUCTIONS

														Ad	dres	sing	j mo	ode						_									1	Proc	ess	or st	atus	reg	jiste	r
	P,X			ZP,			ABS			BS,			BS			INC			۱۱,۲			۷D,			۷D,		_	REI		-	SP		7	6	5	4	3	2	1	-
0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P 50		# 2	0P	n	#	N	v	т	в.	D	1	z •	с •
			_	-					_																		70		2				-				•			-
				<u> </u>												_											/0													
																																	•	•	•	•	•	•	•	•
	_			-		_		-	_	-		-	-		_	_		-	_	_			_										•	:	•	•	0	•	•	0
	-	_		-					_		_									_						_	-						-	-			•	0		-
4				<u>.</u>		_				_	_	_		_	-			_	_		_					_						_		_				ļ	_	
		_										_			_				_											_		_	•	•	0	•	•	•		Ŀ
							_			_			_					_	_	_		_	Ļ										•	0	•	•	•		Ŀ	Ŀ
D5	4	2				CD	4	3	DD	5	3	D9	5	3			-				C1	6	2	D1	6	2							N	•	•	•	•	•	Z	С
																																	N	•	•	•	•	•	z	•
						EC	4	3																									N	•	•	•	•	•	z	С
						СС	4	3																									N	•	•	•	•	•	z	С
D6	6	2				CE	6	3	DE	7	3								-														N	•	•	•	•	•	z	•
																																	N	•	•	•	•	•	z	•
									_																								N	•	•	•	•	•	z	•
E2	16	2																															•	•	•	•	•	•	•	•
55	4	2				4D	4	3	5D	5	3	59	5	3							41	6	2	51	6	2							N	•	•	•	•	•	Z	•
																																	•	•	•	•		•	•	•
F6	6	2		-		EE	6	3	FE	7	3			-		_				-												:	N	•	-	•	•	٠	z	•
1				-			-					-		-					-	_													N			•	•	•	z	•
+	\dashv				_			_	_	-	_	_	\vdash	-	-	_		_		-	-			-		-							N	•			•	•	z	

SERIES MELPS 740 MACHINE INSTRUCTIONS

		·							,	Addı	ess	ing ı	nod	е					
Symbol	Function	Details		IM	P .		IMI	VI		Α		E	ЗIТ,	A		ZΡ		ВІ	T,ZF
			0P	n	#	0F	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n :
JMP	If addressing mode is ABS PC _L ←AD _L PC _H ←AD _H If addressing mode is IND PC _L ←(AD _H , AD _L)	Jumps to new address.																	
	PC _H ←(AD _H , AD _L +1) If addressing mode is ZP, IND PC _L ←(00, AD _L) PC _H ←(00, AD _L +1)																		
JSR	M(S)←PC _H S←S−1 M(S)←PC _L S←S−1 After executing the above,	After storing contents of program counter in stack, and jumps to new address.																	
	if addressing mode is ABS, PCL←ADL PCH←ADH If addressing mode is SP, PCL←ADL PCH←FF																	-	
	If addressing mode is ZP, IND, PC _L ← (00, AD _L) PC _H ← (00, AD _L +1)				,												·		
(Note 2)	When T=0 A←M When T=1 M(X)←M	Load accumulator with contents of memory. Load memory indicated by index register X with contents of memory specified by addressing mode shown in right column.				A9	2	2				İ			Α5	3	2		
LDM	M←IMM	Load memory with immediate value.													3C	4	3		
LDX	х⊷м	Load index register X with contents of memory.				A2	2	2							A6	3	2		\top
LDY	Y←M	Load index register Y with contents of memory.				AO	2	2			-				Α4	3	2		1
LSR	7 0 0 → □ □ → C	Shift the contents of accumulator or memory to the right by one bit. Oth bit of accumulator or memory is stored in carry, 7th bit is cleared.							4A	2	1				46	5	2		
MUL (Note 8)	M(S)·A←AXM(zz+X) S←S− 1	Multiplies accumulator with the memory specified by the zero page X addrressing mode and stores the high byte of the result on the stack and the low byte in the accumulator.																	
NOP	PC←PC+1	No operation.	EΑ	2	1	L													
ORA (Note 1)	When T=0 A←AVM When T=1	Produce the logical OR of the contents of mem- ory and accumulator. The result is stored in accumulator. produce the logical OR of contents of memory		-		09	2	2			,				05	3	2		
	M(X)←M(X)∨M	indicated by index register X and contents of memory specified by addressing mode shown in right column. The result is stored in memory of address specified by index register X.																	



SERIES MELPS 740 MACHINE INSTRUCTIONS

														Ad	dres	ssing	g mo	de						•									F	oor	ess	or st	atus	reç	jiste	r
7	ZP,)	K		ZP,	Y	Γ.	ABS	3	Α	BS,	,X	Α	BS,	Y,		INE)	ZI	2,10	ID	11	۷D,	X	11	۷D,	Υ	F	REL			SP		7	6	5	4	3	2	1	0
0P	n	#	0P	n	#	0P	n	#	0P	n	#	0Р	n	#	0Р	n	#	ОР	n	#	0P	n	#	0P	n	#	0Р	n	#	0P	n	#	Ν	v	Т	В	D	1	z	С
-						4C	3	3							6C	5	3	В2	4	2													•	•	•	•	•	•	•	•
	!					20	6	3										02	7	2										22	5	2	•	•	•	•	•	•	•	•
B5	4	2				AD	4	3	BD	5	3	B9	5	3							A1	6	2	B1	6	2							N	•	•	•	•	•	Z	•
						Γ		Ī			-															_							•	•.	•	•	•	•	•	•
			В6	4	2	ΑE	4	3				BE	5	3																			Ν	•	•	•	•	•	Z	•
34	4	2				AC	4	3	вс	5	3																						Ν	•	•	•	•	•	Z	•
56	6	2				4E	6	3	5E	7.	3																						0	•	•	•	•	•	Z	С
62	15	2																															•	•	•	•	•	•	•	•
_															Ļ																		·	·	·	·	·	•	•	•
15	4	2				OD	4	3	1D	5	3	19	5	3							01	6	2	11	6	2							N	•	•	•	•	•	Z	•

SERIES MELPS 740 MACHINE INSTRUCTIONS

									-	\ddr	essi	ing r	nod	e						
Symbol	Function	Details		IMI	>		IMN	1		Α		E	ЗIТ,	Α		ΖP		В	IT,Z	P
			0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#
PHA .	M(S) ←A S←S−1	Saves the contents of the accumulator in the memory at the address indicated by the stack pointer and decrements the contents of stack pointer by 1.	48	3	1															
PHP	M(S)←PS S←S−1	Saves the contents of processor status register in the memory at the address indicated by the stack pointer and decrements the contents of stack pointer by 1.	80	3	1															
PLA	S+S+1 A+M(S)	Increments the contents of stack pointer by 1 and pulls from the memory at the address indicated by the stack pointer, and store it in accumulator.	68	4	1															
PLP	S←S+1 PS←M(S)	Increments the contents of stack pointer by 1 and pulls from the memory at the address indicated by the stack pointer, and store it in processor status register.	28	4	1													,		
ROL	7 0	Connects the carry flag and the accumulator or memory and rotates the contents to the left by 1 bit.							2A	2	1				26	5	2			
ROR	7 0	Connects the carry flag and the accumulator or memory and rotates the contents to the right by 1 bit.							6A	2	1				66	5	2			
RRF	7 0	Rotates the contents of memory to the right by 4 bits.													82	8	2			
RTI	$S \leftarrow S + 1$ $PS \leftarrow M(S)$ $S \leftarrow S + 1$ $PC_L \leftarrow M(S)$ $S \leftarrow S + 1$ $PC_H \leftarrow M(S)$	Returns from the interrupt routine to the main routine.	40	6	1															
RTS	$S \leftarrow S + 1$ $PC_L \leftarrow M(S)$ $S \leftarrow S + 1$ $PC_H \leftarrow M(S)$	Returns from the subroutine to the main routine.	60	6	1										 					
SBC (Note 1) (Note 9)	When T=0 A-A-M-C When T=1 M(X)-M(X)-M-C	Subtracts the contents of memory and carry flag from the contents of accumulator. The results are stored into the accumulator. Subtracts contents of carry flag and contents of the memory indicated by the addressing modes shown in the columns on the right from the memory at the address indicated by index register X. The results are stored into the memory of the address indicated by index register X.				E9	2	2							E5	3	2			
SEB	A _b or M _b ←1	Sets the specified bit contents of accumulator or memory to "1."										0В 2i	2	1				0F 2i	5	2
SED	C←1 D←1	Sets the contents of carry flag to "1." Sets the contents of decimal mode flag to "1."	38 F8	_	1	-	-	-	-		_	-	-	-	-			_		_
SEI	1←1	Sets the contents of interrupt disable flag to "1."			1															_
SET	T+-1	Sets the contents of X-modified arithmetic mode flag to "1." Releases the connection between the oscillator		L	1	-		_							_			L	Ш	
(Note 5)		output and pin X _{OUTF} .	C2	2												L				



SERIES MELPS 740 MACHINE INSTRUCTIONS

					_		-	_		_				Ac	ldre	ssin	g m	ode	_		<u> </u>		_											Proc	ess	or st	atus	reç	iste	r
Z	'P,	<		ZP,	Υ	Τ	AB	s	1	BS	3,X	1	BS	,Υ		INE)	z	P,IN	1D	11	ND,	X	11	ND,	Υ		REI	_		SP		7	6	5	4	3	2	1	0
0P	n	#	0P	n	#	OF	n	#	OF	n	#	OF	n	#	0P	n	#	0P	n	#	0Р	n	#	0P	n	#	0P	n	#	ÓР	n	#		۰	т	в.	•	•	z •	с •
																																	•	•	•	•		•	•	•
																				 													Ν	•	•	•	•	•	Z	•
																																		(Va	lue	sav	ed i	n sta	ck)	
36	6	2				28	6	3	3E	7	3																		í				N	•	•	•	•	•	z	С
76	6	2				68	6	3	7E	7	3																						N	•	•	•	•	•	z	С
																																	•	•	•	•	•	•	•	•
																																	-	(Va	lue	save	ed i	n sta	ck)	
																																	•	•	•	•	•	•	•	٠
F5	4	2				E	4	3	FC	5	3	F9	5	3							E1	6	2	F1	6	2							N	٧	•	•	•	•	Z	С
								\dagger	\vdash		1	T							-				_							_			•	•	•	•	•	•	•	٠
					L	L																											·	·	•	•	•	·	•	1
_	_			-		-		_	-	-	-		-	_	_		_		_	_	-						_			_	_	_	•	•	•	•	1	1	•	•
				-	-		-		-	L	+	-	-	_	-		-	_	_	_							_			_	_		•			•	•	•		•
\dashv			_	-	-	+	-	\vdash	-	-	+	-		-	-	-			_	-		-		_			-		-	_	_		•	•	•	•	•	•	•	•



SERIES MELPS 740 MACHINE INSTRUCTIONS

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

									-	Addr	essi	ing ı	mod	е						
Symbol	Function	Details		IMI	>		M	И		Α		E	ЗΙΤ,	Α		ΖP	-	В	IT,Z	Р
j			0P	ņ	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#
STA	M←A	Stores the contents of accumulator in the memory.													85	4	2			
STP (Note 7)		Stops the oscillation of the oscillator.	42	2	1															
STX	M←X	Stores the contents of index register X in the memory.													86	4	2			
STY	M←Y	Stores the contents of index register Y in the memory.													84	4	2			
TAX	X←A	Transfers the contents of accumulator to index register X.	AA	2	1											:				
TAY	Y←A,	Transfers the contents of accumulator to index register Y.	8A	2	1															
TST	M=0?	Tests whether the contents of memory are "0" or not.													64	3	2			
TSX	x⊷s	Transfers the contents of stack pointer to index register X.	ВА	2	1															
TXA	A←X	Transfers the contents of index register X to the accumulator.	8A	2	1															
TXS	s←x	Transfers the contents of index register X to the stack pointer.	9A	2	1															
TYA	A←Y	Transfers the contents of index register Y to the accumulator.	98	2	1															
WIT (Note 6)		Stops the internal clock.	C2	2	1															

Note 1: The number of cycles "n" is added by 3 when T is 1.

- The number of cycles "n" is added by 3 when T is 1.
 The number of cycles "n" is added by 2 when T is 1.
 The number of cycles "n" is added by 1 when T is 1.
- 4: The number of cycles "n" is added by 2 when branching has occurred.
- 5: This instruction is not for any other models than M50740A-XXXSP, M50740ASP, M50741-XXXSP, M50752-XXXSP, M50757-XXXSP and M50758-XXXSP.
- 6: This instruction is not provided for M50740A-XXXSP, M50740ASP, M50741-XXXSP, M50752-XXXSP, M50757-XXXSP, and M50758-XXXSP.
- 7: This instruction is not provided for M50752-XXXSP, M50757-XXXSP and M50758-XXXSP.
- 8 : This instruction is not for any other models than M37450M2-XXXSP, M37450M4-XXXSP, M37450M8-XXXSP, M37450S1SP, M37450S2SP and M37450S4SP.
- 9: N, V and Z flags are invalid at decimal operation mode.

SERIES MELPS 740 MACHINE INSTRUCTIONS

_											-			Ad	dres	sing	mo	ode															. 1	Proc	ess	or st	atus	reç	jiste	r
7	ZP,)	(T :	ZP,	Y		AB	S	Α	вs	,x	A	BS,	Y,		IND)	ZI	2,10	ID	11	۱D,	X	II	۷D,	Υ	1	REI	-		SP		7	6	5	4	3	2	1	0
0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0Р	n	#	0P	n	#	0P	n	#	0P	n	#	0Р	n	#	0Р	n	#	Ν	٧	Т	В	D	-1	z	С
95	5	2				8D	5	3	9D	6	3	99	6	3							81	7	2	91	7	2							•	٠	•	•	•	•	•	•
																																	•	•	•	•	•	•	•	•
			96	5	2	8E	5	3																									•	•	•	•	•	•	•	•
94	5.	2				8C	5	3																									•	•	٠	•	•	•	•	•
				Ι.																													Ν	•	•	•	•	•	z	•
																																	Ν	•	•	•	•	•	Z	•
																																	N	•	•	•	•	•	Z	•
																																	Ν	•	•	•	•	•	Z	•
																																	N	•	•	٠	•	•	Z	•
																																	•	•	•	٠	•	•	•	•
																	-																N	•	•	•	•	•	z	•
																																	•	•	•	•	•	•	•	•

Symbol	Contents	Symbol	Contents
IMP	Implied addressing mode	+	Addition
IMM	Immediate addressing mode	_	Subtraction
Α	Accumulator or Accumulator addressing mode	٨	Logical OR
		V	Logical AND
BIT, A	Accumulator bit relative addressing mode	₩	Logical exclusive OR
		_	Negation
ZP	Zero page addressing mode	[←	Shows direction of data flow
BIT, ZP	Zero page bit relative addressing mode	x	Index register X
		Y	Index register Y
ZP, X	Zero page X addressing mode	S	Stack pointer
ZP, Y	Zero page Y addressing mode	PC	Program counter
ABS	Absolute addressing mode	PS ·	Processor status register
ABS, X	Absolute X addressing mode	PC _H	8 high-order bits of program counter
ABS, Y	Absolute Y addressing mode	PC∟	8 low-order bits of program counter
IND	Indirect absolute addressing mode	ADH	8 high-order bits of address
		ADL	8 low-order bits of address
ZP, IND	Zero page indirect absolute addressing mode	(AD _H , AD _L)	Contents of memory at address indicated by AD _H and
]	ADL, in ADH is 8 high-order bits and ADL is 8 low-
IND, X	Indirect X addressing mode		order bits.
IND, Y	Indirect Y addressing mode	(00, AD _L)	Contents of address indicated by zero page AD _L
REL	Relative addressing mode	FF	FF in Hexadecimal notation
SP	Special page addressing mode	M	Memory specified by address designation of any
С	Carry flag	,	addressing mode
Z	Zero flag	M (X)	Memory of address indicated by contents of index
1 .	Interrupt disable flag		register X
D	Decimal mode flag	M (S)	Memory of address indicated by contents of stack
В	Break flag		pointer
Τ	X-modified arithmetic mode flag	Ab	1 bit of accumulator
V	Overflow flag	Mb	1 bit of memory
N	Negative flag	OP	Opcode
		l n	Number of cycles
		#	Number of bytes



SERIES MELPS 740 LIST OF INSTRUCTION CODES

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

LIST OF INSTRUCTION CODES

	D ₃ ~D ₀	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D ₇ ~D₄	lexadecimal notation	0	1	2	3	4	5	6	7	8	9	Α -	В	С	D	E	F
2000			ORA	JSR	BBS		ORA	ASL	BBS		ORA	ASL	SEB		ORA	ASL	SEB
0000	0	BRK	IND, X	ZP, IND	0, A	_	ZP	ZP	0, ZP	PHP	IMM	Α	0, A	-	ABS	ABS	0, ZP
0001	1	BPL	ORA	CLT	BBC	_	ORA	ASL	BBC	CLC	ORA	DEC	CLB	_	ORA	ASL	CLB
	-	JSR	IND, Y	JSR	0, A BBS	віт	ZP, X	ZP, X ROL	0, ZP BBS		ABS, Y	ROL	0, A SEB	BIT	ABS, X	ABS, X	0, ZP SEB
0010	2		1							PLP					5217.550		
		ABS	IND, X	SP	1, A	ZP	ZP	ZP	1, ZP		IMM	A	1, A	ABS	ABS	ABS	1, ZP
0011	3	вмі	AND	SET	BBC	_	AND	ROL	BBC	SEC	AND	INC	CLB	LDM	AND	ROL	CLB
			IND, Y		1, A		ZP, X	ZP, X	1, ZP		ABS, Y	Α	1, A	ZP	ABS, X	ABS, X	1, ZP
0100	4	RTI	EOR	STP	BBS	сом	EOR	LSR	BBS	PHA	EOR	LSR	SEB	JMP	EOR	LSR	SEB
. 0100	4	KII	IND, X	(Note4)	2, A	ZP	ZP	ZP	2, ZP	РПА	IMM	Α	2, A	ABS	ABS	ABS	2, ZP
	1		EOR		BBC		EOR	LSR	ввс		EOR		CLB		EOR	LSR	CLB
0101	5	BVC	IND, Y	-	2, A	-	ZP, X	ZP, X	2, ZP	CLI	ABS, Y	-	2, A	-	ABS, X	ABS, X	2, ZP
			ADC	MUL	BBS	TST	ADC	ROR	BBS	-	ADC	ROR	SEB	ЈМР	ADC	ROR	SEB
0110	6	RTS								PLA			1	Kilipsylii Tarangan			
	-	<u> </u>	IND, X	(Note3)	3, A BBC	ZP	ZP ADC	ROR	3, ZP BBC		IMM ADC	Α .	3, A CLB	IND	ABS	ABS ROR	3, ZP CLB
0111	7	BVS		- 1		_				SEI				_			285
			IND, Y		3, A		ZP, X	ZP, X	3, ZP		ABS, Y		3, A	-258118G8	ABS, X	ABS, X	3, ZP
1000	8	BRA	STA	RRF	BBS	STY	STA	STX	BBS	DEY	_	TXA	SEB	STY	STA	STX	SEB
		5,0,	IND, X	ZP	4, A	ZP	ZP	ZP	4, ZP	32.		,,,,,,	4, A	ABS	ABS	ABS	4, ZP
1001		500	STA		BBC	STY	STA	STX	BBC		STA	T)(0	CLB		STA		CLB
1001	9	BCC	IND, Y	_	4, A	ZP, X	ZP, X	ZP, Y	4, ZP	TYA	ABS, Y	TXS	4, A	-	ABS, X	_	4, ZP
		LDY	LDA	LDX	BBS	LDY	LDA	LDX	BBS		LDA		SEB	LDY	LDA	LDX	SEB
1010	A	ІММ	IND. X	IMM	5. A	ZP	ZP	ZP	5. ZP	TAY	IMM	TAX	5, A	ABS	ABS	ABS	5. ZP
		HVHVI	LDA	JMP	BBC	LDY	LDA	LDX	BBC		LDA		CLB	LDY	LDA	LDX	CLB
1011	В	BCS				1				CLV	Pet dia	TSX				EZ-SAL	
		001		ZP, IND	5, A	ZP, X	ZP, X	ZP, Y	5, ZP		ABS, Y		5, A	ABS, X	ABS, X	ABS, Y	5, ZP
1100	С	CPY	CMP	(Note1)	BBS	CPY	СМР	DEC	BBS	INY	СМР	DEX	SEB	CPY	CMP	DEC	SEB
		IMM	IND, X		6, A	ZP	ZP	ZP	6, ZP		IMM		6, A	ABS	ABS	ABS	6, ZP
1101		DAIF	CMP		BBC		CMP	DEC	BBC	CI C	СМР		CLB		СМР	DEC	CLB
1101	D	BNE	IND, Y	-	6, A	-	ZP, X	ZP, X	6, ZP	CLD	ABS, Y	_	6, A	_	ABS, X	ABS, X	6, ZP
		CPX	SBC	FST	BBS	CPX	SBC	FST	BBS		SBC		SEB	CPX	SBC	INC	SEB
1110	E	ІММ	IND, X	(Note2)	7, A	ZP	ZP	(Note2)	7, ZP	INX	IMM	NOP	7, A	ABS	ABS	ABS	7, ZP
		1141141	SBC	DIV	BBC		SBC	INC	BBC		SBC		CLB	700	SBC	INC	CLB
1111	F	BEQ		-		-				SED		· -	l	-			
		L	IND, Y		7, A	L	ZP, X	ZP, X	7, ZP	L	ABS, Y		7, A		ABS, X	ABS, X	7, ZP

Note 1

Instruction	type
SLW	M50740A-XXXSP, M50740ASP, M50741-XXXSP, M50752-XXXSP, M50757-XXXSP, M50758-XXXSP
WIT	other types

Note 2

Instruction type	
FST	M50740A-XXXSP, M50740ASP, M50741-XXXSP,
	M50752-XXXSP, M50757-XXXSP, M50758-XXXSP
DIV	M37450M2-XXXSP, M37450M4-XXXXSP, M37450M8-XXXSP,
DIV	M37450S1SP, M37450S2SP, M37450S4SP
	other types


Note 3

Instruction	type			
MUL	M37450M2-XXXSP, M37450M4-XXXXSP, M37450M8-XXXSP,			
MUL	M37450S1SP, M37450S2SP, M37450S4SP			
	other types			

Note 4

This instruction is not provided for M50752-XXXSP, M50757-XXXSP and M50758-XXXSP.

25.00 95.00	3-byte instruction
	2-byte instruction





EXTENDED OPERATING TEMPERATURE VERSION OF MICROCOMPUTERS



M50744T-XXXSP

EXTENDED OPERATING TEMPERATURE VERSION of M50744-XXXSP

DESCRIPTION

The M50744T-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP. This single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

The differences between the M50744T-XXXSP and the M50744-XXXSP are some electrical characteristics depend on the expansion of operating temperature range. Other functions are explained in the M50744-XXXSP's section in detail.


FEATURES

1. F	AIUNLS	
0	Number of ba	sic instructions····· 69
0	Memory size	ROM 4096 bytes
		RAM······144bytes
Ø	Instruction exe	ecution time
	2µs	(minimum instructions at 4MHz frequency)
•	Single power	supply f(X _{IN})=4MHz5V±10%
9	Power dissipa	tion
		ation mode (at 4MHz frequency) ···· 15mW
•	Operating tem	perature range ······
0	Subroutine ne	sting ·····72 levels (Max.)
0		·····6 types, 5 vecters
•	8-bit timer ·····	3
•		e I/O (Ports P0, P1, P2, P3, P4) ······ 40
0		ort P5)8
9	Output ports (Port P6)4
0	A-D converter	8-bit successive approximation

APPLICATION

D-A converter8-bit PWM functionWatchdog timer

Office automation equipment
Automobile (Audio visual system, Instruction panel system,
Air conditioner system)




XTENDED

OPERATING

TEMPERATURE

VERSION of

M50744-XXXSP



MITSUBISHI MICROCOMPUTERS M50744T-XXXSP

EXTENDED OPERATING TEMPERATURE VERSION of M50744-XXXSP

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		−0. 3∼ 7	V
Vı	Input voltage X _{IN}		− 0.3∼ 7	V
V_{I}	Input voltage P2 ₀ ~P2 ₇ , P4 ₄ ~P4 ₇	With respect to V _{SS} With the output transistor cut-off	-0.3~V _{cc} +0.3	V
V _I	Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , P5 ₀ ~P5 ₇ , $\overline{\text{INT}}_1$		-0.3~13	V
Vı	Input voltage CNV _{SS} , RESET		-0.3~13	V
Vo	Output voltage P2 ₀ ~P2 ₇ , P4 ₄ ~P4 ₇ , X _{OUT} , φ, D-A		-0.3~V _{CC} +0.3	V
Vo	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , P6 ₀ ~P6 ₃ , PWM		− 0.3~13	V
Pd	Power dissipation	T _a =25℃	1000	mW
Topr	Operating temperature		-40~85	°C
Tstg	Storage temperature		-65~150	°C

Note 1: 300mW for QFP types

RECOMMENDED OPERATING CONDITIONS (V_{CC}=5V±10%, T_a=-40~85°C, unless otherwise noted)

Symbol	Parameter		Limits			
Symbol	Parameter	Min.	Nom.	Max.	Unit	
V _{cc}	Supply voltage	4.5	5	5.5	٧	
V _{ss}	Supply voltage		0		٧	
V _{REF}	Reference voltage	4		Vcc	٧	
	"H" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,					
V _{IH}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ ,	0.8V _{CC}		Vcc	V	
	INT ₁ , RESET, X _{IN} , CNV _{SS}					
	"L" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,					
VIL	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ ,	0		0.2V _{CC}	V .	
	INT ₁ , CNV _{SS}					
VIL	"L" input voltage RESET	0		0.12V _{CC}	٧ ٠.	
VIL	"L" input voltage X _{IN}	0		0.16V _{CC}	. V	
,	"L" peak output current P00~P07, P10~P17,					
loc(peak)	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ ,	1 . 1		10	mA	
	P4 ₀ ~P4 ₇ , PWM (Note 2)					
l _{oL(peak)}	"L" peak output current P60~P63 (Note 2)			15	mA	
	"L" average output current P00~P07, P10~P17,					
loL(avg)	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ ,			5	mA	
	P4 ₀ ~P4 ₇ , PWM (Note 1)					
I _{oL(avg)}	"L" average output current P6 ₀ ~P6 ₃ (Note 1)			7	mA	
I _{он(peak)}	"H" peak output current P2 ₀ ~P2 ₇ (Note 2)			-10	mA	
I _{он(avg)}	"H" average output current P2 ₀ ~P2 ₇ (Note 1)			-5	mA	
f _(XIN)	Internal clock oscillator frequency			4	MHz	

Note 1: The average output currents I_{OL(avg)} and I_{OH(avg)} are the average value of a period of 100ms.
2: Do not allow the combined low- level output current of ports P0, P1, P2, P3, P4, P6, and PWM to exceed 80mA.

Do not allow the combined high-level output current of port P2 to exceed 50mA.

3: "H" input voltage of ports' P0, P1, P3, P40~P43, P5 and INT1 is available up to +12V.

ELECTRICAL CHARACTERISTICS ($V_{cc}=5V$, $V_{ss}=0V$, $T_a=-40\sim85^{\circ}C$, $f_{(x_{NV})}=4MHz$, unless otherwise noted)

0	Parameter	TAdist		Limits		Unit
Symbol		Test conditions	Min.	Тур.	Max.	
V _{OH}	"H" output voltage P2 ₀ ~P2 ₇	I _{OH} =-10mA	3			V
V _{OH}	"H" output voltage ϕ	I _{OH} =-2.5mA	3			٧
V _{OL}	"L" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₃ , PWM	I _{OL} =10mA			2	٧ .
VoL	"L" output voltage ϕ	I _{OL} =5mA			2	V
$V_{T+}-V_{T-}$	Hysteresis INT ₁		0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis P3 ₂	When used as INT ₂ input	0.3		1	٧.
$V_{T+}-V_{T-}$	Hysteresis P3 ₃	When used as CNTR input	0.5	1		V
$V_{T+}-V_{T-}$	Hysteresis RESET			0.5	0.7	V
$V_{T+}-V_{T-}$	Hystereśis X _{IN}		0.1		0.5	V
I _{IL}	"L" input current $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P5_0 \sim P5_7$, $P6_0 \sim P6_3$, PWM	V ₁ =0V			—5	μΑ
I _{IL}	"L" input current INT ₁ , RESET, X _{IN}	V _I =0V			-5	μА
l _{iH}	"H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₃ , PWM	V _I =12V			12	μΑ
I _{IH}	"H" input current INT ₁ , RESET, X _{IN} , P2 ₀ ~P2 ₇ , P4 ₄ ~P4 ₇	V ₁ =5V			5	μА
V _{RAM}	RAM retention voltage	When clock disabled	2			V
		ϕ , X_{OUT} , and D-A pins Square wave		3	6	mA
Icc	Supply current	opened, other pins at V _{SS} , and A-D conver-			1	μΑ
		ter in the finished condition. At clock stop Ta=85°C			20	μΑ

$\textbf{A-D} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (v_{oc} = 5v, \; v_{ss} = 0v, \; T_a = -40 \sim 85^\circ\text{C}, \; f_{(x_{iN})} = 4\text{MHz, unless otherwise noted})$

Symbol	Parameter	Test conditions	Limits			11-11
			Min.	Тур.	Max.	Unit
_	Resolution	V _{REF} =V _{CC}			8	Bits
	Absolute precision	V _{REF} =V _{CC} , with the output transistor cut-off			±3	LSB
R _{LADDER}	Ladder resistance	V _{REF} =V _{CC}	2		12	kΩ
t _{CONV}	Conversion time				50	μs
V _{REF}	Reference voltage		2		V _{CC}	V
VIA	Analog input voltage		. 0		V _{REF}	٧ .

D-A CONVERTER CHARACTERISTICS ($v_{cc}=5v$, $v_{ss}=0v$, $\tau_a=-40\sim85^{\circ}$ C, $f_{(x_{iN})}=4MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			
			Min.	Тур.	Max.	Unit
	Resolution	V _{REF} =V _{CC}			5	Bits
_	Error in full scale range	V _{REF} =V _{CC} , with the output transistor cut-off			±1	%
t _{su}	Setup time	V _{REF} =V _{CC}			3	μs
Ro	Output resistance	V _{REF} =V _{CC}			4	kΩ
V _{REF}	Reference voltage		4		Vcc	٧



M50747T-XXXSP

FXTENDED OPERATING TEMPERATURE VERSION of M50747-XXXSP

DESCRIPTION

The M50747T-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP. This single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.


The differences between the M50747T-XXXSP and the M50747-XXXSP are some electrical characteristics depend on the expansion of operating temperature range. Other functions are explained in the M50747-XXXSP's section in detail.


FEATURES

•	Number of basic instructions 69
0	Memory size ROM ······ 8192 bytes
	RAM 256 bytes
Ø	Instruction execution time
	1µs (minimum instructions at 8MHz frequency)
•	Single power supply $f(X_{IN})=8MHz\cdots5V\pm10\%$
0	Operating temperature range ······
0	Power dissipation
	normal operation mode (at 8MHz frequency) ···· 30mW
0	Subroutine nesting ·······128 levels (Max.)
0	Interrupt7 types, 5 vectors
0	8-bit timer ·······3 (2 when used as serial I/O)
Ø	Programmable I/O (Ports P0, P1, P2, P3, P4) ········ 40
0	Input ports (Port P5)8
•	Output ports (Port P6)8
0	Serial I/O (Clock synchronized or UART)1

APPLICATION

Office automation equipment
Automobile (Audio visual system, Instruction panel system,
Air conditioner system)







ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		−0. 3 ~ 7	V
Vı	Input voltage, RESET, XIN, INT1, P50~P57		-0.3~7	V
Vı	Input voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$,	Output transistors cut-off	-0.3~V _{cc} +0.3	v
Vı	Input voltage, CNV _{SS}		-0.3~13	V
v.o	Output voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P6_0 \sim P6_7$, X_{OUT} , ϕ		-0.3~V _{cc} +0.3	V
Pd	Power dissipation	T _a = 25℃	1000	mW
Topr	Operating temperature		-40~85	°C
Tstg	Storage temperature		-65~150	°C

RECOMMENDED OPERATING CONDITIONS ($V_{CC} = 5V \pm 10\%$, $T_a = -40 \sim 85^{\circ}C$, unless otherwise noted)

Symbol	Parameter		Unit		
Syllibol	Farameter		Nom.	Max.	Unit
Vcc	Supply voltage	4.5	5	5.5	٧
Vss	Supply voltage		0		٧
	"H" input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,				
VIH	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ ,	0.8V _{CC}		Vcc	V
	INT ₁ , RESET, X _{IN} , CNV _{SS}				
	"L" input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,				
VIL	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ ,	0		0.2V _{CC}	V
	. INT ₁ , CNV _{SS}				
VIL	"L" input voltage, RESET	0		0.12V _{cc}	٧
V _{IL}	"L" input voltage, X _{IN}	0		0.16V _{cc}	٧
1	"L" peak output current, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$,			10	^
l _{oL} (peak)	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇			10	mA
	"L" average output current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,				
IoL(avg)	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇			5	mA
	(Note 1)				
1	"H" peak output current, P00~P07, P10~P17, P20~P27,			-10	
loн(peak)	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇			-10	m _. A
	"H" average output current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,				
I _{он(avg)}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ P6 ₀ ~P6 ₇ ,			-5	mA
	(Note 1)				
f _(XIN)	Internal clock oscillating frequency			8	MHz

Note 1: The average output current I_{OL(avg)} and I_{OH(avg)} are the average value of a period of 100ms 2: Total of I_{OL(peak)}, of ports P0, P1, and P2 is 20mA
Total of I_{OH(peak)}, of ports P0, P1, and P2 is 20mA
Total of I_{IL(peak)}, of ports P3, P4, and P6 is 80mA Total of lo_H(peak), of ports P3 and P4 is 20mA Let the total of l_{OH}(peak), of ports P6 below 60mA



M50747T-XXXSP

EXTENDED OPERATING TEMPERATURE VERSION of M50747-XXXSP

$\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 5v, v_{ss} = 0v, T_a = -40 \sim 85 \, \text{C}, \, f_{(x_{IN})} = 8 \, \text{MHz, unless otherwise noted})$

Symbol	Parameter Test conditions	Limits					
Symbol		·	Min.	Тур.	Max.	Unit	
V _{OH}	"H" output voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P6_0 \sim P6_7$	$I_{OH} = -10$ mA		3			V
V _{OH}	"H" output voltage, φ,	$I_{OH} = -2.5 \text{mA}$		3			V
V _{OL}	"L" output voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P6_0 \sim P6_7$	I _{OL} = 10mA	:			2	٧
VoL	"L" output voltage, ϕ	I _{OL} = 5mA				2	٧
$V_{T+}-V_{T-}$	Hysteresis, P3 ₆	When used as CLK	input	0.3		1	٧
$V_{T+}-V_{T-}$	Hysteresis, INT			0.3		1	٧
$V_{T+}-V_{T-}$	Hysteresis, P3 ₂	When used as INT ₂	pin	0.3		1	٧
$V_{T+}-V_{T-}$	Hysteresis, P3 ₃	When used as CNTF	R input	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis, RESET				0.5	0.7	V
$V_{T+}-V_{T-}$	Hysteresis, X _{IN}			0.1		0.5	V
IIL	"L" input current, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P5_0 \sim P5_7$, $P6_0 \sim P6_7$, $\overline{\text{INT}}_1$, $\overline{\text{RESET}}_1$, X_{IN}	$V_I = 0V$,	-5	μA
I _{tH}	"H" input current, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P5_0 \sim P5_7$, $P6_0 \sim P6_7$, $\overline{INT_1}$, \overline{RESET} , X_{IN}	V _I = 5V				5	μΑ
V _{RAM}	RAM retention voltage	At stop mode	:	2			V
			f _(XIN) = 8MHz Square wave		6	12	mA
Icc	Supply current	Output terminals are opened,	At stop mode Ta = 25℃			1	μА
		others to V _{SS}	. At stop mode T _a = 85°C			20	μА



M50753T-XXXSP

EXTENDED OPERATING TEMPERATURE VERSION of M50753-XXXSP

DESCRIPTION

The M50753T-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP. This single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.


The differences between the M50753T-XXXSP and the M50753-XXXSP are some electrical characteristics depend on the expansion of operating temperature range and the fact that this microcomputer works only in the single-chip mode.


FEATURES

•	Number of basic instructions 69
0	Memory size ROM ······ 6144 bytes
	RAM 192 bytes
0	Instruction execution time
	2µs (minimum instructions at 4MHz frequency)
•	Single power supply $f(X_{IN})=4MHz\cdots\cdots5V\pm10\%$
0	Power dissipation
	normal operation mode (at 4MHz frequency) ···· 22.5mW
0	Operating temperature range ·······
0	Subroutine nesting96 levels (Max.)
0	Interrupt ····· 8 types, 5 vectors
•	8-bit timer ·······3 (2 when used as A-D or serial I/O)
0	Programmable I/O ports (Port P0, P1, P2, P3, P4) ····· 36
0	Input ports (Port IN) ······8
Ø	Serial I/O (8-bit)1
0	A-D converter ······ 8-bit successive approximation
0	PWM function ······1

APPLICATION

Office automation equipment
Automobile (Audio visual system, Instruction panel system,
Air conditioner system)







ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		-0.3~7	V
Vı	Input voltage RESET, XIN		-0.3~7	V
Vı	Input voltage IN0~IN7		-0.3~V _{cc} +0.3	V
Vı	Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , CNTR NT ₁ , INT ₂ , CNV _{SS}	With respect to V _{SS} Output transistors are at "off" state	-0.3~13	V
Vo	Output voltage 2 φ, X _{OUT} , φ, RESET _{OUT}		-0.3~V _{cc} +0.3	V
Vo	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , CNTR, PWM		-0.3~13	V
Pd	Power dissipation	T _a =25℃	1000	mW
Topr	Operating temperature		-40~85	°C
T _{sta}	Storage temperature		-65~150	°C

RECOMMENDED OPERATING CONDITIONS

 $(V_{CC}=5V\pm10\%, T_a=-40\sim85^{\circ}C, \text{ unless otherwise noted})$

Symbol	Parameter		Limits		
- Cyllibol	Farameter	Min.	Nom.	Max.	Unit
Vcc	Supply voltage	4.5	5	5.5	· V
Vss	Supply voltage		. 0		V
V _{IH}	"H" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , IN0~IN7 CNTR, INT, INT ₂ RESET, X _{IN} , CNV _S	0.8V _{CC}		V _{cc}	٧
V _{IL}	"L" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , IN0~IN7 CNTR, INT ₁ , INT ₂ , CNV _{SS}	0		0. 2V _{CC}	V
VIL	"L" input voltage RESET	0	-	0.12V _{CC}	V
VIL	"L" input voltage X _{IN}	. 0		0.16V _{CC}	V
f _(XIN)	Internal clock oscillating frequency			4	MHz

Note 1: "H" input voltage of ports P0, P1, P2, P3, P4, CNTR, $\overline{\text{INT}_1}$, and $\overline{\text{INT}_2}$ is available up to +12V. (However, these ports are without pull-up transistor)

ELECTRICAL CHARACTERISTICS ($v_{cc}=5v\pm10\%$, $v_{ss}=0v$, $\tau_a=-40\sim85^{\circ}$ C, $f_{(x_{IN})}=4MHz$, unless otherwise noted)

Symbol	Parameter	T	Limits			Unit
Symbol		Test conditions	Min.	Тур.	Max.	Unit
V _{OH}	"H" output voltage φ, RESET _{OUT} , 2 φ	I _{OH} =-2.5mA				٧
VoL	"L" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , CNTR, P4 ₀ ~P4 ₃ , PWM	I _{OL} =8mA			2	V
VoL	"L" output voltage φ, RESET _{OUT} , 2 φ	I _{OL} =5mA			2	V
$V_{T+}-V_{T-}$	Hysterisis P3 ₆	When used as CLK input	0.3		1	٧
V _{T+} V _{T-}	Hysterisis CNTR, INT ₁ , INT ₂		0.3		. 1	٧
$V_{T+}-V_{T-}$	Hysterisis RESET			0.5	0.7	٧
$V_{T+}-V_{T-}$	Hysterisis X _{IN}		0.1		0.5	V
I _{IL}	"L" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , PWM	V _I =0V Without pull-up transistor			-5	μA
I _{IL}	"L" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , PWM	V _I =0V With pull-up transistor	—40	— 70	-190	μA
I _{IL}	"L" input current IN0~IN7	V ₁ =0V			- 5	.' μA
I _{IL}	"L" input current CNTR, INT ₁ , INT ₂ , RESET, X _{IN}	V ₁ =0V			— 5	μΑ
hн	"H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , PWM	V _I =12V Without pull-up transistor			12	μA
l _{iH}	"H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , PWM	V _I =5V With pull-up transistor	-		. 5	μA
I _{IH}	"H" input current IN0~IN7	V _i =5V (when A-D not selection)			5	μΑ
l _{iH}	"H" input current CNTR, INT ₁ , INT ₂ , RESET, X _{IN}	V ₁ =5V			5 .	μA
I _{IH}	"H" input current V _{REF}	V ₁ =5V			5	mA
l _{cc}	Supply current ,	Output pins are open, input and I/O pins are connected to V _{SS}	`	4.5	.9	mA
I _{ACC}	Supply current for A-D	During A-D conversion		3	6	mA

A-D CONVERTER CHARACTERISTICS ($V_{cc}=AV_{cc}=5V$, $V_{ss}=AV_{ss}=0V$, $T_a=-40\sim85^{\circ}C$, $f_{(X_{IN})}=4MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
Symbol		rest conditions	Min.	Тур.	Max.	Unit
_	Resolution		_	_	8	Bits
_	Absolute accuracy	V _{CC} =AV _{CC} =V _{REF} =5.12V			±3	LSB
RLADDER	Ladder resistance value		1			kΩ
t _{CONV}	Conversion time				72	μs
V _{REF}	Reference input voltage				Vcc	V
VIA	Analog input voltage				VREF	٧



TIMING REQUIREMENTS

Single-chip mode ($V_{cc}=5V\pm10\%$, $V_{ss}=0V$, $T_a=-40\sim85^{\circ}C$, $f_{(X_{IN})}=4MHz$, unless otherwise noted)

Symbol	Parameter	Limits			
		Min.	Тур.	Max.	Unit
t _{SU (POD-#)}	Port P0 input setup time	320			ns
t _{SU (P1D-ø)}	Port P1 input setup time	320			ns
t _{Su (P2D-ø)}	Port P2 input setup time	320			ns
t _{SU (P3Dø)}	Port P3 input setup time	320			ns
t _{SU (P4D-ø)}	Port P4 input setup time	320			ns
t _{su (IND-ø)}	Port IN input setup time	320			ns
th (-P0D)	Port P0 input hold time	40			ns
t _{h (} ←P1D)	Port P1 input hold time	40			ns
th (#—P2D)	Port P2 input hold time	40			ns
th (-P3D)	Port P3 input hold time	40			ns
th (ø-P4D)	Port P4 input hold time	40			ns
th (+IND)	Port IN input hold time	40			ns
t _C	External clock input cycle time	250			ns
t _w	External clock input pulse width	75			ns
tr	External clock rising edge			25	ns
t _f	External clock falling edge			25	ns

SWITCHING CHARACTERISTICS


Single-chip mode ($V_{cc}=5V\pm10\%$, $V_{ss}=0V$, $T_a=-40\sim85^{\circ}$ C, $t_{(X_{IN})}=4MHz$, unless otherwise noted)

0	Parameter	Test conditions				
Symbol			Min.	Тур.	Max.	Unit
t _{d(∲-P0Q)}	Port P0 data output delay time				300	ns
td(≠-P1Q)	Port P1 data output delay time				300	ns
td(≠-P2Q)	Port P2 data output delay time	Fig. 1			300	ns
t _{d(≠−P3Q)}	Port P3 data output delay time				300	ns
t _{d(#-P4Q)}	Port P4 data output delay time				300	ns:

$2\phi \quad PIN \quad AC \quad CHARACTERISTICS \; (v_{cc}=5.0 \text{V, } v_{ss}=0 \text{V, } f_{(x_{\text{IN}})}=4 \text{MHz, } T_a=25 ^{\circ}\text{C, unless otherwise noted})$

Symbol	Parameter	Took oon diking	Limits			11-14
		Test conditions	Min.	Тур.	· Max.	Unit
t _C	Clock output cycle time			500		ns
tw	Clock output pulse width	Fig. 2	150			ns
tr	Clock rising time	Fig. 2			- 75	ns
tf	Clock falling time				50	ns

Timing diagram of 2ϕ






Fig.1 Ports P0~P4 test circuit





Fig.2 2ϕ test circuit

TIMING DIAGRAMS

In single-chip mode



M50930T-XXXFP

EXTENDED OPERATING TEMPERATURE VERSION of M50930-XXXFP

DESCRIPTION

The M50930T-XXXFP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 80-pin plastic molded QFP. This single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction sets, the ROM, RAM, and I/O address are placed on the same memory map to enable easy programming.

The differences between the M50930T-XXXFP and the M50930-XXXFP are some electrical characteristics depend on the expansion of operating temperature range. Other functions are explained in the M50930-XXXFP's section in detail.

FEATURES

•	Number of basic instructions 69
•	Memory size
	ROM ······4096 bytes
	RAM 128 bytes
•	Instruction executing time
	····· 2μs (minimum instructions, at 4MHz frequency)
•	Single power supply
	$f(X_{IN})=4MHz \cdots 5V\pm 10\%$
	$f(X_{IN}) = 1MHz \cdots 2.7V \le V_{CC} \le 5.5V(Typ.)$
•	Power dissipation
	nomal operation mode (at 4MHz frequency)
	15mW(V _{CC} =5V, Typ.)
	low-speed operation mode (at 32kHz frequency for
	clock function) $\cdots 225\mu$ W ($V_{CC}=5V$, Typ.)
	stop mode(at 25°C) $\cdots 5\mu$ W ($V_{CC}=5V$, Max.)
•	RAM retention voltage (stop mode)
	$\cdots \cdots 2.0V \le V_{RAM} \le 5.5V$
•	Operating temperature range $$
•	Subrouting posting


•	Operating temperature range
•	Subroutine nesting ······ 64 levels (Max.)
•	Interrupt ····· 8 types, 5 vectors
•	8-bit timer ······ 3 (2 when used as serial I/O)
•	16-bit timer ·········· 1 (Two 8-bit timers make one set)
•	Programmable I/O ports
	(Port P0, P1, P2, P3) ······ 32
	Input ports (Port P4)8
•	Serial I/O (8-bit)1
•	LCD controller/driver (1/2, 1/3 bias, 1/2, 1/3, 1/4 duty)
	segment output ····· 32
	common output ······4

APPLICATION


other is for clock function)

Office automation equipment
Automobile (Audio visual system, Instruction panel system,
Air conditioner system)

Two clock generator circuits (One is for main clock, the







ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage		−0.3~7	V
V _I	Supply voltage for LCD V _{L1} ~V _{L3}	· .	$-0.3 \sim V_{CC} + 0.3$	V
V _I	Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , X _{IN}		-0.3~V _{cc} +0.3	٧
VI	Input voltage INT ₁ , CNV _{SS}		−0.3~7	· V
Vı	Input voltage RESET, CNTR	Output transistor are "off"	-0.3~13	V
Vo	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , COM ₀ ~COM ₃ , SEG ₀ ~SEG ₃₁ X _{OUT}		-0.3~V _{cc} +0.3	V
Vo	Output voltage CNTR		−0.3~7	V
Pd	Power Dissipation	T _a = 25℃	300	mW
Topr	Operating temperature		−40~85	°C
Tstg	Strage temperature	. •	-55~125	°C

$\textbf{RECOMMENDED} \quad \textbf{OPERATING} \quad \textbf{CONDITIONS} \ (v_{cc} = 2.7 \sim 5.5 \text{V}, \ v_{ss} = 0 \text{ V}, \ \tau_{a} = -40 \sim 85 ^{\circ}\text{C}, \text{ unless otherwise noted})$

	Parameter	Conditions	1	Limits			
Symbol			Min.	Nom.	Max.	Unit	
,,	Supply voltage (Note 1)	f(X _{IN})=4.3MHz	4.5		5.5		
V _{CC}	(in single-chip mode)	f(X _{IN})=1.1MHz	2.7		5.5	V	
Vss	Supply voltage			0		V	
V _{IH}	"H" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ P3 ₀ , P3 ₁ (Note 2) P3 ₃ ~P3 ₇ (Note3), P4 ₀ ~P4 ₇ RESET, X _{IN} , CNV _{SS}		0.8V _{CC}		V _{cc}	V	
V _{IH}	"H" input voltage P2 ₀ ~P2 ₇ , P3 ₂ , P3 ₆ (Note 4) INT ₁ , CNTR		0.85V _{cc}		V _{CC}	V	
V _{IL}	"L" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ P3 ₀ , P3 ₁ (Note 2) P3 ₃ ~P3 ₇ (Note 3), P4 ₀ ~P4 ₇ CNV _{SS}		0		0. 2V _{CC}	V	
V _{IL}	"L" input voltage P2 ₀ ~P2 ₇ , P3 ₂ , P3 ₆ (Note 4) INT ₁ , CNTR		0		0.15V _{cc}	٧	
V _{IL}	"L" input voltage RESET		0 .		0.1V _{CC}	V	
V _{IL}	"L" input voltage X _{IN}		0		0.14V _{CC}	٧	
I _{ОН}	"H" Output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ (Note 5), X _{OUT}				-2	mA	
I _{oL(peak)}	"L" peak output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , CNTR, X _{Out} (Note 6)				10	mA	
l _{oL(avg)}	"L" average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ CNTR, X _{OUT} (Note 7)				5	mA	
f(X _{IN})	Clock oscillating frequency (Note 8)	V _{CC} =4.5~5.5V V _{CC} =2.7~5.5V	64 64		4300 1100	kH:	
f(X _{CIN})	Clock oscillating frequency for clock function (Note 8)		32	<u> </u>	50	kHz	

Note 1 Value of V_{CC} is 4.5≦V_{CC}≤5.5 in memory expanding and microprocessor mode. When only maintaining the RAM data, minimum value of V_{CC} is

- 2 When using port P3₁ as X_{CIN} , $0.9Y_{CC} \le V_{IH} \le V_{CC}$, $0 \le V_{IL} \le 0.1V_{CC}$ for port P3₁. 3 In this case of using port P3₆ as normal input.

- In this case of using port P3₆ as CLK input.

 The total of I_{OH} of port P0, P1, P2, P3 and X_{OUT} should be 35mA max.
- 6 The total of I_{OL} (peak) of port P0, P1, P2, P3 should be 55mA max, and the total of
 - I_{OL} (peak) of port P3, CNTR, and X_{OUT} should be 45mA max.
- 7 IoL (avg) is the average current in 100ms.
- 8 When changing the contents of the most significant bit at address 00F5₁₆, $f(X_{IN})$ needs the following range: $f(X_{IN}) > 3f(X_{CIN})$.



ELECTRICAL CHARACTERICS ($V_{SS}=0$ V, $T_a=-40\sim85$ °C, unless otherwise noted)

	, 							
Symbol		Parameter	Test co	nditions	Min.	Limits Typ.	Max.	Unit
	"H" output voltage P0or	~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,	V _{CC} =5V, I _{OH} =-2mA	Voc=5V lou=-2mA		176.	IVIGA.	
V _{OH}		~P3 ₇ (Note 9)(Note10)	V _{CC} =3V, I _{OH} =-0.7m	Α	3 2			V
			V _{CC} =5V, I _{OH} =-1.5m		3			
V _{OH}	"H" output voltage Xour		V _{CC} =3V, I _{OH} =-0.3m		2			V
	"L" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇		V _{CC} =5V, I _{OL} =10mA				2	
V_{OL}	-	-P3 ₇ (Note10), CNTR	V _{CC} =3V, I _{OL} =3mA				1	V
			V _{CC} =5V, I _{OL} =1.5mA				2	
VoL	"L" output voltage Хоит		V _{CC} =3V, I _{OL} =0. 3mA				• 1	V
			V _{CC} =5V		0.25		1	
$V_{T+}-V_{T-}$	Hysteresis INT ₁ , CNTR		V _{CC} =3V		0.15		0.7	V
			When used as	V _{CC} =5V		0.5		
$V_{T+}-V_{T-}$	Hysteresis P3 ₆		CLK input	V _{CC} =3V		0.4		V
			When used as	V _{CC} =5V		0.7		
$V_{T+}-V_{T-}$	Hysteresis P3 ₁		X _{CIN} input			0.5		V
		,	V _{CC} =5V	100 01		0.5		
$V_{T+}-V_{T-}$	Hysteresis P2 ₀ ~P2 ₇ , P	32	V _{CC} =3V			0.4		V
			V _{CC} =5V			0.35	0.5	
$V_{T^+} - V_{T^-}$	Hysteresis RESET	4	V _{CC} =3V			0. 25	0.3	V
			V _{CC} =5V		-+	0.25		
$V_{T+}-V_{T-}$	Hysteresis X _{IN}		V _{CC} =3V			0.35		V
	"I " input current P4.~	P4 ₇ (except reset state)	V _{CC} =5V			0.33		
		~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇)}	V ₁ =0V				-5	
I _{IL}	without pull-up Tr.		<u> </u>					μA
	1	, INT ₁ , RESET, X _{IN}	V _{CC} =3V				—4 .	
			V _I =0V		-30	—70	140	
I _{IL}		out current [P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇)] V _{CC} =5V, V ₁ =0V with pull-up Tr. V _{CC} =3V, V ₁ =0V			-6 -6	-70 -25	-140 -45	. μΑ
	with p	un-up 11.	V _{CC} =3V, V _I =0V V _{CC} =5V, V _{L3} =5V, V _I =	-014	-30	-25	—45 —140	
l _{iL}	"L" input current P40~1	P4 ₇ (at reset state)			-30		—140 —45	μА
	#U!! i===+ D4	P4 ₇ (except reset state)	$V_{CC}=3V, V_{L3}=3V, V_{I}=V_{CC}=5V$	-UV	0		-45	
		P47 (except reset state) P07, P10~P17, P20~P27,	V _i =5V				5	
I _{IH}		P3 ₇ , CNTR, INT ₁ , RESET,	V ₁ =5V V _{CC} =3V					μА
	X _{IN}	. 6/1 6/11/1 11/1 11/2021	V _I =3V				4	
			V _{CC} =5V, V _{L3} =5V, V _I =	-51/			5	
l _{ti-H}	"H" input current P40~	P4 ₇ (at reset state)					4	μA
			V _{CC} =3V, V _{L3} =3V, V _I =		30	200		
R _{COM}	Output impedance CO	M₀~COM₃	$V_{L1} = V_{CC}/3$ $V_{L2} = 2V_{L1}$	V _{cc} =5V			2000	Ω
			V _{L3} =V _{CC}	V _{cc} =3V	70	500	4000	
Rs	Output impedance SEC	G₀∼SEG₃₁	Other COM, SEG	V _{cc} =5V		2	<u> </u>	kΩ
			pins are opend.	V _{cc} =3V		3		
		•	$f(X_{IN})=4MHz, V_{CC}=5$			3	6	mA
	Supply current		$f(X_{IN})=1MHz, V_{CC}=3$	V		0.7		
Icc	(at operation)	Output pin are opend.	T _a =25℃ X _{IN} =0V	V _{CC} =5V		45		
	(at operation)	RESET, P0 ₀ ~P0 ₇ ,	f(Your) = 32 8kHz	<u> </u>				μA
		P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , and P3 ₀ ~P3 ₇ are	at low power mode (LM ₆ =1)	V _{CC} =3V		18		
		conected to V _{CC}	f(X _{IN})=4MHz, V _{CC} =5	V		1		
		Except the above pins	f(X _{IN})=1MHz, V _{CC} =3			0.4		mA
I _{cc}	Supply current	are conected to V _{SS} .					60	
	(at wait state)	However, X _{IN} and X _{CIN}	$T_a=25$ °C $X_{IN}=0$ V $f(X_{CIN})=32.8$ kHz	V _{cc} =5V		20	60	A
		are input signal according	at low power mode (LM ₆ =1)	V _{cc} =3V		4	12	μA
		to the conditions.						
Icc	Supply current		$f(X_{IN})=0$ $f(X_{CIN})=0$ $V_{CC}=5V$	Ta=25℃		0.1	1	μΑ
			V _{CC} =5V	Ta=70°C			10	- 1
V _{RAM}	RAM retention voltage		$f(X_{IN}) = 0$, $f(X_{CIN}) = 0$)	2		5.5	V

Note $\,\,$ 9 Except when the output type of P35 is N-channel open drain (mask option).

¹⁰ If $P3_0$ is used as X_{COUT} , capability of load driving is lower than the above.

TIMING REQUIREMENTS Memory expanding mode and microprocessor mode ($V_{cc}=5V\pm10\%$, $V_{ss}=0$ V, $T_a=-40\sim85$ °C, unless otherwise noted)

0 1 1	Deremeter	Tank and distance		Unit		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{SU} (P2D-φ)	Port P2 input setup time		270			ns
t _{SU} (P3D-φ)	Port P3 input setup time		270			ns
t _{SU} (P4D-φ)	Port P4 input setup time		270			ns
	INT. INT. Cut and also be and add to		1			μs
└ t _{WI}	INT ₁ , INT ₂ External clock input pulse width	V _{CC} =2.7V	4			μs
			2			μs
t _{WR}	RESET External clock input pulse width (Note 1)	V _{cc} =2.7V	8	,		μs
t _h (ø-P2D)	Port P2 input hold time		20			ns
t _h (ø-P3D)	Port P3 input hold time		20			ns
t _h (ø-P4D)	Port P4 input hold time		20			ns
t _C	External clock input cycle time (X _{IN} pin)		232			ns
t _W	External clock input pulse width (X _{IN} pin)		80			ns
tr	External clock rising edge time (X _{IN} pin)				25	ns
tf	External clock falling edge time (X _{IN} pin)				25	ns
tcc	External clock input cycle time (P3 ₁ /X _{CIN} pin, X _{CIN})		20			μs
twc	External clock input pulse width (P3 ₁ /X _{CIN} pin, X _{CIN})		5 .			μs
trc	External clock rising edge time (P3 ₁ /X _{CIN} pin, X _{CIN})				6.2	μs
tfc	External clock falling edge time (P3 ₁ /X _{CIN} pin, X _{CIN})				6.2	μs

Note 1: Hold RESET to "L" level while eight or more rise pulse are input from X_{IN}.

SWITCHING CHARACTERISTICS Memory expanding mode and microprocessor mode ($v_{cc}=5v\pm10\%$, $v_{ss}=0$ v, $\tau_a=25$ °C, unless otherwise noted)

Complete	Parameter	Test conditions	Limits			Unit
Symbol		l est conditions	Min.	Тур.	Max.	Unit
t _d (φ−P0A)	Port P0 address output delay time				250	ns
td (ø-P1A)	Port P1 address output delay time				250	ns
t _d (φ−P2Q)	Port P2 address output delay time				330	ns
t _d (∮−P2QF)	Port P2 address output delay time				300	ns
t _d (<i>φ</i> −R/W)	R/W signal output delay time	Fig. 1			tcyc/4 +210	ns
t _d (ø−R/WF)	R/W signal output delay time				250	ns
t _d (ø−SYNC)	SYNC signal output delay time]			250	ns
t _d (<i>ϕ</i> −P3Q)	Port P3 data output delay time]			250	ns






Fig.1 Port P0, P1, P2, P3, SYNC (X_{OUT}) test circuit

TIMING DIAGRAMS

In memory expanding mode and microprocessor mode





PIGGYBACK TYPE MICROCOMPUTERS



MITSUBISHI MICROCOMPUTER

M50740-PGYS

PIGGYBACK for M50740A-XXXSP.M50741-XXXSP

DESCRIPTION

The M50740-PGYS is an EPROM mounted-type microcomputer employing a silicon gate CMOS process and was designed for developing programs for single-chip 8-bit microcomputers M50740A-XXXSP and M50741-XXXSP. The M50740-PGYS, being housed in a piggyback-type 52 pin shrink DIP, is compatible with the M50740A-XXXSP/M50741-XXXSP.

There is a 28 pin socket on the top surface so that the M5L2732K or the M5L2764K EPROM may be used.


The M50740-PGYS simplifies the development of programs for the M50740A-XXXSP/M50741-XXXSP and is excellent for making prototypes.

DISTINCTIVE FEATURES

- Differences with the M50740A-XXXSP/M50741-XXXSP are:
- (1) ROMIess, EPROM is attached externally
- (2) Suitable EPROM is the M5L2732K or the M5L2764K

APPLICATION

Development of programs for VCR, tuners and audio equipment.



MITSUBISHI MICROCOMPUTER M50740-PGYS

PIGGYBACK for M50740A-XXXSP, M50741-XXXSP

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V \pm 5% to V _{CC} , and 0V to V _{SS} .
CNV _{ss}	CNV _{SS}		This is usually connected to V _{SS} .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 2μ s (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external RC circuit is connected between the X _{IN} and X _{OUTS} or the X _{OUTF} pins, and an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUTS} pins. If an external clock is used, the clock source shold be connected to the X _{IN} pin, and the X _{OUTS} and X _{OUTF} pins should be left open.
X _{OUTS}	Clock output	Output	This is output pin from internal clock generating circuit. The generating frequency can be controlled by connecting a RC circuit, a ceramic or a quartz crystal oscillator between this pin and $X_{\rm IN}$ pin.
X _{OUTF}	Clock output	Output	This is output pin from internal clock generating circuit. The generating frequency can be controlled by connectting a RC circuit between this pin and $X_{\rm IN}$ pin.
φ	Timing output	Output	This is the timing output pin.
CNTR	Timer I/O or interrupt input	1/0	This is in common with an I/O for the timer X and an interrupt input pin.
INT	Interrupt input	Input	This is the lowest order interrupt input pin.
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open drain.
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.
P2 ₀ ~P2 ₇	1/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0, but the output structure is P-channel open drain.
R ₀ ~R ₃	I/O port R	1/0	Port R is a 4-bit I/O port, and is used to connect with an I/O expander. For M50740A-XXXSP, it can be only for input.
R/W	Read/Write output	Output	This pin outputs read/write signal for I/O expander.
CE	Chip enable output	Output	This pin outputs the chip enable signal for I/O expander.
RESETOUT	Reset output	Output	This pin outputs the reset signal for I/O expander.
A ₀ ~A ₁₂	Output port A	Output	Port A is for output addresses to an EPROM mounted on the top of the package.
D ₀ ~D ₇	Input port D	Input	Port D is for input data from an EPROM mounted on the top of the package.



PIGGYBACK for M50740A-XXXSP, M50741-XXXSP

EXPLANATION OF FUNCTION BLOCK OPERATION

The differences between the M50740A-XXXSP/M50741-XXXSP are explained below. As all other points are the same, only the differences are explained.

MEMORY

The memory map is shown in Figure 1. Instead of an internal ROM, an EPROM is mounted. The address of EPROM is 0100₁₆ to 1FFF₁₆, having 7936 bytes. Other than this, the M50740A-XXXSP/M50741-XXXSP have the same functions. Note that the area of the ROM will change depending on the memory capacity of the EPROM.




Fig.1 Memory map

PROCESSOR MODE

External memory area differs from the M50740A-XXXSP/M50741-XXXSP only in the memory expanding mode of the processor mode. Figure 2 shows the external memory area when the M50740-PGYS is in the memory expanding mode. All other processor modes are identical to those of the M50740A-XXXSP/M50741-XXXSP.




Fig.2 Memory map in memory expanding mode

PRECAUTION FOR USE

- (1) Because of the loading of the EPROM, the external dimensions differ from those of the M50740A-XXXSP/ M50741-XXXSP, being 19.0×50.8mm. Lower pin measurements are the same.
- (2) When developing programs with the M50740-PGYS, carefully consider the ROM capacity of the M50740A-XXXSP/M50741-XXXSP
 - In the case of the M50740A-XXXSP, use the ROM area from 1400_{16} to $1FFF_{16}$ of the M50740-PGYS. (For the M5L2732K use from 0400_{16} to $0FFF_{16}$.)
 - In the case of the M50741-XXXSP, use the ROM area from 1000_{16} to $1FFF_{16}$ of the M50740-PGYS. (For the M5L2732K use from 0000_{16} to $0FFF_{16}$.)
- (3) The M50740-PGYS has no options as the M50740A-XXXSP
 - For the M50740-PGYS, port R is set the input/output port.



PIGGYBACK for M50740A-XXXSP, M50741-XXXSP

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		-0.3~7	V.
Vı	Input voltage, R ₀ ~R ₃ , CNV _{SS} , RESET, X _{IN} , D ₀ ~D ₇		-0.3~7	٧
V _I	Input voltage, P3 ₀ ~P3 ₇		-3.0~V _{CC} +0.3	V
Vı	Input voltage, INT, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , CNTR	With the state of	-0.3~13	٧
Vo	Output voltage, R ₀ ~R ₃	With respect to V _{SS} pin.	-0.3~7	V
Vo	Output voltage, P3 ₀ ~P3 ₇ , X _{OUTF} , X _{OUTS} , φ, R/W, CE, RESET _{OUT} , A ₀ ~A ₁₂	Output transistor off.	-0.3~V _{cc} +0.3	V
Vo	Output voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , CNTR		-0.3~13	. v
Pd	Power dissipation	T _a = 25°C	1000	mW
Topr	Operating temperature		-10~70	°
T _{stg}	Storage temperature		−40~125	°C

RECOMMENDED OPERATING CONDITIONS ($\tau_a = -10 \sim 70^{\circ}C$, $v_{cc} = 5v \pm 5\%$, unless otherwise noted)

0	Description		Limits			
Symbol	Parameter	Min.	Nom.	Max.	Unit	
V _{CC}	Supply voltage	4.75	5	5. 25	V	
V _{SS}	Supply voltage		0		V	
V _{IH}	"H" input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , CNTR, INT	0.8V _{CC}		12	V	
V _{IH}	"H" input voltage, P3 ₀ ~P3 ₇ , R ₀ ~R ₃ , CNV _{SS}	0.8V _{CC}		V _{CC}	٧	
V _{IH}	"H" input voltage, RESET	0.48V _{CC}		V _{cc}	V	
V _{IH}	"H" input voltage, X _{IN}	0.8V _{CC}		V _{CC}	V	
V _{IH}	"H" input voltage, D ₀ ~D ₇	0.45V _{CC}		Vcc	V	
VIL	"L" input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , R ₀ ~R ₃ , CNV _{SS}	0		0.2V _{CC}	٧	
V _{IL}	"L" input voltage, CNTR, INT	0		0.2V _{CC}	٧	
V _{IL}	"L" input voltage, RESET	0		0.12V _{CC}	V	
VIL	"L" input voltage, X _{IN}	0		0.2V _{CC}	V	
VIL	"L" input voltage, D ₀ ~D ₇	0		0.15V _{CC}	V	
f _(×IN)	Internal clock oscillating frequency			4	MHz	

Note 1: "H" input voltage of up to 12V is permissible for ports P0, P1 and P2 as well as CNTR and INT.

$\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 5 \text{V} \pm 5 \text{\%}, \, v_{ss} = 0 \text{V}, \, f_{(x_{in})} = 4 \text{MHz, unless otherwise noted})$

0	Description	T		Unit		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{OH}	"H" output voltage, P3 ₀ ~P3 ₇	$V_{CC} = 5V$, $T_a = 25^{\circ}C$ $I_{OH} = -10$ mA	3			٧
V _{OH}	"H" output voltage, φ, R/W, CE, RESET _{OUT} , A ₀ ~A ₁₂	$V_{CC} = 5V$, $T_a = 25^{\circ}C$ $I_{OH} = -2.5 \text{mA}$	3			Ņ
V _{OL}	"L" output voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $R_0 \sim R_3$, CNTR	$V_{CC} = 5V$, $T_a = 25^{\circ}C$ $I_{OL} = 10 \text{mA}$			2	٧
V _{OL}	"L" output voltage, φ, R/W, CE, RESET _{OUT} , $A_0 \sim A_{12}.$	$V_{CC} = 5V, T_{a} = 25^{\circ}C$ $I_{OL} = 5mA$			2	٧
$V_{T+}-V_{T-}$	Hysteresis, CNTR, INT	V _{cc} = 5V, T _a = 25°C	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis, RESET	$V_{CC} = 5V, T_{a} = 25^{\circ}C$		0.5	0.7	V
$V_{T+}-V_{T-}$	Hysteresis, X _{IN}	V _{cc} = 5V, T _a = 25℃	0.1		0.5	V
I _{IL}	Input leak current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , INT, CNTR	$V_{CC} = 5V, T_{a} = 25^{\circ}C$ $0 \le V_{I} \le 12V$	-12		12	μΑ
I _{IL}	Input leak current, P3 ₀ ~P3 ₇ , R ₀ ~R ₃ , CNV _{SS} , RESET, X _{IN} , D ₀ ~D ₇	$V_{CC} = 5V, T_{a} = 25^{\circ}C$ $0 \le V_{i} \le 5V$	-5		5	μΑ
Icc	Supply current	V _{CC} = 5V, T _a = 25°C Connect P3 ₀ ~ P3 ₇ to V _{CC} , open the output pin, and connect the input pin and input/output pin, other than P3 ₀ ~P3 ₇ , to V _{SS} .		3	6.	mA

MITSUBISHI MICROCOMPUTERS

M50742-PGYS

PIGGYBACK for M50742-XXXSP, M50708-XXXSP

DESCRIPTION

The M50742-PGYS is an EPROM mounted-type microcomputer employing a silicon gate CMOS process and was designed for developing programs for single-chip, 8-bit microcomputers M50742-XXXSP/M50708-XXXSP. The M50742-PGYS, being housed in a piggyback-type 64-pin shrink DIP, is compatible with the M50742-XXXSP/M50708-XXXSP.

There is a 28-pin socket on the upper surface so that the M5L2764K or the M5L27128K EPROM may be used.


The M50742-PGYS simplifies the development of programs for the M50742-XXXSP/M50708-XXXSP and is excellent for making prototypes.

DISTINCTIVE FEATURES

- Differences with the M50742-XXXSP/M50708-XXXSP are:
- (1) ROMIess, EPROM is attached externally
- (2) Suitable EPROM is the M5L2764K or the M5L27128K.

APPLICATION

Development of programs for VCR, tuners, and audio equipment.





MITSUBISHI MICROCOMPUTERS M50742-PGYS

PIGGYBACK for M50742-XXXSP, M50708-XXXSP

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V±5% to V _{CC} , and 0V to V _{SS} .
CNVss	CNV _{SS}		This is usually connected to V _{SS} .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
XIN	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock
X _{OUT}	Clock output	Output	source should be connected the X _{IN} pin and the X _{OUT} pin should be left open.
φ	Timing output	Output	This is the timing output pin.
CNTR	Timer I/O	1/0	This is an I/O pin for the timer X.
ĪNT ₁	Interrupt input	Input	This is the highest order interrupt input pin.
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open drain.
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. When serial I/O is used, P3 ₇ , P3 ₅ , P3 ₅ , and P3 ₄ work as $\overline{S_{RDY}}$, CLK, S_{OUT} , and S_{IN} pins, respectively. Also P3 ₃ and P3 ₂ work as CNTR pin and the lowest order interrupt input pin ($\overline{INT_2}$), respectively.
P4 ₀ ~P4 ₇	I/O port P4	1/0	Port P4 is an 8-bit I/O port and has basically the same functions as port P0, but the output structure is P-channel open drain.
P5 ₀ ~P5 ₇	Input port P5	Input	Port P5 is an 8-bit input port.
P6 ₀ ~P6 ₇	Output port P6	Output	Port P6 is an 8-bit output port. The output structure is N-channel open drain.
A ₀ ~A ₁₃	Output port A	Output	Port A is for addresses to an EPROM mounted on the top of the package.
D ₀ ~D ₇	Input port D	Input	Port D is for input data from an EPROM mounted on the top of the package.



PIGGYBACK for M50742-XXXSP, M50708-XXXSP

EXPLANATION OF FUNCTION BLOCK OPERATION

The differences between the M50742-PGYS and the M50742-XXXSP/M50708-XXXSP are explained below. As all other points are the same, only the differences are explained.

MEMORY

The memory map is shown in Figure 1. Instead of an internal ROM, an EPROM is mounted. The address of EPROM is E000₁₆ to FFFF₁₆, having 8K bytes. Other than this, the M50742-PGYS has the same functions as the M50742-XXXSP/M50708-XXXSP have.




Fig.1 Memory map

PROCESSOR MODE

External memory area differs from the M50742-XXXSP/M50708-XXXSP only in the memory expanding mode of the processor mode. Figure 2 shows the external memory area when the M50742-PGYS is in the memory expanding mode. All other processor modes are identical to those of the M50742-XXXSP/M50708-XXXSP.




Fig.2 Memory map in memory expanding mode

PRECAUTION FOR USE

- (1) When developing programs with the M50742-PGYS use the ROM area from F000₁₆ to FFFF₁₆ as the capacity of the M50742-XXXSP/M50708-XXXSP ROM is 4k bytes
 - (In the case of the M5L2764K and the M5L27128K use the areas from 1000_{16} to $1FFF_{16}$ and from 3000_{16} to $3FFF_{16}$, respectively.)
- (2) The M50742-PGYS has no options as the M50742-XXXSP/M50708-XXXSP.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage		−0.3~7	V
V ₁	Input voltage RESET, X _{IN} , D ₀ ~D ₇		−0.3~7	٧
Vı	Input voltage P4 ₀ ~P4 ₇		-0.3~V _{cc} +0.3	٧
Vı	Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , INT ₁	With respect to V _{SS} pin.	-0.3~11	V
Vı	Input voltage CNV _{SS}	Output transistor off.	-0.3~13	V
Vo	Output voltage P40~P47, XOUT, \$\phi\$, A0~A13		$-0.3 \sim V_{cc} + 0.3$	٧
V _o	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P6 ₀ ~P6 ₇		-0.3~11	V
Pd	Power dissipation	T _a = 25℃	1000	mW
Topr	Operating temperature		-10~70	°C
Tstg	Storage temperature		−40~125	°C

PIGGYBACK for M50742-XXXSP. M50708-XXXSP

RECOMMENDED OPERATING CONDITIONS ($T_a = -10 \sim 70^{\circ}C$, $V_{oc} = 5V \pm 5\%$, unless otherwise noted)

Cumah al	Parameter		Limits			
Symbol			Nom.	Max.	Unit	
V _{cc}	Supply voltage	4. 75	5	5. 25	V	
V _{SS}	Supply voltage		0	1.	V	
	"H" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇					
V _{IH}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇	0.8V _{CC}		Vcc	V	
	INT1, RESET, XIN, CNVSS					
V _{IH}	"H" input voltage D ₀ ~D ₇	0.45V _{CC}	-	Vcc	V	
	"L" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇					
VIL	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇	0		0.2V _{CC}	V	
	INT ₁ , CNV _{SS}					
V _{1L}	"L" input voltage RESET	0		0.12V _{CC}	V	
V _{IL}	"L" input voltage X _{IN}	0		0.16V _{cc}	V	
V _{IL}	"L" input voltage D ₀ ~D ₇	0		0.15V _{cc}	٧	
	"L" peak output current P00~P07, P10~P17					
lo _L (peak)	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			- 10	mΑ	
	P6 ₀ ~P6 ₇					
	"L" average output current P00~P07, P10~P17					
	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			5	mA	
l _{OL} (avg)	P6 ₀ ~P6 ₇			3	IIIA	
	(Note 1)					
I _{OH} (peak)	"H" peak output current P4 ₀ ~P4 ₇ ,			-10	mA	
I _{OH(avg)}	"H" average output current P40~P47, (Note 1)			- 5	mA	
f _(XIN)	Internal clock oscillating frequency			4	MHz	

Note 1: The average values of output currents $I_{OL(avg)}$, $I_{OH(avg)}$ are the average values taken over a period of 100ms.

2: Ports P0, P1, P2, P3, P5, and $\overline{INT_1}$ can be input with high-level voltages up to 9V.

ELECTRICAL CHARACTERISTICS ($v_{cc} = 5v$, $v_{ss} = 0v$, $\tau_a = 25^{\circ}$ C, $f_{(X_{IN})} = 4$ MHz, unless otherwise noted)

Symbol	Parameter	Test conditions				
		rest conditions	Min.	Тур.	Max.	Unit
V _{OH}	"H" output voltage P40~P47	$I_{OH} = -10 \text{mA}$	3			V
V _{OH}	"H" output voltage φ, A ₀ ~A ₁₃	$I_{OH} = -2.5 \text{mA}$	3			V
V _{OL}	"L" output voltage $P0_0 \sim P0_7, P1_0 \sim P1_7$ $P2_0 \sim P2_7, P3_0 \sim P3_7$ $P6_0 \sim P6_7$	$I_{OL} = 10$ mA			Ź	V
VoL	"L" output voltage φ, A ₀ ~A ₁₃	$I_{OL} = 5mA$			2	V
$V_{T+}-V_{T-}$	Hysteresis P3 ₆	When used as CLK input	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis INT ₁		0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis P3₂	When used as INT ₂ input	0.3		1	٧
$V_{T+}-V_{T-}$	Hysteresis P3 ₃	When used as CNTR input	0.3		, 1	٧
$V_{T+}-V_{T-}$	Hysteresis RESET			0.5	0.7	٧
$V_{T+}-V_{T-}$	Hysteresis X _{IN}		0.1		0.5	V
I _{IL}	"L" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇	$V_1 = 0V$			— 5	μА
I _{IL}	"L" input current P40~P47	V ₁ = 0V			- 5	μА
IIL	"L" input current INT ₁ , RESET, X _{IN} , D ₀ ~D ₇	V ₁ = 0V			- 5	μА
I _{IH}	"H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇	$V_1 = 9V$			9	μА
I _{IH} .	"H" input current P40~P47	V _I = 5V	-		5	μА
l _{iH,}	"H" input current INT ₁ , RESET, X _{IN} , D ₀ ~D ₇	$V_i = 5V$			5	μА
loc .	Supply current	P4 ₀ ~P4 ₇ are connected to V _{CC} ; output pins are open; input and input/output pins other than P4 ₀ ~P4 ₇ are connected to V _{SS} .		3	6	mA

Note 3: Limit the sum $I_{OL(peak)}$ of ports P0, P1, P2, P3, and P6 to less than 80mA.



MITSUBISHI MICROCOMPUTERS

M50743-PGYS

PIGGYBACK for M50743-XXXSP

DESCRIPTION

The M50743-PGYS is an EPROM mounted-type microcomputer employing a silicon gate CMOS process and was designed for developing programs for single-chip, 8-bit microcomputer M50743-XXXSP. The M50743-PGYS, being housed in a piggyback-type 64-pin shrink DIP, is compatible with the M50743-XXXSP.

There is a 28-pin socket on the upper surface so that the M5L2764K or the M5L27128K EPROM may be used.


The M50743-PGYS simplifies the development of programs for the M50743-XXXSP and is excellent for making prototypes.

DISTINCTIVE FEATURES

- Differences with the M50743-XXXSP are:
- (1) ROMIess, EPROM is attached externally
- 2) Suitable EPROM is the M5L2764K or the M5L27128K.

APPLICATION

Development of programs for VCR, tuners, and audio equipment.



MITSUBISHI MICROCOMPUTERS M50743-PGYS

PIGGYBACK for M50743-XXXSP

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V±5% to V _{CC} , and 0V to V _{SS} .
CNVss	CNVss		This is usually connected to V _{SS} .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
XIN	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a
Хоит	Clock output	Output	quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the clock source should be connected the X_{IN} pin and the X_{OUT} pin should be left open.
φ	Timing output	Output	This is the timing output pin.
CNTR	Timer I/O	1/0	This is an output pin for the timer X.
ĪNT ₁	Interrupt input	Input	This is the highest order interrupt input pin.
P0₀~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is CMOS output.
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. When serial I/O is used, P3, P3 ₆ , P3 ₅ , and P3 ₄ work as $\overline{S_{RDY}}$, CLK, S_{OUT} , and S_{IN} pins, respectively. Also P3 ₃ and P3 ₂ work as CNTR pin and the lowest order order interrupt input pin ($\overline{INT_2}$), respectively:
P4 ₀ ~P4 ₇	I/O port P4	1/0	Port P4 is an 8-bit I/O port and has basically the same functions as port P0.
P5 ₀ ~P5 ₇	Input port P5	Input	Port P5 is an 8-bit input port.
P6 ₀ ~P6 ₇	Output port P6	Output	Port P6 is an 8-bit output port. The output structure is CMOS output.
A ₀ ~A ₁₃	Output port A	Output	Port A outputs to the address of the EPROM mounted on top of the package.
D ₀ ~D ₇	Input port D	Input	Port D inputs from the address of the EPROM mounted on top of the package.



PIGGYBACK for M50743-XXXSP

EXPLANATION OF FUNCTION BLOCK OPERATION

The differences between the M50743-PGYS and the M50743-XXXSP are explained below. As all other points are the same, only the differences are explained.

MEMORY

The memory map is shown in Figure 1. Instead of an internal ROM, an EPROM is mounted. The address of EPROM is $E000_{16}$ to $FFFF_{16}$, having 8k bytes. Other than this, the M50743-PGYS has the same functions as the M50743-XXXSP has.




Fig.1 Memory map

PROCESSOR MODE

External memory area differs from the M50743-XXXSP only in the memory expanding mode of the processor mode. Figure 2 shows the external memory area when the M50743-PGYS is in the memory expanding mode. All other processor modes are identical to those of the M50743-XXXSP.




Fig.2 Memory map in memory expanding mode

PRECAUTION FOR USE

When developing programs with the M50743-PGYS, carefully consider the ROM capacity of the M50743-XXXSP. In the case of the M50743-XXXSP, use the ROM area from F000₁₆ to FFFF₁₆.

(In the case of the M5L2764K and the M5L27128K use the areas from 1000_{16} to $1FFF_{16}$ and from 3000_{16} to $3FFF_{16}$, respectively.)

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3~7	V
Vı	Input voltage, RESET, X _{IN} , INT ₁ , P5 ₀ ~P5 ₇ , D ₀ ~D ₇		−0.3~7	V
V _I	Input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇	With respect to V _{SS}	-0.3~V _{cc} +0.3	٧
Vı	Input voltage, CNV _{SS}	With the output transistor isolated.	-0.3~13	٧
Vo	Output voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇ , X _{OUT} , ϕ , A ₀ ~A ₁₃		-0.3~V _{cc} +0.3	٧
Pd	Power dissipation	T _a = 25℃	1000	mW
Topr	Operating temperature		−10~70	°C
Tstg	Storage temperature		−40~125	°C



PIGGYBACK for M50743-XXXSP

RECOMMENDED OPERATING CONDITIONS ($V_{cc}=5V\pm5\%$, $T_a=-10\sim70^{\circ}C$ unless otherwise noted)

Symbol	Parameter		Limits			
Symbol	Parameter	Min.	Nom.	Max.	Unit	
V _{cc}	Supply voltage	4. 75	5	5. 25	V	
V _{SS}	Supply voltage		0		٧.	
	"H" input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇					
VIH	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇	0.8V _{CC}		Vcc	v	
	INT ₁ , RESET, X _{IN} , CNV _{SS}					
V _{IH}	"H" input voltage, D ₀ ~D ₇	0.45V _{CC}		Vcc	٧	
	"L" input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇					
VIL	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇	0		0.2V _{CC}	V	
	INT ₁ , CNV _{SS}	-				
VIL	"L" input voltage, RESET	0		0.12V _{CC}	٧	
VIL	"L" input voltage, X _{IN}	0		0.16V _{CC}	٧	
VIL	"L" input voltage, D ₀ ~D ₇	0		0.15V _{CC}	٧	
	"L" peak output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇					
lou(peak)	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			10	mΑ	
	P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇					
	"L" average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇					
	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			5	mA	
l _{oL(avg)}	P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇			"	IIIA	
	(Note 1)					
	"H" peak output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇					
I _{он(peak)}	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			-10	mA	
	P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇					
	"H" average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇					
	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			-5	mA	
I _{OH} (avg)	P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇			-5	IIIA	
	(Note 1)					
f _(XIN)	Internal clock oscillating frequency			8	MHz	

Note 1: The average output currents I_{OL(avg)} and I_{OH(avg)} are the average value of a period of 100ms.

'2: Do not allow the combined current of the fllowing ports to exceed stated values.

I_{OL(peak)} of P0, P1, P2, P3, P4 and P6 not to exceed 80mA.

I_{OH(peak)} of P2 not to exceed 50mA.

I_{OH(peak)} of P3, P4 and P6 not to exceed 30mA.

$\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \; \; (\texttt{T}_{a} = 25 \, \texttt{C}, \, \texttt{V}_{\text{CC}} = 5 \, \texttt{V}, \, \texttt{V}_{\text{SS}} = 0 \, \texttt{V}, \, \texttt{f}_{(\texttt{X}_{\text{IN}})} = 8 \, \text{MHz, unless otherwise noted})$

0	Descriptor	TAdistan-		Unit		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Ojiit
V _{OH}	"H" output voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$ $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P6_0 \sim P6_7$	$I_{OH} = -10 \text{mA}$	3			v .
V _{OH}	"H" output voltage, φ, A ₀ ~A ₁₃	$I_{OH} = -2.5 \text{mA}$	3			V
V _{OL}	"L" output voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$ $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P6_0 \sim P6_7$	I _{OL} = 10mA		-	2	٧
VoL	"L" output voltage, ϕ , $A_0 \sim A_{13}$	$I_{OL} = 5mA$			2	V
V _{T+} -V _{T-}	Hysteresis, P3 ₆	When used as CLK input	0.3		1.	٧
$V_{T+}-V_{T-}$	Hysteresis, INT ₁		0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis, P3 ₂	When used as INT ₂ input	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis, P3 ₃	When used as CNTR input	0.3		1	٧
$V_{T+}-V_{T-}$	Hysteresis, RESET			0.5	0.7	V
$V_{T+}-V_{T-}$	Hysteresis, X _{IN}		0.1		0.5	٧ .
IIL	"L" input current $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$ $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P5_0 \sim P5_7$ $P6_0 \sim P6_7$, $\overline{INT_1}$, \overline{RESET} , X_{IN} $D_0 \sim D_7$	$V_1 = 0V$			- 5	μΑ
I _{IH}	"H" input current $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$ $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P5_0 \sim P5_7$ $P6_0 \sim P6_7$, \overline{INT}_1 , \overline{RESET} , X_{IN} $D_0 \sim D_7$	$V_1 = 5V$			5	μΑ
loc	Supply current	Output pins opened, input and input/output pins at V_{SS} and a square wave input at X_{IN} .		6	12	mA

MITSUBISHI MICROCOMPUTERS

M50745-PGYS

PIGGYBACK for M50745-XXXSP

DESCRIPTION

The M50745-PGYS is an EPROM mounted-type microcomputer employing a silicon gate CMOS process and was designed for developing programs for single-chip, 8-bit microcomputer M50745-XXXSP. The M50745-PGYS, being housed in a piggyback-type 64-pin shrink DIP, is compatible with the M50745-XXXSP.

There is a 28-pin socket on the upper surface so that the M5L2764K or the M5L27128K EPROM may be used.


The M50745-PGYS simplifies the development of programs for the M50745-XXXSP and is excellent for making prototypes.

DISTINCTIVE FEATURES

- Differences with the M50745-XXXSP are:
- (1) ROMIess. EPROM is attached externally
- 2) Suitable EPROM is the M5L2764K or the M5L27128K.

APPLICATION

Development of programs for VCR, tuners, and audio equipment.





M50745-PGYS

PIGGYBACK for M50745-XXXSP

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{cc} V _{ss}	Supply voltage		Power supply inputs 5V \pm 5% to V _{CC} , and 0V to V _{SS} .
CNV _{ss}	CNV _{SS}		This is usually connected to V _{SS} .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a
X _{OUT}	Clock output	Output	quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the clock source should be connected the X_{IN} pin and the X_{OUT} pin should be left open.
φ	Timing output	Output	This is the timing output pin.
CNTR	Timer I/O	1/0	This is an output pin for the timer X.
ĪNT ₁	Interrupt input	Input	This is the highest order interrupt input pin.
ĪNT ₂	Interrupt input	Input	This is the lowest order interrupt input pin.
P0 ₀ ∼P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open drain.
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. When serial I/O is used, P3 ₇ , P3 ₅ , P3 ₅ , and P3 ₄ work as $\overline{S_{RDY}}$, CLK, S _{OUT} , and S _{IN} pins, respectively.
P4 ₀ ~P4 ₇	I/O port P4	1/0	Port P4 is an 8-bit I/O port and has basically the same functions as port P0, but the output structure is P-channel open drain.
P5 ₀ ~P5 ₇	Input port P5	Input	Port P5 is an 8-bit input port.
RESET _{OUT}	Reset output	Output	This pin outputs the reset signal for peripheral devices.
A ₀ ~A ₁₃	Output port A	Output	Port A outputs to the address of the EPROM mounted on top of the package.
D ₀ ~D ₇	Input port D	Input	Port D inputs from the address of the EPROM mounted on top of the package.



PIGGYBACK for M50745-XXXSP

EXPLANATION OF FUNCTION BLOCK OPERATION

The differences between the M50745-PGYS and the M50745-XXXSP are explained below. As all other points are the same, only the differences are explained.

MEMORY

The memory map is shown in Figure 1. Instead of an internal ROM, an EPROM is mounted. The address of EPROM is $E000_{16}$ to $FFFF_{16}$, having 8K bytes. Other than this, the M50745-PGYS has the same functions as the M50745-XXXSP has




Fig.1 Memory map

PIGGYBACK for M50745-XXXSP

PROCESSOR MODE

External memory area differs from the M50745-XXXSP only in the memory expanding mode of the processor mode. Figure 2 shows the external memory area when the M50745-PGYS is in the memory expanding mode. All other processor modes are identical to those of the M50745-XXXSP.




Fig.2 Memory map in memory expanding mode

PRECAUTION FOR USE

 When developing programs with the M50745-PGYS, carefully consider the ROM capacity of the M50745-YYYSP

In the case of the M50745-XXXSP, use the ROM area from E800₁₆ to FFFF₁₆.

(In the case of the M5L2764K and the M5L27128K use the areas from 0800_{16} to $1FFF_{16}$ and from 2800_{16} to $3FFF_{16}$, respectively.)

(2) The M50745-PGYS has no options as the M50745-XXXSP.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3~7	V
Vı	Input voltage, RESET, X _{IN} , D ₀ ~D ₇		−0.3~7	V
Vı	Input voltage, P4 ₀ ~P4 ₇	·	-3.0~V _{cc} +0.3	٧
	Input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇			
V_{l}	$P3_0 \sim P3_7$, $P5_0 \sim P5_7$, CNTR, $\overline{INT_1}$, $\overline{INT_2}$,	With respect to V _{SS}	-0.3~13	V
	CNVss	With the ottput transistor isolated.		
V _o	Output voltage, P4 ₀ ~P4 ₇ , X _{OUT} , ϕ , RESET _{OUT} , A ₀ ~A ₁₃		-0.3~V _{cc} +0.3	V
Vo	Output voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ CNTR		-0.3~13	V
Pd	Power dissipation	T _a = 25℃	1000	mW
Topr	Operating temperature		−10~70	°°
Tstg	Storage temperature		-40~125	° °C



PIGGYBACK for M50745-XXXSP

RECOMMENDED OPERATING CONDITIONS ($V_{cc}=5V\pm5\%$, $T_a=-10\sim70^{\circ}$ C unless otherwise noted)

			Limits		
Symbol	Parameter	Min.	Nom.	Max.	Unit
Vcc	Supply voltage	4. 75	5	5. 25	٧
V _{ss}	Supply voltage		. 0	100	V
V _{IH}	"H" input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ , CNTR, INT ₁ , INT ₂ , RESET, X _{IN} , CNV _{SS}	0.8V _{CC}		Vcc	V
V _{IH}	"H" input voltage, D ₀ ~D ₇	0.45V _{cc}		Vcc	V
VIL	"L" input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ , CNTR, INT ₁ , INT ₂ , CNV _{SS}	0		0. 2V _{CC}	٧
VIL	"L" input voltage, RESET	0		0.12V _{CC}	V .
V _{IL}	"L" input voltage, X _{IN}	0		0.16V _{cc}	٧
VIL	"L" input voltage, D ₀ ~D ₇	0		0.15V _{CC}	V
f _(XIN)	Internal clock oscillating frequency			4	MHz

Note 1 : A high-level input voltage of up to +12V may be applied to ports P0, P1, P2, P3, P5, CNTR, INT, and INT₂.

ELECTRICAL CHARACTERISTICS ($T_a = 25^{\circ}C$, $V_{cc} = 5V$, $V_{ss} = 0V$, $f_{(x_{in})} = 4MHz$, unless otherwise noted)

Symbol	Parameter	Ttdial		11-14		
		Test conditions	Min.	Тур.	Max.	Unit
V _{OH}	"H" output voltage, P40~P47	$I_{OH} = -10$ mA	3			٧
V _{OH}	"H" output voltage, φ, RESET _{OUT} , A ₀ ~A ₁₃	I _{OH} = -2.5mA	. 3			V
V _{OL}	"L" output voltage, P0 ₀ ~ P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , CNTR	I _{OL} = 10mA			2	V
VoL	"L" output voltage, φ, RESET _{OUT} , A ₀ ~A ₁₃	I _{OL} = 5mA			2	V
$\overline{v_{\text{T+}}-v_{\text{T-}}}$	Hysteresis, P3 ₆	When used as a CLK input	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis, CNTR, INT ₁ , INT ₂		0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis, RESET			0.5	0.7	V
$V_{T+}-V_{T-}$	Hysteresis, X _{IN}		0.1		0.5	٧
I _{IL}	"L" input current $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P5_0 \sim P5_7$	V _i = 0V			-5	μΑ
I _{IL}	"L" input current P4 ₀ ~P4 ₇	$V_1 = 0V$			-5	μА
I _{IL}	"L" input current CNTR, INT ₁ , INT ₂ , RESET, X _{IN} , D ₀ ~D ₇	$V_i = 0V$			-5	μΑ
l _{iH}	"H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇	V ₁ = 12V			12	μΑ
I _{IH}	"H" input current P40~P47	$V_1 = 5V$			5	μΑ
I _{IH}	"H" input current CNTR, INT ₁ , INT ₂ , RESET, X _{IN} , D ₀ ~D ₇	V _I = 5V			5	μΑ
,		$P4_0 \sim P4_7$ at V_{CC} , output pins opened, and				
loc	Supply current	input and input/output pins other than P4 ₀ ~		3	6	mA
		P4 ₇ at V _{SS} .		1		

MITSUBISHI MICROCOMPUTERS

M50752-PGYS

PIGGYBACK for M50752-XXXSP. M50757-XXXSP

DESCRIPTION

The M50752-PGYS is an EPROM mounted-type micro-computer employing a silicon gate CMOS process and was designed for developing programs for single-chip, 8-bit microcomputers M50757-XXXSP/M50752-XXXSP. The M50752-PGYS, being housed in a piggyback-type 52-pin shrink DIP, is compatible with the M50752-XXXSP.

There is a 28-pin socket on the upper surface so that the M5L2732K or the M5L2764K EPROM may be used.


The M50752-PGYS simplifies the development of programs for the M50757-XXXSP/M50752-XXXSP and is excellent for making prototypes.

DISTINCTIVE FEATURES

- Differences with the M50752-XXXSP/M50757-XXXSP are:
- (1) ROMIess, EPROM is attached externally
- (2) Suitable EPROM is the M5L2732K or the M5L2764K.

APPLICATION

Development of programs for VCR, tuners, and audio equipment.



PIGGYBACK for M50752-XXXSP, M50757-XXXSP

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V \pm 10% to V $_{\text{CC}},$ and 0V to V $_{\text{SS}}.$
CNVss	CŅV _{SS}		This is usually connected to V _{SS} .
V _P	Pull-down voltage	Input	This is the input voltage pin for the pull-down transistor of ports P1, P3, P2 ₆ and P2 ₇ .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, a resistor is connected between the X _{IN} and X _{OUTS} or the X _{OUTF} pins. If an external clock is used, the clock source should be connected to the X _{IN} pin and the X _{OUTS} and X _{OUTF} pins should be left open.
X _{OUTS}	Clock output	Output	This is output pin from internal clock generating circuit. The generating frequency can be controlled by connecting a resistor between this pin and $X_{\rm IN}$ pin.
X _{OUTF}	Clock output	Output	This is output pin from internal clock generating circuit. The generating frequency can be controlled by connecting a resistor between this pin and X _{IN} pin.
φ	Timing output	Output	This is the timing output pin.
X _{CIN}	Clock I/O for timer X	Input	These are I/O pins of the clock oscillating circuit for the timer X. To control generating frequency, an exter- nal ceramic or a quartz crystal oscillator is connected between the X _{CIN} pin and X _{COUT} pin.
Хсоит	-	Output	That detailed is a quarte dijudal desimater to connected between the Agriphic and Agon pin.
ĪNT ₁	Interrupt input	Input	This is the lowest order interrupt input pin.
ĪNT ₂	Time output or interrupt input	1/0	This is in common with an output for the time X and an interrupt input pin.
$R_0 \sim R_3$	Input port R	Input	Port R is a 4-bit input port.
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open drain.
P1 ₀ ~P1 ₇	Output port P1	Output	Port P1 is an 8-bit output port. The output structure is P-channel open drain.
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. For $P2_6$ and $P2_7$ pins, output structure is P-channel open drain, and a pull-down transistor is built in between the V_P pin.
P3 ₀ ~P3 ₇	Output port P3	Output	Port P3 is an 8-bit output port and has basically the same functions as port P1.
A ₀ ~A ₁₂	Output port A	Output	Port A outputs the address of the EPROM loaded on the top side of the package.
D ₀ ~D ₇	Input port D	Input	Port D takes the input data from the EPROM loaded on the top side of the package.



PIGGYBACK for M50752-XXXSP, M50757-XXXSP

EXPLANATION OF FUNCTION BLOCK OPERATION

The differences between the M50752-PGYS and the M50757-XXXSP/M50752-XXXSP are explained below. As all other points are the same, only the differences are explained.

MEMORY

The memory map is shown in Figure 1. Instead of an internal ROM, an EPROM is mounted. The address of EPROM is 0100₁₆ to 1FFF₁₆, having 7936 bytes. Other than this, the M50752-PGYS has the same functions as the M50752-XXXSP has. Actually, ROM area depends on EPROM capacity.




Fig.1 Memory map

PROCESSOR MODE

External memory area differs from the M50757-XXXSP/M50752-XXXSP only in the memory expanding mode of the processor mode. Figure 2 shows the external memory area when the M50752-PGYS is in the memory expanding mode. All other processor modes are identical to those of the M50757-XXXSP/M50752-XXXSP.




Fig.2 Memory map in memory expanding mode

PRECAUTION FOR USE

- (1) Because of the loading of the EPROM, the external dimensions differ from those of the M50757-XXXSP/ M50752-XXXSP, being 19.0 × 50.8mm. Lower pin measurements are the same.
- (2) When developing programs with the M50752-PGYS, carefully consider the ROM capacity of the M50757-XXXSP/M50752-XXXSP.

In the case of the M50757-XXXSP, use the ROM area from 1400_{16} to $1FFF_{16}$.

(In the case of the M5L2732K use the areas from 0400_{16} to $0FFF_{16}$.)

In the case of the M50752-XXXSP, use the ROM area from 1000_{16} to $1FFF_{16}$.

(In the case of the M5L2732K use the areas from $0000_{16}\ to\ 0FFF_{16}.)$



MITSUBISHI MICROCOMPUTERS M50752-PGYS

PIGGYBACK for M50752-XXXSP, M50757-XXXSP

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3~7	V
V _P	Supply voltage		V _{cc} -35~V _{cc} +0.3	V
Vı	Input voltage R ₀ ~R ₃ , CNV _{SS} , RESET, X _{IN} , X _{CIN} , D ₀ ~D ₇		−0 . 3~7	V
Vı	Input voltage INT ₁ , INT ₂ , P0 ₀ ~P0 ₇ , P2 ₀ ~P2 ₅	Measured using V _{SS} as standaard.	-0.3~13	V
Vo	Output voltage X _{OUTF} , X _{OUTS} , X _{COUT} , φ, A ₀ ~A ₁₂	Output transistor is interrupted.	-0.3~V _{cc} +0.3	V
Vo	Output voltage INT ₂ , P0 ₀ ~P0 ₇ , P2 ₀ ~P2 ₅		-0.3~13	V
Vo	Output voltage P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ , P2 ₆ , P2 ₇		V _{cc} -35~V _{cc} +0.3	V
Pd	Power consumption	Ta=25℃	1000	mW
Topr	Operating temperature		-10~70	°C
T _{stq}	Storage temperature		−40~125	°C

RECOMMENDED OPERATING CONDITIONS ($T_a = -10 \sim 70^{\circ}$ C and $V_{CC} = 5V \pm 5\%$ unless otherwise noted)

Symbol	Parameter		11-14		
	Parameter		Nom.	Max.	Unit
Vcc	Supply voltage	4. 75	. 5	5. 25	V
V _P	Supply voltage	V _{cc} -33		V _{CC}	V
Vss	Supply voltage		0		٧
V_{IH}	"H" Input voltage R ₀ ~R ₃	0.4V _{cc}		. V _{CC}	٧.
V _{IH}	"H" Input voltage RESET	0.8V _{cc}		V _{CC}	٧
V_{IH}	"H" Input voltage CNV _{SS} , X _{IN} , X _{CIN}	0.8V _{cc}		V _{cc}	V
V _{IH}	"H" Input voltage INT ₁ , INT ₂ , P0 ₀ ~P0 ₇ , P2 ₀ ~P2 ₅	0.8V _{cc}		Vcc	V
V_{iH} .	"H" Input voltage D ₀ ~D ₇	0.45V _{CC}		Vcc	V
VIL	"L" Input voltage R ₀ ~R ₃ , X _{IN} , X _{CIN}	0		0.12V _{CC}	٧
V_{iL}	"L" Input voltage RESET	0		0.12V _{CC}	V
VIL	"L" Input voltage CNV _{SS} , INT ₁ , INT ₂ , P0 ₀ ~P0 ₇ , P2 ₀ ~P2 ₅	. 0		0.2V _{cc}	V
VIL	"L" Input voltage D ₀ ~D ₇	0		0.15V _{CC}	V
f _(XIN)	Internal clock oscillating frequency			4	MHz

$\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \; (\text{V}_{\text{CC}} = 5\text{V} \pm 5\%, \text{V}_{\text{SS}} = 0\text{V}, \text{ and } f_{(\text{X}_{\text{IN}})} = 4\text{MHz unless otherwise noted})$

Symbol	2		Limits			11.7
	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{OH}	Output voltage P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ , P2 ₆ , P2 ₇	$V_{CC} = 5V$, $T_a = 25^{\circ}C$ $I_{OH} = -12mA$	3			٧
V _{OH}	Output voltage, ϕ , $A_0 \sim A_{12}$	$V_{CC} = 5V$, $T_a = 25^{\circ}C$ $I_{OH} = -2.5 \text{mA}$	3			V
VoL	Output voltage INT ₂ , P0 ₀ ~ P0 ₇ , P2 ₀ ~P2 ₅	V _{CC} =5V, T _a =25°C I _{OL} =10mA			2	V
V _{OL}	Output voltage ϕ , $A_0 \sim A_{12}$	$V_{CC} = 5V, T_a = 25^{\circ}C$ $I_{OL} = 5mA$			2	V
$V_{T+}-V_{T-}$	Hysteresis INT ₁ , INT ₂	V _{CC} =5V, T _a =25°C	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis RESET	V _{CC} =5V, T _a =25℃		0.4	0.7	V
I _{tL}	Input leak current P0~P3, CNV _{SS} , RESET, X _{IN} , X _{CIN}	V _{CC} =5V, T _a =25°C 0≤V ₁ ≤5V	-5		5	μΑ
I _{IL}	Input current INT ₁ , INT ₂ , D ₀ ~D ₇ , P0 ₀ ~P0 ₇ , P2 ₀ ~P2 ₅	V _{CC} =5V, T _a =25°C 0≤V ₁ ≤5V	-5		5	μА
IIL	Input leak current P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ , P2 ₆ , P2 ₇	V _{cc} =5V, T _a =25°C V _{cc} -33V≤V _i ≤V _{cc}	-33		33	μΑ
lcc	Supply current	V _{CC} =5V, T _a =25°C P2 ₆ and P2 ₇ are V _{CC} , output pins are left open Input and I/O pins except P2 ₆ and P2 ₇ are V _{SS}		3	6	mA

MITSUBISHI MICROCOMPUTERS

M50753-PGYS

PIGGYBACK for M50753-XXXSP

DESCRIPTION

The M50753-PGYS is an EPROM mounted-type microcomputer employing a silicon gate CMOS process and was designed for developing programs for single-chip, 8-bit microcomputers M50753-XXXSP. The M50753-PGYS, being housed in a piggyback-type 64-pin shrink DIP, is compatible with the M50753-XXXSP.

There is a 28-pin socket on the upper surface so that the M5L2764K or the M5L27128K EPROM may be used.


The M50753-PGYS simplifies the development of programs for the M50753-XXXSP and is excellent for making prototypes.

DISTINCTIVE FEATURES

- Differences with the M50753-XXXSP are:
- (1) ROMIess. EPROM is attached externally
- 2) Suitable EPROM is the M5L2764K or the M5L27128K.

APPLICATION

Development of programs for VCR, tuners, and audio equipment.



MITSUBISHI MICROCOMPUTERS M50753-PGYS

PIGGYBACK for M50753-XXXSP

PIN DESCRIPTION

Pin -	Name	Input/ Output	Functions	
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V \pm 5% to V _{CC} , and 0V to V _{SS} .	
CNVss	CNV _{SS}		This is usually connected to V _{SS} .	
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal vaconditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be matained for the required time.	
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramiquartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the source should be connected to the X_{IN} pin and the X_{OUT} pin should be left open.	
X _{out}	Clock output	Output		
φ, 2φ	Timing output	Output	This is the timing output pin.	
CNTR	Timer I/O	1/0	This is an I/O pin for the timer X.	
ĪNT ₁	Interrupt input	Input	This is the highest order interrupt input pin.	
ĪNT ₂	Interrupt input	Input	This is the lowest order interrupt input pin.	
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open drain.	
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.	
P.2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.	
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. When serial I/O is used, P3 ₅ , P3 ₅ , and P3 ₄ work as $\overline{S_{ADY}}$, CLK, S_{OUT} , and S_{IN} pins, respectively.	
P4 ₀ ~P4 ₃	I/O port P4	1/0	Port P4 is an 4-bit I/O port and has basically the same functions as port P0.	
P5 ₀ ~P5 ₇	Input port P5	Input	Port P5 is an 8-bit input port.	
PWM	PWM output	Output	This is output pin from the pulse width modulator. The output structure is N-channel open drain.	
RESETOUT	Reset output	Output	This pin outputs the reset signal for peripheral devices.	
IN0~IN7	Analog input port IN	Input	This is an 8-bit analog input port for the A-D converter, and can be used as normal input port.	
V _{REF}	Reference voltage input	Input	This is the reference voltage input pin the for the A-D converter.	
AV _{CC}	Voltage input for A-D		This is the power supply input pin for the A-D converter.	
ΛV _{ss} ,	Voltage input for A-D		This is GND input pin for the A-D or D-A converter.	
A ₀ ~A ₁₃	Output port A	Output	Port A carries the output address to the EPROM loaded on the top side of the package.	
D ₀ ~D ₇	Input port D	Input	Port D takes the input data from the EPROM loaded on the top side of the package.	



EXPLANATION OF FUNCTION BLOCK OPERATION

The differences between the M50753-PGYS and the M50753-XXXSP are explained below. As all other points are the same, only the differences are explained.

MEMORY

The memory map is shown in Figure 1. Instead of an internal ROM, an EPROM is mounted. The address of EPROM is E000₁₆ to FFFF₁₆, having 8K bytes. Other than this, the M50753-PGYS has the same functions as the M50753-XXXSP has.




Fig.1 Memory map

PIGGYBACK for M50753-XXXSP

PROCESSOR MODE

External memory area differs from the M50753-XXXSP only in the memory expanding mode of the processor mode. Figure 2 shows the external memory area when the M50753-PGYS is in the memory expanding mode. All other processor modes are identical to those of the M50753-XXXSP.




Fig.2 Memory map in memory expanding mode

PRECAUTION FOR USE

 When developing programs with the M50753-PGYS, carefully consider the ROM capacity of the M50753-XXXSP

In the case of the M50753-XXXSP, use the ROM area from E800₁₆ to FFFF₁₆.

(In the case of the M5L2764K and the M5L27128K use the areas from 0800_{16} to $1FFF_{16}$ and from 2800_{16} to $3FFF_{16}$ respectively.)

(2) The M50753-PGYS has no options as the M50753-XXXSP.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3~7	V
Vı	Input voltage RESET, X _{IN} , D ₀ ~D ₇	1	-0.3~7	٧
V _I	Input voltage IN ₀ ~IN ₇	7	-0.3~V _{cc} +0.3	V
Vi	Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ P4 ₀ ~P4 ₃ , CNTR, INT ₁ , INT ₂ , CNV _{SS}	Measured using V _{ss} as base.	-0.3~13	V
Vo	Output voltage X _{OUT} , φ, 2φ, RESET _{OUT} , A ₀ ~A ₁₃	Output transistor is interrupted.	-0.3~V _{cc} +0.3	V
Vo	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , CNTR, PWM		-0.3~13	v
Pd	Power consumption	T _a = 25℃	1000	mW
Topr	Operating temperature	·	-10~70	°C
Tstq	Storage temperature		-40~125	°C



PIGGYBACK for M50753-XXXSP

RECOMMENDED OPERATING CONDITIONS ($V_{cc}=5V\pm5\%$ and $T_a=-10\sim70\%$ unless otherwise noted)

0	D		Unit		
Symbol	Parameter	Min.	Nom.	Max.	Unit
Včc	Supply voltage	4. 75	5	5. 25	V
V _{ss}	Supply voltage		. 0		V
	"H" Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇				
	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , IN ₀ ~IN ₇	0.00		١.,	V
V _{IH}	CNTR, INT ₁ , INT ₂	0.8V _{CC}		Vcc	V
	RESET, XIN, CNVSS				
V _{IH}	"H" Input voltage D ₀ ~D ₇	0.45V _{CC}		Vcc	V
	"L" Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇				
V_{IL}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , IN ₀ ~IN ₇	0		0.2V _{CC}	· V
	CNTR INT ₁ , INT ₂ , CNV _{SS}			1 [
VIL	"L" Input voltage RESET	0		0.12V _{CC}	V
VIL	"L" Input voltage X _{IN}	0		0.16V _{CC}	V
VIL	"L" Input voltage D ₀ ~D ₇	0		0.15V _{CC}	V
f _(XIN)	Internal clock oscillating frequency			4	MHz

Note 1: "H" input voltage for ports P₀, P₁, P₂, P₃, P₄ and CNTR, $\overline{\text{INT}}_1$ and $\overline{\text{INT}}_2$ is up to 12V.

ELECTRICAL CHARACTERISTICS ($V_{cc}=5V$, $V_{ss}=0V$, $T_a=25^{\circ}C$ and $f_{(x_{IN})}=4MHz$ unless otherwise noted)

Councils and	. Deservator	Test conditions	Limits			Unit
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
V _{OH}	"H" output voltage φ, RESET _{OUT} , A ₀ ~A ₁₃ , 2φ	I _{OH} =-2.5mA	. 3			V
V _{OL}	"L" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , CNTR, P4 ₀ ~P4 ₃ , PWM	I _{OL} =10mA			2	٧
VoL	"L" output voltage φ, RESET _{OUT} , A ₀ ~A ₁₃ , 2φ	I _{OL} =5mA	•		2	V
V _{.T+} -V _{.T-}	Hysteresis P3 ₆	When used as CLK input	0.3		. 1	٧
$V_{T+}-V_{T-}$	Hysteresis CNTR, INT ₁ , INT ₂		0.3		1	٧
$V_{T+}-V_{T-}$	Hysteresis RESET			0.5	0.7	٧
$V_{T+}-V_{T-}$	Hysteresis X _{IN}		0.1		0.5	V
I _{IL}	"L" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , PWM	V _I =0V			-5	μА
I _{IL}	"L" input current IN ₀ ~IN ₇	V _I =0V			-5	μΑ
IIL	"L" input current CNTR, INT ₁ , INT ₂ RESET, X _{IN} , D ₀ ~D ₇	V _I =0V			-5	μА
l _{IH}	"H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , PWM	V ₁ =12V			12	μΑ
l _{IH}	"H" input current IN ₀ ~IN ₇	V _I =5V (when not selected)			5	μA
I _{IH}	"H" input current CNTR, INT ₁ , INT ₂ RESET, X _{IN}	V ₁ =5V			5	μА
I _{IH}	"H" input current V _{REF}	V ₁ =5V	,		5	mA
		The output pin is left open, P0, P1, P2, P3				
Icc	Supply current	and P4 are connected to V _{CC} and all other input and I/O pins are connected to V _{SS} .		3	6	mA.
I _{ACC}	A-D supply current	During A/D converter operation		2.	4	mA

MITSUBISHI MICROCOMPUTERS M50753-PGYS

PIGGYBACK for M50753-XXXSP

$\textbf{A-D CONVERTER} \quad \textbf{CHARACTERISTICS} \quad (V_{\text{CC}} = AV_{\text{CC}} = 5V, \ V_{\text{SS}} = AV_{\text{SS}} = 0V, \ T_{a} = 25^{\circ}\text{C} \ \text{and} \ f_{(X_{\text{IN}})} = 4\text{MHz unless otherwise noted})$

Symbol	Danamatan	Took and distance			Unit	
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
_	Resolution				8.	Bits
	Absolute accuracy	V _{CC} =AV _{CC} =V _{REF} =5. 12V			±3	LSB
	Absolute accuracy	VCC-AVCC-VREF-5. 12V				LSB
R _{LADDER}	Ladder resistance value		1 .			kΩ
t _{CONV}	Conversion time				72	μs
VREF	Reference input voltage				V _{cc}	V
VIA	Analog input voltage				V _{REF}	V

M50931-PGYS

PIGGYBACK for M50930-XXXFP M50931-XXXFP M50932-XXXFP

DESCRIPTION

The M50931-PGYS is an EPROM mounted-type micro-computer which utilizes CMOS technology, and is designed for developing programs for single-chip, 8-bit microcomputers M50930-XXXFP, M50931-XXXFP and the M50932-XXXFP. It is housed in a piggyback-type 80-pin QFP. There is a 32-pin socket on the package.


The M50931-PGYS simplifies the development of programs for the M50930-XXXFP, M50931-XXXFP, and the M50932-XXXFP and is excellent for making prototypes.

DISTINCTIVE FEATURES

 Diffierence with the M50930-XXXFP, M50931-XXXFP and the M50932-XXXFP are:
 ROMIess, EPROM is attached externally.

APPLICATION

Development of programs for office automation equipment, VCR, tuner, audio-visual equipment, and telephone





M50931-PGYS

PIGGYBACK for M50930-XXXFP M50931-XXXFP M50932-XXXFP

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V±5% to V _{CC} , and 0V to V _{SS} .
CNV _{ss}	CNV _{SS}		This is usually connected to V _{SS} .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
XIN	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, an
X _{OUT}	Clock output	Output	external ceramic or a quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the clock source should be connected the X_{IN} pin and the X_{OUT} pin should be left open.
INT ₁	Interrupt input	Input	This is the highest order interrupt input pin.
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is CMOS output.
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.
P3₀~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. When serial I/O is used, P3 ₇ , P3 ₆ , P3 ₅ , and P3 ₄ work as $\overline{S_{RDY}}$, CLK, S_{OUT} , and S_{IN} pins, respectively. Also P3 ₃ , P3 ₂ , P3 ₁ , and P3 ₀ work as timer 3 overflow signal divided by 2 output pin (T), $\overline{INT_2}$ pin, X_{CIN} and X_{COUT} pins, respectively.
P4 ₀ ~P4 ₇	Input port P4	1/0	Port P4 is an 8-bit input port and can be used as segment output pins.
V _{L1} ~V _{L3}	Voltage input for LCD	Input	These are voltage input pins for LCD. Supply voltage as $0V \le V_{L1} \le V_{L2} \le V_{L3} \le V_{CC}$. $0 \sim V_{L3}V$ is supplied to LCD.
COM ₀ ~COM ₃	Common output	Output	These are LCD common output pins. At 1/2 duty, COM ₂ and COM ₃ pins are not used. At 1/3 duty, COM ₃ pin is not used.
SEG ₀ ~SEG ₂₃	Segment output	Output	These are LCD segment output pins.
CNTR	Timer I/O	1/0	This is an output pin for the timer 4 and 5.
A ₀ ~A ₁₃	Output port A	Output	These are for addresses to an EPROM mounted on the package.
D ₀ ~D ₇	Input port D	Input	These are for input data from the EPROM mounted on the package.

PIGGYBACK for M50930-XXXFP.M50931-XXXFP.M50932-XXXFP

EXPLANATION OF FUNCTION BLOCK OPERATION

The differences between the M50931-PGYS and the M50930-XXXFP, M50931-XXXFP and the M50932-XXXFP are noted below. The following explanations apply to the M50931-PGYS. Specification variations for other chips are noted accordingly.

MEMORY

The memory map is shown in Figure 1. The M50931-PGYS is mounted an EPROM instead of an internal ROM. The address of an EPROM is from 1000₁₆ to 3FFF₁₆, and this memory size is 12288 bytes. The memory size of a RAM is 512 bytes as same as the M50931-XXXFP or the M50932-XXXFP has

Other than these, the M50931-PGYS has the same functions as the M50930-XXXFP, M50931-XXXFP or the M50932-XXXFP has.




Fig.1 Memory map.



PIGGYBACK for M50930-XXXFP, M50931-XXXFP, M50932-XXXFP

PROCESSOR MODE

External memory area differs from the M50930-XXXFP, M50931-XXXFP and the M50932-XXXFP in the memory expanding mode. And, external memory area differs from only the M50930-XXXFP in microprocessor mode. External memory map is shown in Figure 2.




Fig.2 Memory map in memory expanding mode and microprocessor mode

PRECAUTION FOR USE

- (1) In case of the MBM27C64-20, the MBM27C64-25, or the MBM27C128-25 EPROM use the following areas (refer to Figure 1):
- For the M50930XXXFP and the M50931-XXXFP, usable ROM area are 3000₁₆~3FFF₁₆.

MBM27C64-20, MBM27C64-25 $^{\circ}$ addresses 1000₁₆ \sim 1FFF₁₆ MBM27C128-25 $^{\circ}$ addresses 3000₁₆ \sim 3FFF₁₆

 \bullet For the M50932-XXXFP, usable ROM area are 2000₁₆ \sim

MBM27C64-20, MBM27C64-25 $^{\circ}$ addresses 0000₁₆ \sim 1FFF₁₆ MBM27C128-25 $^{\circ}$ addresses 2000₁₆ \sim 3FFF₁₆

- (3) The way of mounting an EPROM is shown in Figure 3.



PIGGYBACK for M50930-XXXFP, M50931-XXXFP, M50932-XXXFP




Fig.3 How to mount an EPROM

PIGGYBACK for M50930-XXXFP.M50931-XXXFP.M50932-XXXFP

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage		−0.3~7	V
Vı	Supply voltage for LCD V _{L1} ~V _{L3}		$-0.3 \sim V_{cc} + 0.3$	V
V1 .	Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , X _{IN}		-0.3~V _{cc} +0.3	V
V _I	Input voltage INT ₁ , CNV _{SS}		−0. 3 ~ 7	V
V ₁	Input voltage RESET, CNTR	Output transistor are "off"	−0.3~13	٧
V _o	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , COM ₀ ~COM ₃ , SEG ₀ ~SEG ₃₁ X _{OUT}		-0.3~V _{cc} +0.3	v
Vo	Output voltage CNTR		−0.3~7	V
Pd	Power Dissipation	T _a = 25℃	300	mW
Topr	Operating temperature		− 10 ~ 70	ာ
Tstg	Strage temperature		−40~125	°C

RECOMMENDED OPERATING CONDITIONS $(v_{cc}=3.0 (\text{Note } 0) \sim 5.5 \text{V}, v_{ss}=0 \text{ V}, \tau_a=-10 \sim 70 ^{\circ}\text{C}, \text{ unless otherwise noted})$

		—		Limits		Unit
Symbol	Parameter	Test conditions	Min.	Nom.	Max.	Unit
.,	0 - 1 - 1 - 1 - 1	f(X _{IN})=4.3MHz	4.5		5.5	V
Vcc	Supply voltage (Note 1)	f(X _{IN})=1.1MHz	3.0(Note 0)		5.5	V
V _{ss}	Supply voltage			0		٧
V _{IH}	"H" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ P3 ₀ , P3 ₁ (Note 2) P3 ₃ ~P3 ₇ (Note 3), P4 ₀ ~P4 ₇ RESET, X _{IN} , CNV _{SS}		0.7V _{CC}		V _{cc}	٧
V _{IH}	"H" input voltage $P2_0 \sim P2_7$, $P3_2$, $P3_6$ (Note 4) $\overline{INT_1}$, CNTR		0.74V _{CC}		Vcc	٧
V _{IL}	"L" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ P3 ₀ , P3 ₁ (Note 2) P3 ₃ ~P3 ₇ (Note 3), P4 ₀ ~P4 ₇ CNV _{SS}		0		0.3V _{cc}	٧
V _{IL}	"L" input voltage P2 ₀ ~P2 ₇ , P3 ₂ , P3 ₆ (Note 4) INT ₁ , CNTR	·	0 .		0. 26V _{CC}	V
V _{IL}	"L" input voltage RESET		0		0.12V _{CC}	V
V _{IL}	"L" input voltage X _{IN}		0		0.16V _{CC}	V
Іон	"H" Output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ (Note 5), X _{OUT}				-2	mΑ
loL(peak)	"L" peak output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , CNTR, X _{OUT} (Note 6)				10	mA
I _{oL(avg)}	"L" average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ CNTR, X _{OUT} (Note 7)				5	mA
f(X _{IN})	Clock oscillating frequency (Note 8)	V _{CC} =4.5~5.5V V _{CC} =2.7~5.5V	64 64		4300 1100	kHz
f(X _{CIN})	Clock oscillating frequency for clock function (Note 8)		32		50	kHz

Note 0 Minimum value of V_{CC} is dependent on the EPROM used. At normal temperature, this value is about 2.7~2.8V. Therefore, 3.0V is dependent on the proper operation of the EPROM at that voltage.

- 1 When only operating the RAM data retention, minimum value of V_{CC} is 2 V.
 - 2 When using port P3₁ as X_{CIN} , 0, $85 \le V_{CC} \le V_{IH} \le V_{CC}$, $0 \le V_{IL} \le 0$. $15V_{CC}$ for port P3₁.
 - 3 In this case of using port P36 as normal input.
 - 4 In this case of using port P3₆ as CLK input.
 - Especially when the input oscillation frequency is more than 50kHz, recommend the following:
 - $0.8V_{CC} \le V_{IH} \le V_{CC}, \ 0 \le V_{IL} \le 0.2V_{CC}$

 - The total of l_{OH} of port P0, P1, P2, P3 and X_{OUT} should be 35mA max.
 The total of l_{OL} (peak) of port P0, P1, P2, P3 should be 55mA max, and the total of I_{OL} (peak) of port P3, CNTR, and X_{OUT} should be 45mA max.
 - 7 I_{OL} (avg) is the average current in 100ms.
 - 8 When changing the contents of the most significant bit at address 00F5₁₆, $f(X_{IN})$ needs the following range: $f(X_{IN}) > 3f(X_{CIN})$.

PIGGYBACK for M50930-XXXFP, M50931-XXXFP, M50932-XXXFP

ELECTRICAL CHARACTERICS ($V_{ss}=0$ V, $T_a=-10\sim70$ °C, unless otherwise noted)

		P	-			Limits		11-11
Symbol	-	Parameter	l est co	nditions	Min.	Тур.	Max.	Unit
	"H" output voltage P00~	-P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,	$V_{CC}=5V$, $I_{OH}=-2mA$		3			V
V _{OH}	P3 ₀ ~	-P3 ₄ (Note 9), P3 ₆ , P3 ₇	V _{CC} =3V, I _{OH} =-0.7m	Α	2			V
	"II" autaut valtaas V		V _{CC} =5V, I _{OH} =-1.5m	A	3			v
V _{OH}	"H" output voltage Х _{оит}		V _{CC} =3V, I _{OH} =-0.3m	Α	2			V
	"L" output voltage P0 ₀ ~	-P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇	V _{CC} =5V, I _{OL} =10mA				2	V
Vol	P3₀~	P3 ₇ (Note 9), CNTR	V _{CC} =3V, I _{OL} =3mA				1	
			V _{CC} =5V, I _{OL} =1.5mA				2	
VoL	"L" output voltage X _{OUT}		V _{CC} =3V, I _{OL} =0.3mA				1	V
		,	V _{CC} =5V		0.25		1	
$V_{T+}-V_{T-}$	Hysteresis INT ₁ , CNTR		V _{CC} =3V		0.15		0.7	V
		1.	When used as	V _{cc} =5V		0.5	1.0	
$V_{T+}-V_{T-}$	Hysteresis P3 ₆	•	CLK input	V _{cc} =3V		0. 4		V
			When used as	V _{CC} =5V		0.7		
$V_{T+}-V_{T-}$	Hysteresis P3 ₁		X _{CIN} input	V _{CC} =3V		0.5		V
			V _{CC} =5V	L 3		0.5	:	
$V_{T+}-V_{T-}$	Hysteresis P2 ₀ ~P2 ₇ , P3	32	V _{CC} =3V		1	0.4		٧
	·		V _{CC} =5V			0.5	0, 7	
$V_{T+}-V_{T-}$	Hysteresis RESET		V _{CC} =3V			0.35		V
			V _{CC} =5V			0.5		
$V_{T+}-V_{T-}$	Hysteresis X _{IN}		V _{CC} =3V			0.35		V
	"L" input current P40~P47 (except reset state)		V _{cc} =5V					
I _{IL}	$\{P0_0 \sim P0_7, P1_0 \sim P1_7, P2_0 \sim P2_7, P3_0 \sim P3_7, CNTR\}$ without pull-up Tr. $\overline{INT_1}$ \overline{RESET}, X_{IN}		V ₁ =0V				- 5	
			V _{cc} =3V		_			μ
			V ₁ =0V				-4	
			V _{CC} =5V, V _{L3} =5V, V _I =	=0V	-30		-140	
I _{IL}	"L" input current P40~F	"L" input current P40~P47 (at reset state)		V _{CC} =3V, V _{L3} =3V, V _I =0V			-45	μ
	"H" input current P40~F	24- (except reset state)	V _{CC} =5V		<u>-6</u>		75	<u> </u>
		PO ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,	V ₁ =5V				5	
I _{IH}		P3 ₀ ~P3 ₇ , CNTR, INT ₁ , RESET, X _{IN} V _{CC} =3V V _I =3V					μF	
						4		
				-EV			5	
l _{iH}	"H" input current P40~F	P4 ₇ (at reset state)	V _{CC} =5V, V _{L3} =5V, V _I =				4	μA
			V _{CC} =3V, V _{L3} =3V, V _I =			200	2000	
R _{COM}	Output impedance CO	M ₀ ~COM ₃	$V_{L1} = V_{CC}/3$ $V_{L2} = 2V_{L1}$	V _{cc} =5V	30	200	4000	Ω
	<u> </u>		V _{L3} =V _{CC}	V _{cc} =3V	70	500	4000	
Rs	Output impedance SEG	G ₀ ∼SEG ₃₁	Other COM, SEG	V _{cc} =5V		2		k۵
	 		pins are opend.	V _{cc} =3V		3		ļ
			$f(X_{IN})=4MHz, V_{CC}=5$			3		m
	Supply current	Output pins are opend.	$f(X_{IN})=1$ MHz, $V_{CC}=3$	v		0.4		
Icc	(at operation)	RESET, PO ₀ ~PO ₇ ,	T _a =25°C X _{IN} =0V f(X _{CIN})=32.8kHz	V _{CC} =5V		45		A.
•	(a. operation)	P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,	f(X _{CIN})=32.8kHz					μ
		and P3 ₀ ∼P3 ₇ are	at low power mode (LM ₆ =1)	V _{cc} =3V		18		1
		conected to V _{CC} .	f(X _{IN})=4MHz, V _{CC} =5	V .		1		
		Except the above pins	f(X _{IN})=1MHz, V _{CC} =3		1	0.2	<u> </u>	m/
1	Supply current	are conected to V _{SS} .						
Icc	(at wait state)	However, X _{IN} and X _{CIN}	$\begin{array}{l} T_{\rm a}{=}25{\rm C}\\ {\rm X}_{\rm iN}{=}0{\rm V}\\ {\rm f}({\rm X}_{\rm CiN}){=}32.8{\rm kHz}\\ {\rm at\ low\ power\ mode}\\ ({\rm LM}_{\rm 6}{=}1) \end{array}$	V _{cc} =5V		20		
		are input signal according to the conditions without	at low power mode	V _{cc} =3V		4		μΑ
		supply current for EPROM.	(LM6=1)	vcc-3v	<u> </u>	. 4		
Icc	Supply current	cupply current for Er itolyl.	$f(X_{IN}) = 0$ $f(X_{CIN}) = 0$	Ta=25℃		0. 1	1	μ
•00	Cappiy Guirein		f(X _{CIN})=0 V _{CC} =5V	T _a =70℃				μ
V _{RAM}	RAM retention voltage		$f(X_{IN}) = 0, f(X_{CIN}) = 0$,	2	1	5.5	V

Note 9 If $P3_0$ is used as X_{COUT} , capability of load driving is lower than the above.

MITSUBISHI MICROCOMPUTERS

M50941-PGYS

PIGGYBACK for M50940-XXXSP, M50941-XXXSP

DESCRIPTION

The M50941-PGYS is an EPROM mounted-type microcomputer employing a silicon gate CMOS process and was designed for developing programs for single-chip, 8-bit microcomputers M50940-XXXSP/M50941-XXXSP. The M50941-PGYS, being housed in a piggyback-type 64-pin shrink DIP, is compatible with the M50940-XXXSP/M50941-XXXSP

There is a 28-pin socket on the upper surface so that the M5L2764K or the M5L27128K EPROM may be used.


The M50941-PGYS simplifies the development of programs for the M50940-XXXSP/M50941-XXXSP and is excellent for making prototypes.

DISTINCTIVE FEATURES

- Differences with the M50940-XXXSP/M50941-XXXSP are:
- (1) ROMIess, EPROM is attached externally
- (2) Suitable EPROM is the M5L2764K or the M5L27128K.

APPLICATION

Development of programs for VCR, tuners, and audio equipment.



PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V±5% to V _{CC} , and 0V to V _{SS} .
CNV _{ss}	CNV _{SS}		This is usually connected to V _{SS} .
V _P	Pull-down voltage	Input	This is the input voltage pin for the pull-down transistor of ports P0, P1 and P2.
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillatior to stabilize, this "L" condition should be maintained for the required time.
XIN	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, an
X _{OUT}	Clock output	Output	external ceramic or a quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the clock source should be connected the X_{IN} pin and the X_{OUT} pin should be left open.
φ	Timing output	Output	This is the timing output pin.
X _{CIN}	Clock input for clock function	Input	This is the I/O pins of the clock generating circuit for the clock function. To control generating frequency, an external ceramic or quartz crystal oscillator is connected between the X _{CIN} and X _{COUT} pins. If an external
X _{COUT}	Clock output for clock function	Output	clock is used, the clock source should be connected to the X _{CIN} pin and the X _{COUT} pin should be left open. This clock can be used as a program controlled the system clock.
P0 ₀ ~P0 ₇	Output port P0	Output	Port P0 is an 8-bit output port. Output structure is high-voltage P-channel open drain. A pull-down transistor is built in between the V_P pin and this port. At reset, this port is set to a "L" level.
P1 ₀ ~P1 ₇	Output port P1	Output	Port P1 is an 8-bit output port and has basically the same functions as port P0.
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is P-channel open drain. A pull-down transistor is built in between the V _P pin and this port.
P3 ₀ ∼P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port with CMOS tri-state output. The other functions are basically the same as port P2. Pins P3 ₀ , P3 ₁ , P3 ₂ and P3 ₃ pins are in common with $\overline{\text{INT}_2}$, $\overline{\text{INT}_1}$, T ₂ , and T ₁ , respectively. When serial I/O is used, P3 ₇ , P3 ₆ , P3 ₅ , and P3 ₄ work as $\overline{\text{S}_{\text{RDY}}}$, CLK, S _{OUT} , and S _{IN} , pins, respectively.
P4 ₀ ~P4 ₇	I/O port P4	1/0	Port P4 is an 8-bit I/O port with CMOS tri-state output. The other functions are basically the same as port P2.
R ₀ ~R ₃	Input port R	Input	Port R is a 4-bit input port.
IN ₀ ~IN ₇	Analog input port IN	Input	Port IN is the analog input pin to the A-D converter. It also has a dual function and works as a normal input port.
AVcc	Voltage input for A-D		This is the power supply input pin for the A-D conveter.
V _{REF}	Reference voltage Input	Input	This is the reference voltage input pin for the A-D conveter.
A ₀ ~A ₁₃	Output port A	Output	Port A outputs the addresses to the EPROM mounted on the top of the package.
D ₀ ~D ₇	Input port D	Input	Port D takes the input data from the EPROM mounted on the top of the package.



EXPLANATION OF FUNCTION BLOCK OPERATION

The differences between the M50941-PGYS and the M50940-XXXSP/M50941-XXXSP are explained below. As all other points are the same, only the differences are explained.

MEMORY

The memory map is shown in Figure 1. Instead of an internal ROM, an EPROM is mounted. The address of EPROM is C000₁₆ to FFFF₁₆, having 16k bytes. Other than this, the M50941-PGYS has the same functions as the M50940-XXXSP/M50941-XXXSP have.




Fig.1 Memory map

PROCESSOR MODE

External memory area differs from the M50940-XXXSP/M50941-XXXSP only in the memory expanding mode of the processor mode. Figure 2 shows the external memory area when the M50941-PGYS is in the memory expanding mode. All other processor modes are identical to those of the M50940-XXXSP/M50941-XXXSP.




Fig.2 Memory map in memory expanding mode

PRECAUTION FOR USE

 When developing programs with the M50941-PGYS, carefully consider the ROM capacity of the M50940-XXXSP/M50941-XXXSP.

In the case of the M50940-XXXSP, use the ROM area from $\rm F000_{16}$ to $\rm FFFF_{16}$.

(In the case of the M5L2764K and the M5L27128K use the areas from 1000_{16} to $1FFF_{16}$ and from 3000_{16} to $3FFF_{16}$, respectively.)

In the case of the M50941-XXXSP, use the ROM area from E000₁₆ to FFFF₁₆.

(In the case of the M5L2764K and the M5L27128K use the areas from 0000_{16} to $1FFF_{16}$ and from 2000_{16} to $3FFF_{16}$, respectively.)

(2) The M50941-PGYS has no options as the M50940-XXXSP/M50941-XXXSP.



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		-0.3~7	. V
V _P	Pull-down input voltage		$V_{cc}-38\sim V_{cc}+0.3$	V
Vı	Input voltage CNV _{SS}		-0.3~13	V
Vı	Input voltage IN ₀ ~IN ₇ ,R ₀ ~R ₃ X _{IN} , X _{CIN} , RESET, V _{REF}	With respect to V _{SS}	-0.3~7	v
Vı	Input voltage P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇	Output Transistors are at "OFF" state.	$-0.3 \sim V_{CC} + 0.3$	V
V _I	Input voltage P2 ₀ ~P2 ₇		$V_{cc} - 38 \sim V_{cc} + 0.3$	V.
Vo	Output voltage P3 ₀ ~P3 ₇ ,P4 ₀ ~P4 ₇ , Χ _{COUT} , Χ _{OUT} , φ	,	$-0.3 \sim V_{CC} + 0.3$	V
Vo	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇		$V_{cc} - 38 \sim V_{cc} + 0.3$	V
Pd	Power Dissipation	T _a =25℃	1000	mW
Topr	Operating Temperature		-10~70	°C
Tsta	Storage Temperature	·	-40~125	°C

RECOMMEND OPERATING CONDITIONS

 $(V_{CC} = 5 V \pm 5 \%, T_a = -10 \sim 70^{\circ}C, \text{ unless otherwise noted})$

0	Parameter			Limits			
Symbol	Parameter		Min.	Nom.	Max.	Unit	
Vcc	Supply voltage f(X _{IN})=4MHz		4. 75	5	5. 25	V	
V _P	Pull-down supply voltage		V _{cc} -36		V _{CC}	V	
Vss	Supply voltage			0		٧	
V _{IH}	"H" input voltage Port P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , IN ₀ ~IN ₇ ,CNV _{SS}		0.8V _{CC}		Vcc	V	
V _{IH}	"H" input voltage Port R ₀ ~R ₃		0.4V _{CC}		V _{CC}	V	
V _{IH}	"H" input voltage RESET, XIN, XCIN		0.8V _{CC}		Vcc	· V	
V _{IH}	"H" input voltage Port P2 ₀ ~P2 ₇		0.8V _{CC}		Vcc	٧	
VIL	"L" input voltage Port P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , IN ₀ ~IN ₇ , CNV _{SS}		0		0. 2V _{CC}	٧	
V _{IL}	"L" input voltage Port R ₀ ~R ₃		. 0		0.12V _{cc}	٧	
V _{IL}	"L" input voltage RESET		0		0.12V _{cc}	٧	
VIL	"L" input voltage XIN, XCIN		0		0.16V _{cc}	٧	
VIL	"L" input voltage Port P20~P27		V _{cc} -36		0.2V _{CC}	V	
I _{OH(sum)}	"H" sum output current Port $P0_0 \sim P0_7$, $P1_0 \sim P2_0 \sim P2_7$	-P1 ₇ ,			-120	mA	
I _{OH} (sum)	"H" sum output current Port P30~P37, P40~	-P4 ₇			-30	mA	
I _{OL(sum)}	"L" sum output current P30~P37, P40~P47				60	′ mA	
I _{OH(peak)}	"H" peak output current Port $P0_0 \sim P0_{7_1} P1_0$ $P2_0 \sim P2_7$	~P1 ₇ ,			-24	mA	
I _{OH} (peak)	"H" peak output current Port P30~P37, P40	~P4 ₇			-10	mA	
I _{OL(peak)}	"L" peak output current Port P3 ₀ ~P3 ₇ , P4 ₀	~P4 ₇			20	mA	
I _{он(avg)}	"H" average output current Port $P0_0 \sim P0_7$, $P2_0 \sim P2_7$	P1 ₀ ~P1 ₇ ,			-12	mA	
I _{OH(avg)}	"H" average output current Port P30~P37, I	P4 ₀ ~P4 ₇			-5	mA	
I _{OL(avg)}	"L" average output current Port P30~P37, F	P40~P47			10	mA	
f _(XIN)	Clock input oscillating frequency	V _{cc} =5V			4.3	MHz	
f(XCIN)	Clock oscillating frequency for clock function	V _{CC} =5V	1.		500	kHz	

- Note 1. The maximum "H" input voltage for CNV_{SS} is $\pm 12V$.
 - 2. The duty cycle for these oscillating frequency is 50%.
 - 3. When the low speed mode is used, the clock input oscillating frequency for the timer must satisfy the following expression: $f(X_{CIN}) < f(X_{IN}) / 3$
 - 4. The avarage output current $I_{OH(AVG)}$ and $I_{OL(AVG)}$ are the average value during a 100ms cycle. 5. $f_{(X_{IN})}$ must be less than 50kHz when the external clock is to be used.

ELECTRICAL CHARACTERISTICS ($V_{co} = 5 V \pm 5\%$, $V_{ss} = 0 V$, $T_a = 25 C$, $f(X_{iw}) = 4 MHz$, unless otherwise noted)

Symbol	Parameter	Toot	onditions		Limits		Unit
Symbol	raiametei	Test conditions		Min.	Тур.	Max.	Ullit
VoH	"H" output voltage Port P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇	V _{CC} =5V, I _{OH} =-5m/	4	3			· V
V _{OH} .	"H" output voltage ϕ	V _{CC} =5V, I _{OH} =-2.5	mA	3			V
V _{OH}	"H" output voltage Port P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇	V _{CC} =5V, I _{OH} =-12m	nA	- 3			V
VoL	"L" output voltage Port P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇	V _{CC} =5V, I _{OL} =10mA				2	V
VoL	"L" output voltage ϕ	V _{CC} =5V, I _{OL} =2.5mA	1			. 2	٧.
$V_{T+}-V_{T-}$	Hysteresis P3 ₀ /INT ₂ , P3 ₁ /INT ₁	Use as interrupt input	V _{CC} =5V	0.3		1	V
V _{T+} -V _{T-}	Hysteresis RESET	·Vcc=5V			0.5	0.7	V
V _{T+} -V _{T-}	Hysteresis P3 ₆ /CLK	Use as CLK input	V _{CC} =5V	0.3		1	· v
V _{T+} -V _{T-}	Hysteresis X _{IN}	V _{CC} =5V		0.1		0.5	V
$V_{T+}-V_{T-}$	Hysteresis X _{CIN}	V _{CC} =5V		0.1		0.5	V
		V _i =0V without pull-up T _r .	V _{cc} =5V			· · -5	μА
I _{IL} .	"L" input current Port P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇	V_i =0V, with pull-up T_r .	V _{CC} =5V	-35	-70	-140	μА
I _{IL}	"L" input current Port IN ₀ ~IN ₇	V _i =0V .	V _{cc} =5V			-5	μА
I _{IL}	"L" input current RESET, XIN, XCIN, R0~R3	V _I =0V	V _{cc} =5V			5	μА
	#1." i PO PO	V _i =0V				-5	μА
I _{IL}	"L" input current P2 ₀ ~P2 ₇	V _I =V _{CC} -36V				-30	μА
I _{IH}	"H" input current Port P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇	V _I =5V, without pull-	up transistor			5	μA
I _{IH}	"H" input current Port IN ₀ ~IN ₇	V _i =5V, not use as a	nalog input			5	μА
	"H" input ourrent Port P2 - P2	Reading operation V	′ ₁=5∨			100	μА
I _{IH}	"H" input current Port P2₀~P2 ₇	normal operation V ₁ =	=5V			5	μА
I _{IH}	"H" input current RESET, X _{IN} , X _{CIN} , R ₀ ~R ₃	V _I =5V				5	μΑ
I _{IH}	"H" input current V _{REF}	V _I =5V				5	· mA
IoL	"L" output current Port P00~P07, P10~P17, P20~P27	V _P =V _{CC} -36V, V _{OL} =	=V _{CC}	150	500	900	μА
Icc	Supply current	Note 1	X _{IN} =4MHz, V _{CC} =5V		3	6	mA
I _{ACC}	Supply current for A-D	at A-D converting tir	ne		2	4	mA

Note 1. Open output ports, $V_P = V_{CC}$, input port is V_{SS} , at normal operation.




Fig.3 Test circuit for measuring supply current

A-D CONVERTER CHARACTERISTICS ($V_{cc}=5V$, $V_{ss}=0V$, $T_a=25$ °C, $f(X_{IN})=4MHz$, unless otherwise noted)

Complement	Parameter	Total Conditions		Limits			
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	
_	Resolution				8	bits	
_	Absolute accuracy	V _{CC} =AV _{CC} =V _{REF} =5.12V			±3	LSB	
RLADDER	Ladder resistor value		1			kΩ	
t _{CONV}	Conversion time	High-speed : φ=1MHz			72	μs	
		Low-speed : <i>ϕ</i> =1MHz			288	μs	
V _{REF}	Reference input voltage	,			Vcc	V	
VIA	Analog input voltage				V _{REF}	٧	

MITSUBISHI MICROCOMPUTERS

M50950-PGYS

PIGGYBACK for M50950-XXXSP.M50951-XXXSP

DESCRIPTION

The M50950-PGYS is an EPROM mounted-type microcomputer employing a silicon gate CMOS process and was designed for developing programs for single-chip, 8-bit microcomputers M50950-XXXSP/M50951-XXXSP. The M50950-PGYS, being housed in a piggyback-type 52-pin shrink DIP, is compatible with the M50950-XXXSP/M50951-XXXSP.

There is a 28-pin socket on the upper surface so that the M5L2764K or the M5L27128K EPROM may be used.


The M50950-PGYS simplifies the development of programs for the M50950-XXXSP/M50951-XXXSP and is excellent for making prototypes.

DISTINCTIVE FEATURES

- Differences with the M50950-XXXSP/M50951-XXXSP are:
- (1) ROMIess, EPROM is attached externally
- (2) Suitable EPROM is the M5L2764K or the M5L27128K

APPLICATION

Development of programs for VTR, tuners, and audio equipment





MITSUBISHI MICROCOMPUTERS M50950-PGYS

PIGGYBACK for M50950-XXXSP M50951-XXXSP

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V±5% to V _{CC} , and 0V to V _{SS} .
CNV _{ss}	CNV _{SS}		This is usually connected to V _{SS} .
V _P	Pull-down voltage	Input	This is the input voltage pin for the pull-down transistor of ports P0, P1 and P2 ₂ ~P2 ₇ .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
X _{IN}	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, an
X _{OUT}	Clock output	Output	external ceramic or a quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the clock source should be connected the X_{IN} pin and the X_{OUT} pin should be left open.
φ	Timing output	Output	This is the timing output pin.
X _{CIN}	Clock input for clock function	Input	This is the I/O pins of the clock generating circuit for the clock function. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{CIN} and X _{COUT} pins. If an exter-
Хсоит	Clock output for clock function	Output	nal clock is used, the clock source should be connected to the X _{CIN} pin and the X _{COUT} pin should be left open. This clock can be used as a program controlled the system clock.
P0 ₀ ~P0 ₇	Output port P0	Output	Port P0 is an 8-bit output port. Output structure is high-voltage P-channel open drain. A pull-down transistor is built in between the V _P pin and this port. At reset, this port is set to a "L" level.
P1 ₀ ~P1 ₇	Output port P1	Output	Port P1 is an 8-bit output port and has basically the same functions as port P0.
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is a 2-bit I/O port (P2 ₀ , P2 ₁) and a 6-bit high-voltage P-channel outputt port (P2 ₂ ~P2 ₇). For P2 ₀ and P2 ₁ , output structure is N-channel open drain. A pull-down transistor is built in between the V _P pin and P2 ₂ ~P2 ₇ .
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port. When serial I/O ₁ is used, P3 ₇ , P3 ₆ , P3 ₅ , and P3 ₄ work as $\overline{S_{RDY1}}$, CLK ₁ , S _{OUT1} , and S _{IN1} pins, respectively. P3 ₃ can be used as programmable output pin for the timer 1 overflow signal divided by 2.
P4 ₀ ~P4 ₃	I/O port P4	· 1/0	Port P4 is an 8-bit I/O port. When serial I/O ₂ is used, P4 ₃ , P4 ₂ , P4 ₁ , and P4 ₀ work as $\overline{S_{RDY2}}$, CLK ₂ , S_{OUT2} , and S_{IN2} pins, respectively.
P5 ₂ /INT ₂ P5 ₃ /INT ₁	Input port P5	Input	Bits 2 and 3 of port P5 are 2-bit input port and are in common with interrupt inputs.
P5 ₄ ~P5 ₇	,	Input	Bits 4~7 of port P5 are 4-bit input port.
A ₀ ~A ₁₃	Output port A	Output	Port A outputs the adresses to the EPROM mounted on the top of the package.
D ₀ ~D ₇	Input port D	Input	Port D takes the input data from the EPROM mounted on the top of the package.



EXPLANATION OF FUNCTION BLOCK OPERATION

The differences between the M50950-PGYS and the M50950-XXXSP/M50951-XXXSP are explained below. As all other points are the same, only the differences are explained.

MEMORY

The memory map is shown in Figure 1. Instead of an internal ROM, an EPROM is mounted. The address of EPROM is E000₁₆ to FFFF₁₆, having 8K bytes. Other than this, the M50950-PGYS has the same functions as the M50950-XXXSP/M50951-XXXSP has.




Fig.1 Memory map



PROCESSOR MODE

External memory area differs from the M50950-XXXSP/M50951-XXXSP only in the memory expanding mode of the processor mode. Figure 2 shows the external memory area when the M50950-PGYS is in the memory expanding mode. All other processor modes are identical to those of the M50950-XXXSP/M50951-XXXSP.




Fig.2 Memory map in memory expanding mode

PRECAUTION FOR USE

- Because of the loading of the EPROM, the external dimensions differ from those of the M50950-XXXSP/ M50951-XXXSP, being 19.0 X 50.8mm. Lower pin measurements are the same.
- (2) When developing programs with the M50950-PGYS, carefully consider the ROM capacity of the M50950-XXXSP/M50951-XXXSP.

In the case of the M50950-XXXSP, use the ROM area from E800 $_{16}$ to FFFF $_{16}$.

(In the case of the M5L2764K and the M5L27128K use the areas from 0800_{16} to $1FFF_{16}$ and from 2800_{16} to $3FFF_{16}$ respectively.)

In the case of the M50951-XXXSP, use the ROM area from $F000_{16}$ to $FFFF_{16}$.

(In the case of the M5L2764K and the M5L27128K use the areas from 1000_{16} to $1FFF_{16}$ and from 3000_{16} to $3FFF_{16}$, respectively.)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions ·	Ratings	Unit
Vcc	Supply voltage		−0.3~7	V
V _P	Pull-down supply voltage		V _{cc} -38~V _{cc} +0.3	V
Vı	Input voltage P2 ₀ , P2 ₁ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , CNV _{SS} P5 ₂ /INT ₂ , P5 ₃ /INT ₁		-0.3~13	V
Vı	Input voltage RESET, X _{IN} , X _{CIN} , D ₀ ~D ₇	Marie and Alexander	−0.3~7	V
V _I	Input voltage P5 _{4~} P5 ₇	With respect to V _{SS} Output transistors cut-off	−0.3~7	V
Vo	Output voltage P2 ₀ , P2 ₁ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃	Output transistors cut-on	-0.3~13	V
Vo	Output voltage X _{OUT} , X _{COUT} , ϕ , A ₀ ~A ₁₃		-0.3~V _{cc} +0.3	V
Vo	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₂ ~P2 ₇	,	V _{cc} -38~V _{cc} +0.3	V
Pd	Power dissipation	$T_a = 25^{\circ}C$	1000	mW
Topr	Operating temperature		-10~70	°C
Tstg	Storage temperature		-40~125	°C

RECOMMENDED OPERATING CONDITIONS (V_{cc}=5V±5%, T_a=-10~70°C, unless otherwise noted)

Symbol	Parameter					
Symbol			Min.	Nom.	Max.	Unit
Vcc	Supply voltage f(XIII	_{I)} =5MHz	4.75	5	5. 25	٧
V _P	Pull-down supply voltage		V _{cc} -36		V _{CC}	Ý
V _{ss}	Supply voltage	-		0		A.
V _{IH}	"H" input voltage P2 ₀ , P2 ₁ , P3 ₀ ~P3 ₇ P5 ₂ /INT ₂ , P5 ₃ /INT		0.75V _{cc}		V _{cc}	V
V _{IH}	"H" input voltage RESET, XIN, XCIN		0.8V _{CC}		V _{CC}	٧
V _{IH}	"H" input voltage P5 ₄ ~P5 ₇		0.4V _{CC}		V _{CC}	٧
V _{IH}	"H" input voltage D ₀ ~D ₇		0.45V _{CC}		V _{CC}	٧
VIL	"L" input voltage P2 ₀ , P2 ₁ , P3 ₀ ~P3 ₇ , P5 ₂ /INT ₂ , P5 ₃ /INT ₁		. 0		0. 25V _{CC}	٧
V _{IL}	"L" input voltage RESET		0.		0.12V _{CC}	٧
V _{IL}	"L" input voltage X _{IN}		0		0.16V _{cc}	٧
VIL	"L" input voltage X _{CIN}		0		0.16V _{CC}	٧
VIL	"L" input voltage P5 ₄ ~P5 ₇		0		0.12V _{CC}	· V
VIL	"L" input voltage D ₀ ~D ₇		0		0.15V _{CC}	٧
I _{OH(peak)}	"H" peak output current P00~P07, P	1 ₀ ∼P1 ₇ , P2 ₂ ∼P2 ₇	,		-24	mA
I _{OL(peak)}	"L" peak output current P20, P21, P3	0∼P3 ₇ , P4 ₀ ∼P4 ₃	-		20	mA
I _{OH} (avg)	"H" average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₂ ~P2 ₇				-12	mA
I _{OL} (avg)	"L" average output current P20, P21, P30~P37, P40~P43				. 10	mA
f _(XIN)	Clock input oscillating frequency				5	MHz
f _(XCIN)	Clock oscillating frequency for clock	function		32	500	kHz

Note 1: "H" input voltage of up to +12V may be applied to permissible for ports P2₀, P2₁, P3₀~P3₇, P5₂, P5₃, P4₀~P4₃ and CNV_{SS}.

The average output current loH(avg) and loL(avg) are the average value of a period of 100ms.
 On output ports, the total of current dissipation should be 890mW max at T=25°C.
 Oscillation frequency is at 50% duty cycle.

When used low-speed mode, clock input oscillating frequency for clock function should be f $(X_{CIN}) < f(X_{IN})/3.$

When used external clock, clock input oscillating frequency for clock function should be $f(X_{CIN})$ < 50kHz.



M50950-PGYS

PIGGYBACK for M50950-XXXSP,M50951-XXXSP

ELECTRICAL CHARACTERISTICS ($v_{cc}=5v$, $v_{ss}=0v$, $\tau_a=25^{\circ}c$, $t_{(x_{in})}=5$ MHz, unless otherwise noted)

O b l	Parameter	Took and distant	Limits			
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{OH}	"H" output voltage φ, A ₀ ~A ₁₃	I _{OH} =−2.5mA, T _a =−10~70°C	3		·	V
V _{OH}	"H" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₂ ~P2 ₇	I _{OH} =−12mA, T _a =−10~70°C	. 3			V
VoL	"L" output voltage P2 ₀ , P2 ₁ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃	I _{OL} =10mA, T _a =−10~70°C			2	V
VoL	"L" output voltage φ, A ₀ ~A ₁₃	I _{OL} =2.5mA, T _a =-10~70°C			2	V
$V_{T+}-V_{T-}$	Hysteresis P5 ₂ /INT ₂ , P5 ₃ /INT ₁		0.3		1	V
$V_{T+} - V_{T-}$	Hysteresis RESET			0.5	0.7	V
$V_{T+}-V_{T-}$	Hysteresis P3 ₆ , P4 ₂	When used as CLK input	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis X _{IN}		0.1		0.5	V
I _{IL}	"L" input current P2 ₀ , P2 ₁ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃	V ₁ = 0 V			-5	μА
I _{IL}	"L" input current P5 ₄ ~P5 ₇	·V₁= 0 V			- 5	μА
I _{IL}	"L" input current RESET, XIN, XCIN, Do~D7	V ₁ = 0 V			— 5	μА
IIL	"L" input current P52/INT2, P53/INT1	V ₁ = 0 V			— 5	·μA
	#1 W : PO PO PO PO PA PA	V ₁ = 5 V			5	μА
I _{IH}	"H" input current P2 ₀ , P2 ₁ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃	V ₁ =12V			12	μА
I _{IH}	"H" input current P5 ₄ ~P5 ₇	V ₁ = 5 V			5	μА
I _{IH}	"H" input current RESET, XIN, XCIN, D0~D7	V _I = 5 V			5	μА
	W.W	V ₁ = 5 V			5	μА
l _{ін}	"H" input current P5 ₂ /INT ₂ , P5 ₃ /INT ₁	V ₁ =12V			12	μА
ار	Pull-down current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₂ ~P2 ₇	V _P =V _{CC} -36V, V _{OL} =V _{CC}	150	450	900	μА
I _{OL}	"L" Pull-down current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₂ ~P2 ₇	V _P =V _{CC} -36V, V _{OL} =V _P			-30	μА
V _{RAM}	RAM retention voltage	at clock stop	2		5.5	V
		Output pins open (output off)				
Icc	Supply current	V _{PP} =V _{SS} , Input and I/O pins all at V _{SS}		4	8	mA
		f _(XIN) =5MHz(at system operation)				



M50955-PGYS

PIGGYBACK for M50754-XXXSP.M50954-XXXSP.M50955-XXXSP

DESCRIPTION

The M50955-PGYS is an EPROM mounted-type micro-computer which utilizes CMOS technology, and is designed for developing programs for single-chip 8-bit microcomputer the M50955-XXXSP. It is housed in a piggyback-type 64-pin shrink DIP.

There is a 28-pin socket on the package for the M5L2764K or the M5L27128K EPROM.

The M50955-PGYS simplifies the development of programs for the M50955-XXXSP and is excellent for making prototypes.

The differences among the M50754-XXXSP, M50954-XXXSP, and the M50955-XXXSP are only ROM size.


Therefor the M50955-PGYS can be used for the development of programs for the M50754-XXXSP and the M50954-XXXSP.

DISTINCTIVE FEATURES

- Differences with the M50955-XXXSP are:
- (1) ROMIess, EPROM is attached externally.
- 2) Suitable EPROM is the M5L2764K or the M5L27128K.

APPLICATION

Development of programs for VCR, tuners, and audio-visual equipment





PIGGYBACK for M50754-XXXSP,M50954-XXXSP,M50955-XXXSP

PIN DESCRIPTION

V _{SS} CNV _{SS} CN	Name upply voltage	Input/ Output	Functions $ Power supply inputs 5V \pm 5\% \ to \ V_{CC}, \ and \ 0V \ to \ V_{SS}. $
V _{SS} CNV _{SS} CN			Power supply inputs 5V±5% to Voc. and 0V to Voc.
	NVss		
V _P Pul			This is usually connected to V _{SS} .
·	ıll-down voltage	Input	This is the input voltage pin for the pull-down transistor of ports P0, P1, P4, P5 ₀ and P5 ₁ .
RESET Re	eset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions.) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
X _{IN} Clo	ock input	Input	This chip has an internal clock generating circuit.
X _{OUT} Clo	lock output	Output	To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the clock source should be connected the X_{IN} pin and the X_{OUT} pin should be left open.
φ Tin	ming output	Output	This is the timing output pin.
	ock input for ock function	Input	This is the I/O pins of the clock generating circuit for the clock function. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{CIN} and X _{COUT} pins. If an external clock is used, the clock source should be connected to the X _{CIN} pin, and the X _{COUT} pin should be left
	ock output for ock function	Output	open: This clock can be used as a program controlled the system clock.
P0 ₀ ~P0 ₇ Ou	utput port P0	Output	Port P0 is an 8-bit output port. Output structure is high-voltage P-channel open drain. A pull-down transistor is built in between the V_P pin and this port. At reset, this port is set to a "L" level.
P1 ₀ ~P1 ₇ Ou	utput port P1	Output	Port P1 is an 8-bit output port and has basically the same functions as port P0.
P2 ₀ ~P2 ₇ I/O	O port P2	1/0	Port P2 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open drain.
P3 ₀ ~P3 ₇ I/O	O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P2. When serial I/O is used, P3, P3 ₆ , P3 ₅ , and P3 ₄ work as $\overline{S_{RDY}}$. CLK, S_{OUT} , and S_{IN} pins, respectively.
P4 ₀ ~P4 ₇ Ou	utput port P4	Output	Port P4 is an 8-bit output port and has basically the same functions as port P2.
P5 ₀ , P5 ₁ Ou	utput port P5	Output	Bit 0 and 1 of port P5 are 2-bit output port and has basically the same functions as port P0.
P5 ₂ /INT ₂ Inp P5 ₃ /INT ₁	put port P5	Input	Bit 2 and 3 of port P5 are 2-bit input port and are in common with interrupt inputs.
P5 ₄ ~P5 ₇		Input	Bit 4~7 of port P5 are 4-bit input port.
P6 ₀ ~P6 ₅ I/O	O port P6	1/0	Port P6 is a 6-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. The output structure is CMOS tri-state output. P6 ₀ , P6 ₁ , P6 ₂ , P6 ₃ can be programmed to function as timer output pin (T), PWM output pins (PWM1, PWM2, and PWM3), respectively.
A ₀ ~A ₁₃ Ou	utput port A	Output	These are for addresses to an EPROM mounted on the package.
D₀~D ₇ Inp	put port D	Input	These are for input data from an EPROM mounted on the package.



PIGGYBACK for M50754-XXXSP,M50954-XXXSP,M50955-XXXSP

BASIC FUNCTION BLOCK

The differences between the M50955-PGYS and the M50955-XXXSP are noted below. The following explanations apply to the M50955-PGYS.

Specification variations for other chips are noted accordingly.

MEMORY

The memory map is shown in Figure 1. The M50955-PGYS is mounted an EPROM instead of an internal ROM.

The address of an EPROM is C000₁₆ ~ FFFF₁₆, and this memory size is 16384 bytes. Other than these, the M50955-PGYS has the same functions as the M50955-XXXSP has.




Fig.1 Memory map

PIGGYBACK for M50754-XXXSP,M50954-XXXSP,M50955-XXXSP

PROCESSOR MODE

External memory area differs from the M50955-XXXSP in the memory expanding mode.

External memory map in the memory expanding mode is shown in Figure 2.




Fig.2 Memory map in memory expanding mode

PRECAUTION FOR USE

- (1) In case of the M5L2764K or the M5L27128K EPROM use the following areas (refer to Figure 1):
 - For the M50754-XXXSP, usable ROM area are E800₁₆~FFFF₁₆.

• For the M50954-XXXSP, usable ROM area are $E000_{16} \sim FFFF_{16}$.

• For the M50955-XXXSP, usable ROM area D800 $_{16}$ \sim FFFF $_{16}$.

M5L27128K..... addresses 1800₁₆~3FFF₁₆

(2) The M50955-PGYS has no options as the M50754-XXXSP, the M50954-XXXSP and the M50955-XXXSP. Therefore for the M50955-PGYS, the ϕ output cannot be stopped.



PIGGYBACK for M50754-XXXSP.M50954-XXXSP.M50955-XXXSP

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		−0.3~7	V
V _P	Pulldown input voltage		$V_{cc}-40\sim V_{cc}+0.3$	· V
Vı	Input voltage, P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ CNV _{SS} , P5 ₂ /INT ₂ , P5 ₃ /INT ₁		-0.3~13	V
Vı	Input voltage, RESET, XIN, XCIN	With respect to V _{SS} .	− 0.3 ~ 7	V
Vı	Input voltage, P6 ₀ ~P6 ₅	Output transistors cut-off.	$-0.3 \sim V_{CC} + 0.3$	· V
Vı	Input voltage, P5 ₄ ~P5 ₇		−0.3~13	V
Vo	Output voltage, P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇		−0.3~13	٧
Vo	Output voltage, P6 ₀ ~P6 ₅ , X _{OUT} , X _{COUT} , ϕ		-0.3~V _{cc} +0.3	V
Vo	Output voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ , P5 ₁		V _{cc} -40~V _{cc} +0.3	٧
Pd	Power dissipation	T _a = 25°C	1000	mW
Topr	Operating temperature		−10~70	°C
Tstg	Storage temperature		−40~125	°C

RECOMMENDED OPERATING CONDITIONS (Vcc=5V±5%, Ta=-10~70°C, unless otherwise noted)

0 1 1	Double		11-14			
Symbol	Parameter	Min. Nom.		Max.	Unit	
V _{CC}	Supply voltage	4. 75	5	5. 25	V	
V _P	Pull-down supply voltage	V _{cc} -38		V _{cc}	V	
V _{ss}	Supply voltage		0		٧	
V _{IH}	"H" input voltage $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $CNV_{SS}(Note\ 2\)$ $P5_2/INT_2$, $P5_3/INT_1$, $P6_0 \sim P6_5$	0.75V _{cc}		Vcc	٧	
V _{IH}	"H" input voltage RESET, XIN, XCIN	0.8V _{cc}		V _{CC}	٧	
V _{IH}	"H" input voltage P5 ₄ ~P5 ₇	0.4V _{cc}		V _{CC}	V	
V _{IL}	"L" input voltage P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , CNV _{SS} P5 ₂ /INT ₂ , P5 ₃ /INT ₁ , P6 ₀ ~P6 ₅	0		0.25V _{CC}	. V	
VIL	"L" input voltage RESET	0		0.12V _{cc}	V	
V _{IL}	"L" input voltage X _{IN} , X _{CIN}	0		0.16V _{cc}	٧	
V _{IL}	"L" input voltage P5 ₄ ~P5 ₇	0		0.12V _{cc}	V	
I _{OH(sum)}	"H" sum output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P4 ₀ ~P4 ₇ P5 ₀ , P5 ₁			-120	mA	
I _{OH} (sum)	"H" sum output current P6 ₀ ~P6 ₅			-5	mA	
I _{OL(sum)}	"L" sum output current P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			50	mA	
I _{OL(sum)}	"L" sum output current P6 ₀ ~P6 ₅		, , ,	5	mA	
I _{он(peak)}	"H" peak output current P0 ₀ ~P0 ₄			-30	mA	
I _{он(peak)}	"H" peak output current P05~P07, P10~P17			-30	mA	
I _{он(peak)}	"H" peak output current P4 ₀ ~P4 ₇ , P5 ₀ , P5 ₁			-30	mA	
I _{OH} (peak)	"H" peak output current P60~P65			-3	mA	
I _{OL} (peak)	"L" peak output current P20~P27, P30~P37			15	mA	
I _{oL(peak)}	"L" peak output current P60~P65			3	mA	
I _{он(avg)}	"H" average output current P00~P07, P10~P17			-12	mA	
I _{он(avg)}	"H" average output current P40~P47, P50, P51			-12	· mA	
I _{он(avg)}	"H" average output current P60~P65			-1.5	mA	
I _{OL} (avg)	"L" average output current P20~P27, P30~P37, P60~P65			10	mA	
I _{OL} (avg)	"L" average output current P60~P65			1.5	mA	
f _{(XIN})	Clock input oscillating frequency (Note 3, 4, 6)			4.2	MHz	
f _(XCIN)	Clock oscillating frequency for clock function			500	kHz	

Note 2: High-level input voltage of up to $\pm 12V$ may be applied to permissible for ports $P2_0 \sim P2_7$, $P3_0 \sim$ P3₇, CNV_{SS}, and P5₂~P5₇.

3: Oscillation frequency is at 50% duty cycle.

4: When used in the low-speed mode, the timer clock input frequency should be $f_{(XIN)} < f_{(XIN)}/3$. 5: When external clock input is used, the timer clock input frequency should be $f_{(XCIN)} \le 50 \text{kHz}$.

6: The average output current I_{OL}(avg) and I_{OH}(avg) are in period of 100ms.

PIGGYBACK for M50754-XXXSP.M50954-XXXSP.M50955-XXXSP

ELECTRICAL CHARACTERISTICS (V_{CC} = 5V±5%, V_{SS} = 0V, T_a = 25°C, f_(XIN) = 4MHz, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			1.1min
Symbol	raidilletei	rest conditions	Min.	Тур.	Max.	. Unit
V _{OH}	"H" output voltage P6 ₀ ~P6 ₅	I _{OH} =-0.5mA	V _{CC} -0.4			V
V _{OH}	"H" output voltage ϕ	I _{OH} =-2.5mA	V _{cc} -2			V
V _{OH}	"H" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇	I _{OH} =-18mA	V _{cc} -2			٧
V _{OH}	"H" output voltage P40~P47, P50, P51	I _{OL} =-12mA	V _{cc} -2			V
VoL	"L" output voltage P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇	I _{OL} =10mA			2.	٧
VoL	"L" output voltage P60~P65	I _{OL} =0.5mA			0.4	V
VoL	"L" output voltage φ	I _{OL} =2.5mA			2	· V
$V_{T+}-V_{T-}$	Hysteresis P5 ₂ /INT ₂ , P5 ₃ /INT ₁		0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis RESET			0.5	0.7	V
$V_{T+}-V_{T-}$	Hysteresis P3 ₆	When used as CLK input	0.3		1	V.
$V_{T+}-V_{T-}$	Hysteresis X _{IN}		0.1		0.5	٧
IIL	"L" input current P20~P27, P30~P37	V _I =0V			-5	μΑ
IIL	"L" input current P60~P65	V _i =0V			- 5	μΑ
I _{IL}	"L" input current P5 ₄ ~P5 ₇	V _I =0V			-5	μΑ
I _{IL}	"L" input current RESET, XIN, XCIN	V ₁ =0V			-5	μΑ
I _{IL}	"L" input current P52/INT2, P53/INT1	V ₁ =0V			-5	μΑ
	. "H" input current P20~P27, P30~P37	V ₁ =5V			5	μΑ
I _{IH}	n input current P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇	V _I =12V			12	μА
l _{IH}	"H" input current P60~P65	V ₁ =5V			5	μА
I _{IH}	"H" input current P5 ₄ ~P5 ₇	V ₁ =5V			5	μА
I _{IH}	"H" input current RESET, XIN, XCIN	V ₁ =5V			. 5	μΑ
1	"H" input current P5 ₂ /INT ₂ , P5 ₃ /INT ₁	V _I =5V			5	μА
l _{IH}	H input current P52/1012, P53/1011	V _i =12V			12	μА
	"L" output current P00~P0z, P10~P1z, P40~P4z, P50, P51	V _P =V _{CC} -36V, V _{OL} =V _{CC}	150	450	900	μА
loL	L output current PO ₀ ~PO ₇ , P1 ₀ ~P1 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ , P5 ₁	V _P =V _{CC} -36V, V _{OL} =V _{CC} -36V			30	μΑ
V _{RAM}	RAM retention voltage	at clock stop	2		5.5	٧
lcc	Supply current	Output pins open (output OFF) V _P =V _{CC} , V _P =V _{SS} Input and I/O pins all at V _{SS} X _{IN} =4MHz (system operation)		3	6	mA




Fig.3 Supply current test circuit

M50964-PGYS

PIGGYBACK for M50964-XXXSP.M50963-XXXSP

DESCRIPTION

The M50964-PGYS is an EPROM mounted-type micro-computer which utilizes CMOS technology, and is designed for developing programs for single-chip 8-bit microcomputers the M50964-XXXSP/M50963-XXXSP. It is housed in a piggyback-type 64-pin shrink DIP.

There is a 28-pin socket on the package for the M5L2764K or the M5L27128K EPROM.

The M50964-PGYS simplifies the development of programs for the M50964-XXXSP/M50963-XXXSP, and is excellent for making prototypes.

The differences between the M50964-XXXSP and the M50963-XXXSP are only ROM size.

Therefor the M50964-PGYS can be used for the development of programs for the M50964-XXXSP/M50963-XXXSP.


DISTINCTIVE FEATURES

- Differences with the M50964-XXXSP/M50963-XXXSP
- (1) ROMIess, EPROM is attached externally.
- (2) Suitable EPROM is the M5L2764K or the M5L27128K.

APPLICATION

Development of programs for the following systems:

- Office automation equipment
- VCR, Tuner, Audio-visual equipment





MITSUBISHI MICROCOMPUTERS M50964-PGYS

PIGGYBACK for M50964-XXXSP,M50963-XXXSP

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V±5% to V _{CC} , and 0V to V _{SS} .
CNV _{ss}	CNV _{SS}		This is usually connected to V _{SS} .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions.) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
XIN	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock
X _{OUT}	Clock output	Output	source should be connected the X _{IN} pin and the X _{OUT} pin should be left open.
φ .	Timing output	Output	This is the timing output pin.
$\overline{INT_1}$	Interrupt input	Input	This is the highest order interrupt input pin.
AV _{SS}	Voltage input for A-D and D-A		This is GND input pin for the A-D and D-A converters.
V _{REF}	Reference voltage input	Input	This is reference voltage input pin for the A-D and D-A converters.
D-A	D-A output	Output	This is output pin from the D-A convereter.
PWM	PWM output	Output	This is output pin from the pulse width modulator. The output structure is N-channel open drain.
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open drain.
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The output structure is N-channel open drain.
P2 ₀ ~P2 ₇	I/O port P2	1/0.	Port P2 is an 8-bit I/O port and has basically the same functions as port P0, but the output structure is CMOS output.
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. When serial I/O is used, P3, P36, P35, and P34 work as $\overline{S_{RDY}}$, CLK, S_{OUT} , and S_{IN} pins, respectively. Also P33 and P32 work as CNTR pin and the lowest interrupt input pin ($\overline{INT_2}$), respectively.
P4 ₀ ~P4 ₇	I/O port P4	1/0	Port P4 is an 8-bit I/O port and has basically the same functions as port P0. P4 ₄ ~P4 ₇ work as analog input port AN ₄ ~AN ₇ .
P5 ₀ ~P5 ₇	Input port P5	Input	Port P5 is an 8-bit input port. P5 ₄ ~P5 ₇ , can be used as the edge sense inputs.
P6 ₀ ~P6 ₃	Output port P6	Output	Port P6 is a 4-bit output port. At external trigger output mode, P6 ₀ and P6 ₁ are in common with the trigger input pin (T) and the trigger output pin (Q), respectively. The cutput structure is N-channel open drain.
A ₀ ~A ₁₃	Output port A	Output	These are for addresses to an EPROM mounted on the package.
D ₀ ~D ₇	Input port D	Input	These are for input data from an EPROM mounted on the package.



BASIC FUNCTION BLOCK

The differences between the M50964-PGYS and the M50964-XXXSP/M50963-XXXSP are noted below. The following explanations apply to the M50964-PGYS.

Specification variations for other chips are noted accordingly.

MEMORY

The memory map is shown in Figure 1. The M50964-PGYS is mounted an EPROM instead of an internal ROM.

The address of an EPROM is $C000_{16} \sim FFFF_{16}$, and this memory size is 16384 bytes. Other than these, the M50964-PGYS has the same functions as the M50964-XXXSP/M50963-XXXSP have.




Fig.1 Memory map

PIGGYBACK for M50964-XXXSP.M50963-XXXSP

PROCESSOR MODE

External memory area differs from the M50964-XXXSP/M50963-XXXSP in the memory expanding mode.

External memory map in the memory expanding mode is shown in Figure 2.




Fig.2 Memory map in memory expanding mode

PRECAUTION FOR USE

- (1) In case of the M5L2764K or the M5L27128K EPROM use the following areas (refer to Figure 1):
 - For the M50964-XXXSP, usable ROM area are E800₁6~FFFF₁6.

M5L2764K······ addresses $0800_{16} \sim 1 FFF_{16}$ M5L27128K···· addresses $2800_{16} \sim 3 FFF_{16}$

 For the M50963-XXXSP, usable ROM area are D800₁₆∼FFFF₁₆.

M5L27128K····· addresses 1800₁₆~3FFF₁₆

(2) The M50964-PGYS has no options as the M50964-XXXSP/M50963-XXXSP. But, the M50964-PGYS can use the STP instruction.



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	−0. 3~ 7	V	
· V _t	Input voltage X _{IN}		−0.3~7	V
Vi	Input voltage P2 ₀ ~P2 ₇ , P4 ₂ ~P4 ₇		$-0.3 \sim V_{CC} + 0.3$	V
Vı	Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ P4 ₀ , P4 ₁ , P5 ₀ ~P5 ₇ , INT ₁	With respect to V _{SS} Output transistors cut-off	-0.3~13	٧
Vı	Input voltage CNV _{SS} , RESET		-0.3~13	V
Vo	Output voltage P2 ₀ ~P2 ₇ , P4 ₂ ~P4 ₇ , X _{OUT} , φ, D-A		-0.3~V _{cc} +0.3	٧
Vo	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ P4 ₀ , P4 ₁ , P6 ₀ ~P6 ₃ , PWM		-0.3~13	, V
Pd	Power dissipation	T _a =25℃	1000(Note 1)	mW
Topr	Operating temperature		-10~70	°C
Tstg	Storage temperature		-40~125	°

RECOMMENDED OPERATING CONDITIONS (V_{cc}=5V±5%, T_a=-10~70°C, unless otherwise noted)

Coursello ad	Parameter	7	Unit		
Symbol	, rarameter		Nom.	Max.	Unit .
V _{cc}	Supply voltage	4. 75	5	5. 25	V
V _{ss}	Supply voltage		0		V
V _{REF}	Reference voltage	4		Vcc	V
V _{IH}	"H" input voltage $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$ $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P5_0 \sim P5_7$ $\overline{INT_1}$, \overline{RESET} , X_{IN} , CNV_{SS} , $P6_0$	0.8V _{CC}		V _{cc}	V
V _{IH}	"H" input voltage P0 ₀ ~P0 ₇	0.45V _{cc}		V _{CC}	· V
V _{IL}	"L" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ INT ₁ , CNV _{SS} , P6 ₀	. 0		0. 2V _{CC}	V
VIL	"L" input voltage RESET	0		0.12V _{CC}	V
V _{IL}	"L" input voltage X _{IN}	0		0.16V _{CC}	V
V _{IL}	"L" output voltage P0 ₀ ~P0 ₇	0		0.15V _{CC}	V
l _{oL(peak)}	"L" peak output current $P0_0\sim P0_7$, $P1_0\sim P1_7$ $P2_0\sim P2_7$, $P3_0\sim P3_7$ $P4_0\sim P4_7$ (Note 2)			10	mA
loL(peak)	"L" peak output current P60~P63 (Note 2)			15	mA
loL(peak)	"L" peak output current PWM (Note 2)			5	mA
I _{OL} (avg)	"L" average output current $P0_0 \sim P0_7$, $P1_0 \sim P1_7$ $P2_0 \sim P2_7$, $P3_0 \sim P3_7$ $P4_0 \sim P4_7$, (Note 1)			5	mA
l _{oL(avg)}	"L" average output current P6 ₀ ~P6 ₃ (Note 1)			7	mA
I _{OL} (avg)	"L" average output current PWM (Note 1)			2.5	mA
I _{OH} (peak)	"H" peak output current P2 ₀ ~P2 ₇ (Note 2)			-10	mA
I _{OH} (avg)	"H" average output current P2 ₀ ~P2 ₇ (Note 1)			-5	mA
f _(XIN)	Internal clock oscillating frequency			4	MHz

Note 1: Average output current I_{OL(avg)} and I_{OH(avg)} are the average value of a period of 100ms.

2: Total of "L" output current I_{OL} of ports P0, P1, P2, P3, P4, P6, and PWM is 80mA max.

Total of "H" output current I_{OH}, of port P2 is 50mA max.

3: "H" input voltage of ports P0, P1, P3, P4₀~P4₃, P5, and INT₁ is available up to +12V.



PIGGYBACK for M50964-XXXSP.M50963-XXXSP

$\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 5 \text{V, } v_{ss} = 0 \text{V, } \tau_a = 25 \text{°C, } f_{(x_{in})} = 4 \text{MHz, unless otherwise noted})$

Symbol	D	meter Test conditions			1.1-14		
Symbol	Parameter			Min.	Тур.	Max.	Unit
V _{OH}	"H" output voltage P20~P27	I _{OH} =-10mA		3			V
V _{OH}	"H" output voltage φ, A ₀ ~A ₁₃	I _{OH} =-2.5mA		3			V
V _{OL}	"L" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₃	I _{OL} =10mA				2	٧
VoL	"L" output voltage φ, PWM, A ₀ ~A ₁₃	I _{OL} =5mA				2	V
$V_{T+}-V_{T-}$	Hysteresis INT ₁			0.3		1	٧
$V_{T+}-V_{T-}$	Hysteresis P3 ₆	When used as CLK inpu	it	0.3	0.8		V
$V_{T+}-V_{T-}$	Hysteresis P3 ₂	When used as INT ₂ inpu	t	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis P3 ₃	When used as CNTR in	out	0.5	1		V
$V_{T+}-V_{T-}$	Hysteresis P6 ₀	When used as T input		0.5	1		V
$V_{T+}-V_{T-}$	Hysteresis RESET			0.5	0.7	٧	
$V_{T+}-V_{T-}$	Hysteresis X _{IN}			0.1		0.5	٧
l _{IL}	"L" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ P6 ₀ ~P6 ₃ , PWM	v _i =0v				-5	μΑ
IIL	"L" input current INT ₁ , RESET, X _{IN} , D ₀ ~D ₇	V ₁ =0V				-5	μА
I _{IH}	"H" input current $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P3_0 \sim P3_7$ $P4_0 \sim P4_3$, $P5_0 \sim P5_7$, $P6_0 \sim P6_3$.PWM	v _i =12V				12	μΑ
l _{IH}	"H" input current INT ₁ , RESET, X _{IN} , P2 ₀ ~P2 ₇ P4 ₄ ~P4 ₇ , D ₀ ~D ₇	V _i =5V				5	μΑ
V _{RAM}	RAM retention voltage	When clock stopped		2			V
		ϕ , X _{OUT} , and D-A pins	f _(XIN) =4MHz Square wave		3	6	mA
Icc	Supply current	opened, other pins at V _{SS} , and A-D converter	When clock stopped Ta=25°C			1	
		in the finished condi- tion.	When clock stopped Ta=75°C			10	μΑ

$\textbf{A-D} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (\textit{V}_{\texttt{CC}} = 5\textit{V}, \textit{V}_{\texttt{SS}} = 4\textit{AV}_{\texttt{SS}} = 0\textit{V}, \; \textit{T}_{\texttt{A}} = 25\,^{\circ}\textit{C}, \; \textit{f}_{(\textit{X}_{\texttt{IN}})} = 4\textit{MHz}, \; \text{unless otherwise noted})$

Symbol	Parameter	Test conditions	Limits			11-11
			Min.	Тур.	Max.	Unit
_	Resolution	V _{REF} =V _{CC}			8	Bits
	Absolute accuracy	V _{REF} =V _{CC}			±3	LSB
R _{LADDER}	Ladder resistance value	V _{REF} =V _{CC}	2		10	kΩ
t _{CONV}	Conversion time				50	μs
V _{REF}	Reference input voltage		. 2		Vcc	V
VIA	Analog input voltage		0		V _{REF}	. V

$\textbf{D-A} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (\textit{V}_{cc}=5\textit{V}, \textit{V}_{ss}=\textit{AV}_{ss}=0\textit{V}, \textit{T}_{a}=25\,^{\circ}\textit{C}, \; \textit{f}_{(\textit{X}_{IN})}=4\textit{MHz}, \; \textit{unless otherwise noted})$

Symbol	Parameter	T-1 - 1 - 1 - 1 - 1 - 1	Limits			11-11
		Test conditions	Min.	Тур.	Max.	Unit
	Resolution	V _{REF} =V _{CC}			- 5	Bits
_	Error in full scale range	V _{REF} =V _{CC}			土1	%
t _{su}	Set up time	V _{REF} =V _{CC}			3	μs
Ro	Output resistance	V _{REF} =V _{CC}			3	kΩ
V _{REF}	Reference voltage		4		V _{CC}	٧

M37450PSS

PIGGYBACK for M37450M2-XXXSP.M37450M4-XXXSP.M37450M8-XXXSP

DESCRIPTION

The M37450PSS is an EPROM mounted-type microcomputer employing a silicon gate CMOS process and was designed for developing programs for single-chip, 8-bit microcomputers M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP. The M37450PSS, being housed in a piggyback-type 64-pin shrink DIP, is compatible with the M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP.

There is a 28-pin socket on the upper surface so that the M5M27C256K-12 or the M5M27C256K-15 EPROM may be used

The M37450PSS simplifies the development of programs for the M37450M2-XXXSP, M37450M4-XXXSP and M37450 M8-XXXSP and is excellent for making prototypes.


DISTINCTIVE FEATURES

- Differences with the M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP are:
 - (1) ROMIess, EPROM is attached externally.
 - (2) Suitable EPROM is M5M27C256K-12, M5M27C256K

APPLICATION

Development of programs for the following systems:

- Slave controller for PPCs, facsimiles, and page printers
- HDD, optical disk, inverter, and industrial motor controllers
- Industrial robots and machines





PIGGYBACK for M37450M2-XXXSP,M37450M4-XXXSP,M37450M8-XXXSP

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions	
V _{cc} V _{ss}	Supply voltage		Power supply inputs 5V±10% to V _{CC} and 0V to V _{SS} .	
CNV _{ss}	CNV _{SS}		Controls the processor mode of the chip. Normally connected to V _{SS} or V _{CC}	
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under nomal V conditions). If more time is needed for the crystal oscillator to stabillize, this "L" condition should be maintained for t required time.	
XIN	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, external ceramic or a quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an extern clock is used, the clock source should be connected to the X_{IN} pin and the X_{OUT} pin should be left open.	
Хоит	Clock output	Output		
φ	Timing output	Output	Outputs signal consisting of oscillating frequency divided by four.	
SYNC	Synchronous signal output	Output	This signal is output "H" during operation code fetch and is used to control single stepping of programs.	
R/W	Read/Write status output	Output	This signal determines the direction of the data bus. It is "H" during read and "L" during write.	
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programed input or output. The output structure is CMOS output. The low-order bits of the address are output exc in single-chip mode.	
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same function as port P0. The high-order bits of the address are output except in single-chip mode.	
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same function as P0. Used as data bus except in sin chip mode.	
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same function as P0. Serial I/O, PWM output, or even function can be selected with a program.	
P4 ₀ ~P4 ₂	Input port P4	Input	Analog input pin for the A-D converter. They may also be used as digital input pins.	
P5 ₀ ~P5 ₇	I/O port P5	I/Q	Port P5 is an 8-bit I/O port and has basically the same function as P0. This port functions as an 8-bit d bus for the master CPU when slave mode is selected with a program.	
P6 ₀ ~P6 ₇	I/O port P6	1/0	Port P6 is an 8-bit I/O port and has basically the same function as P0. Pins P6 ₃ ~P6 ₇ change to control bit for the master CPU when slave mode is selected with a program. Pins P6 ₀ ~P6 ₂ may be programed as e ternal interrupt input pins.	
D-A ₁ , D-A ₂	D-A output	Output	Analog signal from D-A converter is output	
V _{REF}	Refference voltage input	Input	Reference voltage input pin for A-D and D-A converter.	
AV _{SS}	Analog power supply		Ground level input pin for A-D and D-A converter.	
A ₀ ~A ₁₄	Output port A	Output	Port A outputs the adresses to the EPROM mounted on the top of the package.	
D ₀ ~D ₇	Input port D	Input	Port D takes the input data from the EPROM mounted on the top of the package.	



EXPLANATION OF FUNCTION BLOCK OPERATION

The differences between the M37450PSS and the M37450M2 -XXXSP, M37450M4-XXXSP and M37450M8-XXXSP are explained below. As all other points are the same, only the differences are explained.

MEMORY

The memory map is shown in Figure 1. Instead of an internal ROM, an EPROM is mounted. The addresses of EPROM are 8000_{16} to FFFF₁₆, having 32K bytes. Internal RAMs are provided from 0000_{16} to $00BF_{16}$ (192 bytes) and from 0100_{16} to $01FF_{16}$ (256 bytes) for a total of 448 bytes. However, the 64-byte area from $01C0_{16}$ to $01FF_{16}$ cannot be used when creating masked ROM. The rest of the functions are equivalent to the M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP




Fig. 1 Memory map



PROCESSOR MODE

External memory area differs from the M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP

Figure 2 shows the external memory area when the M37450PSS is in the memory expanding mode and Fig. 3 shows the external memory area when the M37450PSS is in the microprocessor mode.




Fig. 2 Memory map in memory expanding mode




Fig. 3 Memory map in memory expanding mode

PRECAUTION FOR USE

(1) Program area

When developing programs on the M37450PSS, the ROM and RAM sizes of the M37450M2-XXXSP, M37450M4-XXXSP, and M37450M8-XXXSP must be considered.

For the M37450M2-XXXSP, use the M37450PSS ROM program area from F000₁₆ to FFFF₁₆. (Write the program from 7000₁₆ to 7FFF₁₆ on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M2-XXXSP is 128 bytes from 0000_{16} to $007F_{16}$.

For the M37450M4-XXXSP, use the M37450PSS ROM program area from $E000_{16}$ to FFFF₁₆. (Write the program from 6000_{16} to 7FFF₁₆ on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M4-XXXSP is 192 bytes from 0000₁₆ to 00BF₁₆ and 64 bytes from 0100₁₆ to 013F₁₆ for a total of 256 bytes.

For the M37450M8-XXXSP, use the M37450PSS ROM program area from $C000_{16}$ to FFFF₁₆. (Write the program from 4000_{16} to 7FFF₁₆ on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M8-XXXSP is 192 bytes from 0000_{16} to $00BF_{16}$ and 192 bytes from 0100_{16} to $01BF_{16}$ for a total of 384 bytes.

The 64 byte area from 01C0₁₆ to 01FF₁₆ can also be used as internal RAM. However, it cannot be used when creating masked ROMs because there is no corresponding device.

(2) External memory

When developing programs, note that the external memory area of the M37450PSS is as described in the previous section.



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		-0.3~7	V
V _I	Input voltage RESET, X _{IN}		−0.3~7	V
Vı	Input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ P6 ₀ ~P6 ₇ , V _{RFF}	With respect to Vss	-0.3∼V _{cc} +0.3	V
V _I	Input voltage CNV _{SS}	Output transistors are at "OFF" state	-0.3~13	. V
Vo	Output voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ X _{OUT} , \$\phi\$, R/\(\bar{W}\), SYNC		-0.3~V _{cc} +0.3	V
Pd .	Power dissipation	T _a =25℃	1000	mW
Topr	Operating temperature		− 10 ~ 70	°C
T _{stg}	Storage temperature		−40~125	°C

RECOMMENDED OPERATING CONDITIONS ($V_{\text{CC}} = 5V \pm 10\%$, $T_a = -10 \sim 70^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameter		Limits			
Symbol	Parameter	Min.	Nom.	Max.	Unit	
V _{CC}	Supply voltage	4.5	5	5.5	V	
V _{SS}	Supply voltage		0		V	
V _{IH}	"H" input voltage RESET, X _{IN} , CNV _{SS} (Note1)	0.8V _{CC}		Vcc	V	
	"H" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇					
V _{IH}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇	2.0		Vcc	V	
	P6₀~P6₁ (except Note1)	}				
VIL	"L" input voltage CNV _{SS} (Note1)	0		0.2V _{CC}	V	
	"L" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇					
V _{IL}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇			0.8	V	
	P6₀~P6 ₇ (except Note1)					
VIL	"L" input voltage RESET	0		0.12V _{CC}	٧	
VIL	"L" input voltage X _{IN}	0 .		0.16V _{cc}	٧	
	"L" peak output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇			10	mA	
loL(peak)	P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇	1		10	ША	
	"L" average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇					
IoL(avg)	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			5	mA	
	P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ (Note2)					
1	"H" peak output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇			-10	A	
loн(peak)	P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇				mA	
	"H" average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇					
I _{OH(avg)}	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			-5	mA	
	P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ (Note2)					
$f(X_{IN})$	Clock oscillating frequency	. 1		10	MHz	

Note 1: Ports operate as $INT_1 \sim INT_3(P6_0 \sim P6_2)$, $EV_1 \sim EV_3(P3_0 \sim P3_2)$, $R_XD(P3_4)$ and $S_{CLK}(P3_6)$.

The storage as INT1→INT3(P06¬P02), EV1∼EV3(P36¬P02), RXC(P36) and ScLx(P36).
 The average output current loH(avg) and loL(avg) are the average value during a 100ms.
 The total of "L" output loL(peak) of port P0, P1 and P2 is 40mA max.
 The total of "H" output loH(peak) of port P0, P1 and P2 is 40mA max.
 The total of "L" output loL(peak) of port P3, P5, P6, R/W, SYNC and p is 40mA max.

The total of "H" output $I_{OH(peak)}$ of port P3, P5, P6, R/W, SYNC and ϕ is 40mA max.



ELECTRICAL CHARACTERISTICS ($v_{cc} = 5v \pm 10\%$, $v_{ss} = 0v$, $\tau_a = -10 \sim 70^{\circ}$ C, $f_{(x_{IN})} = 10$ MHz, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
Symbol			Min.	Тур.	Max.	Unit
V _{OH}	"H" output R/ $\overline{\mathrm{W}}$, SYNC, ϕ	I _{OH} =-2mA	V _{cc} -1			٧
V	"H" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇	I _{OH} =-5mA	V 1			V
V _{OH}	P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇	IOH——SITIA	V _{cc} -1			V
	"L" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇					
VoL	P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇	I _{OL} =2mA			0.45	V
	R/\overline{W} , SYNC, ϕ					
V	"L" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇	Iot=5mA			1	V
V _{OL}	P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇	IOL—SMA			' '	V
$V_{T+}-V_{T-}$	Hysterisis $INT_1 \sim INT_3 (P6_0 \sim P6_2)$, $EV_1 \sim EV_3 (P3_0 \sim P3_2)$	Function input level	0.3		1	V
V _{T+} V _{T-}	R _X D(P3 ₄), S _{CLK} (P3 ₆)	Function input level	0.3		'	v
$V_{T+}-V_{T-}$	Hysterisis RESET				0.7	V
$V_{T+}-V_{T-}$	Hysterisis X _{IN}		0.1		0.5	^ V
	"L" Input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇					
l _{IL}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇	$V_{i}=V_{SS}$	-5		5	μΑ
	P6₀∼P6₁, RESET, X _{IN}	*				,
	"H" Input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇					
l _{IH}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇	V _I =V _{CC}	- 5	•	5	μA
	P6 ₀ ∼P6 ₇ , RESET, X _{IN}					
V _{RAM}	RAM retention voltage	At stop mode	2			V
1.2	Supply current	At system operation		6	10	mA
lcc	Supply current	f(X _{IN})=10MHz(Note 4)		0	10	mA

Note 4: Only for M37450PSS (not contact in EPROM dissipation current).

$\textbf{A-D} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (v_{\text{CC}} = 5\text{V}, \; v_{\text{SS}} = 4\text{V}_{\text{SS}} = 0\text{V}, \; T_{a} = 25^{\circ}\text{C}, \; f_{(X_{\text{IN}})} = 10\text{MHz}, \; \text{unless otherwise noted})$

0	8:	Test conditions		Limits			
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit	
	Resolution				8	Bits	
_	Absolute accuracy	V _{CC} =V _{REF} =5.12V		±1.5	±3	LSB	
t _{CONV}	Conversion time	•			49	$t_{C}(\phi)$	
VIA	Analog input voltage		AVss		AVCC	٧	
V _{VREF}	Reference analog input voltage		2		Vcc	V	
R _{LADDER}	Ladder resistance value	V _{REF} =5V	2	7.5	10	kΩ	
I _{IVREF}	Reference analog input current	V _{REF} =5V	0.5	0.7	2.5	mA	
V _{AVSS}	Analog power input			0		V	

$\textbf{D-A} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 5V, \; V_{SS} = AV_{SS} = 0V, \; T_a = 25^{\circ}C, \; f(X_{IN}) = 10 \text{MHz, unless otherwise noted})$

0 11 11		Test conditions		Unit		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Oilit
_	Resolution				8	Bits
	Abusolute accuracy	V _{CC} =V _{REF} =5.12V			1.0	%
t _{su}	Setup time				3	μs
Ro	Output resistance		1	2	4	kΩ
V _{AVSS}	Analog power input			0		٧
V _{VREF}	Analog power input		4	1	Vcc	· V
I _{VREF}	Reference power input current		0	2.5	5	. mA

M37450PFS

PIGGYBACK for M37450M2-XXXFP.M37450M4-XXXFP.M37450M8-XXXFP

DESCRIPTION

The M37450PFS is an EPROM mounted-type microcomputer employing a silicon gate CMOS process and was designed for developing programs for single-chip, 8-bit microcomputers M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP. The M37450PFS, being housed in a piggyback-type 80-pin plastic QFP is compatible with the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP

There is a 32-pin socket on the upper surface so that EPROM may be used.

The M37450PSS simplifies the development of programs for the M37450M2-XXXFP, M37450M4-XXXFP and M37450 M8-XXXFP and is excellent for making prototypes.


DISTINCTIVE FEATURES

- Difference with the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP is:
 - (1) ROMIess, EPROM is attached externally.

APPLICATION

Development of programs for the following systems:

- Slave controller for PPCs, facsimiles, and page printers
- HDD, optical disk, inverter, and industrial motor controllers
- Industrial robots and machines





PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V±10% to V _{CC} and 0V to V _{SS} .
CNVss	CNV _{SS}		Controls the processor mode of the chip. Normally connected to V _{SS} or V _{CC}
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under nomal V_{CG} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
XIN	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, ar
Хоит	Clock output	Output	external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock source should be connected to the X _{IN} pin and the X _{OUT} pin should be left open.
φ	Timing output	Output	Outputs signal consisting of oscillating frequency divided by four.
SYNC	Synchronous signal output	Output	This signal is output "H" during operation code fetch and is used to control single stepping of programs.
R/W	Read/Write status output	Output	'This signal determines the direction of the data bus. It is "H" during read and "L" during write.
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programed as input or output. The output structure is CMOS output. The low-order bits of the address are output except in single-chip mode.
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same function as port P0. The high-order bits of the address are output except in single-chip mode.
P2 ₀ ~P2 ₇	I/O port P2	I/O	Port P2 is an 8-bit I/O port and has basically the same function as P0. Used as data bus except in single-chip mode.
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same function as P0. Serial I/O, PWM output, or even I/O function can be selected with a program.
P4 ₀ ~P4 ₇	Input port P4	Input	Analog input pin for the A-D converter. They may also be used as digital input pins.
P5 ₀ ~P5 ₇	I/O port P5	1/0	Port P5 is an 8-bit I/O port and has basically the same function as P0. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program.
P6 ₀ ~P6 ₇	I/O port P6	1/0	Port P6 is an 8-bit I/O port and has basically the same function as P0. Pins P6 ₃ ~P6 ₇ change to control bus for the master CPU when slave mode is selected with a program. Pins P6 ₀ ~P6 ₂ may be programed as external interrupt input pins.
D-A ₁ , D-A ₂	D-A output	Output	Analog signal from D-A converter is output
ADV _{REF}	A-D refference voltage input	Input	Reference voltage input pin for A-D converter.
DAV _{REF}	D-A refference voltage input	Input	Reference voltage input pin for D-A converter.
AV _{ss}	Analog power supply		Ground level input pin for A-D and D-A converter.
AV _{CC}	Analog power supply		Power supply input pin for A-D converter.
RD	Read signal output	Output	Control signal output as active "L" when vailed data is read from data bus.
WR	Write signal output	Output	Control signal output as active "L" when writing data from data bus to external component.
RESET _{OUT}	Reset output	Output	Control signal output as active "H" during reset. It is used as a reset output signal for perpheral components.
A ₀ ~A ₁₄	Output port A	Output	Port A outputs the adresses to the EPROM mounted on the top of the package.
D ₀ ~D ₇	Input port D	Input	Port D takes the input data from the EPROM mounted on the top of the package.



EXPLANATION OF FUNCTION BLOCK OPERATION

The differences between the M37450PFS and the M37450-M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP are explained below. As all other points are the same, only the differences are explained.

MEMORY

The memory map is shown in Figure 1. Instead of an internal ROM, an EPROM is mounted. The addresses of EPROM are 8000_{16} to FFFF₁₆, having 32K bytes. Internal RAMs are provided from 0000_{16} to $00BF_{16}$ (192 bytes) and from 0100_{16} to $01FF_{16}$ (256 bytes) for a total of 448 bytes. However, the 64-byte area from $01C0_{16}$ to $01FF_{16}$ cannot be used when creating masked ROM. The rest of the functions are equivalent to the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP.




Fig. 1 Memory map

PROCESSOR MODE

External memory area differs from the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP.

Figure 2 shows the external memory area when the M37450PFS is in the memory expanding mode and Figure 3 shows the external memory area when the M37450PFS is in the microprocessor mode.




Fig. 2 Memory map in memory expanding area




Fig. 3 Memory map in microprocessor mode

PRECAUTION FOR USE

(1) · Program area

When developing programs on the M37450PFS, the ROM and sizes of the M37450M2-XXXFP, M37450M4-XXXFP, and M37450M8-XXXFP must be considered.

For the M37450M2-XXXFP, use the M37450PFS ROM program area from F000₁₆ to FFFF₁₆. (Write the program from 7000₁₆ to 7FFF₁₆ on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M2-XXXFP is 128 bytes from $0000_{16}\ to\ 0007F_{16}.$

For the M37450M4-XXXFP, use the M37450PFS ROM program area from E000₁₆ to FFFF₁₆. (Write the program from 6000₁₆ to 7FFF₁₆ on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M4-XXXFP is 192 bytes from 0000_{16} to $00BF_{16}$ and 64 bytes from 0100_{16} to $013F_{16}$ for a total of 256 bytes.

For the M37450M8-XXXFP, use the M37450PFS ROM program area from C000₁₆ to FFFF₁₆. (Write the program from 4000₁₆ to 7FFF₁₆ on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M8-XXXFP is 192 bytes from 0000_{16} to $00BF_{16}$ and 192 bytes from 0100_{16} to $01BF_{16}$ for a total of 384 bytes.

The 64 byte area from $01C0_{16}$ to $01FF_{16}$ can also be used as internal RAM. However, it cannot be used when creating masked ROMs because there is no corresponding device.

(2) External memory

When developing programs, note that the external memory area of the M37450PFS is as described in the previous section.

(3) EPROM orientation

Figure 4 shows the orientation when mountting the EPROM on the M37450PFS. Insert the EPROM firmily until it hits bottom.






Fig. 4 EPROM orientation

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		−0.3~7	V
Vı	Input voltage RESET, XIN		−0.3~7	V
	Input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇			
V_{I}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇	With respect to V	$-0.3 \sim V_{cc} + 0.3$	V
	P6 ₀ ~P6 ₇ , ADV _{RFF} , DAV _{RFF} , AV _{CC}	With respect to V _{SS} , Output transistors are at "OFF" state		
Vı	Input voltage CNV _{SS}	Output transistors are at OFF state	−0.3~13	V
	Output voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇	1		
Vo	P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇		$-0.3 \sim V_{cc} + 0.3$	V
	X _{OUT} , φ, RD, WR, RESET _{OUT} , SYNC			
Pd	Power dissipation	T _a =25℃	500	mW
Topr	Operating temperature	·	-10~70°	°C
T _{stg}	Storage temperature		−40~125	. ℃

RECOMMENDED OPERATING CONDITIONS ($V_{CC} = 5V \pm 10\%$, $T_a = -10 \sim 70^{\circ}C$, unless otherwise noted)

Symbol	Parameter		Limits			
Symbol			Nom.	Max.	Unit	
V _{cc}	Supply voltage	4.5	5	5.5	٧	
V _{SS}	Supply voltage		. 0		٧	
V _{IH}	"H" input voltage RESET, X _{IN} , CNV _{SS} (Note1)	0.8V _{CC}		Vcc	V	
`	"H" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇					
VIH	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇	2.0		Vcc	V	
	P6 ₀ ~P6 ₇ (except Note1)					
VIL	"L" input voltage CNV _{SS} (Note1)	0		0.2V _{CC}	٧.	
	"L" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇					
VIL	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇	0		0.8	V	
	P6 ₀ ~P6 ₇ (except Note1)	}				
VIL	"L" input voltage RESET	0		0.12V _{CC}	V	
VIL	"L" input voltage X _{IN}	0		0.16V _{CC}	٧	
1	"L" peak output current P00~P07, P10~P17, P20~P27			10		
loL(peak)	P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇			10	mA	
	"L" average output current P00~P07, P10~P17				,	
I _{OL} (avg)	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇	[5	mA	
	P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ (Note2)					
1	"H" peak output current P00~P07, P10~P17, P20~P27			-10	A	
I _{он} (peak)	P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇			-10	mA	
	"H" average output current P00~P07, P10~P17					
I _{OH(avg)}	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			-5	mA	
	P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ (Note2)					
f(X _{IN})	Clock oscillating frequency	1		10	MHz	

Note 1 : Ports operate as $INT_1 \sim INT_3(P6_0 \sim P6_2)$, $EV_1 \sim EV_3(P3_0 \sim P3_2)$, $R_XD(P3_4)$ and $S_{CLK}(P3_6)$.

2: The average output current loH(avg) and loL(avg) are the average value during a 100ms.

3: The total of "L" output loL(peak) of port P0, P1 and P2 is 40mA max.

The total of "H" output loH(peak) of port P0, P1 and P2 is 40mA max.

The total of "L" output $I_{OL(peak)}$ of port P3, P5, P6, R/W, SYNC, RESET_{OUT}, \overline{RD} , \overline{WR} and ϕ is

The total of "H" output $I_{OH(peak)}$ of port P3, P5, P6, R/W, SYNC, RESET_{OUT}, \overline{RD} , \overline{WR} and ϕ is 40mA max.

$\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 5v \pm 10\%, v_{ss} = 0v, \, T_{a} = -10 \sim 70^{\circ}\text{C}, \, f_{(x_{|u|})} = 10 \text{MHz}, \, \text{unless otherwise noted})$

Complete	Parameter	Total and distant		Unit		
Symbol		Test conditions	Min.	Тур.	Max.	Unit
V _{OH}	"H" output RD, WR, SYNC, RESET _{OUT} , φ	I _{OH} =-2mA	V _{cc} -1			V
V _{OH}	"H" output voltage $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$ $P3_0 \sim P3_7$, $P5_0 \sim P5_7$, $P6_0 \sim P6_7$	I _{OH} =-5mA	V _{cc} -1			V
V _{OL}	"L" output voltage P0₀~P0₂, P1₀~P1₂, P2₀~P2₂ P3₀~P3₂, P5₀~P5₂, P6₀~P6₂ R/W, RD, WR, SYNC, RESET _{OUT} , ¢	I _{OL} =2mA			0. 45	V
V _{OL}	"L" output voltage $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$ $P3_0 \sim P3_7$, $P5_0 \sim P5_7$, $P6_0 \sim P6_7$	I _{OL} =5mA			1	٧
$V_{T+}-V_{T-}$	Hysterisis $INT_1 \sim INT_3 (P6_0 \sim P6_2)$, $EV_1 \sim EV_3 (P3_0 \sim P3_2)$ $R_X D(P3_4)$, $S_{CLK} (P3_6)$	Function input level	0.3		1	٧
$V_{T+}-V_{T-}$	Hysterisis RESET				0.7	V
$V_{T+}-V_{T-}$	Hysterisis X _{IN}		0.1		0.5	V
I _{IL}	"L" Input current $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$ $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P5_0 \sim P5_7$ $P6_0 \sim P6_7$, RESET, X_{IN}	V _i =V _{SS}	-5		5	μА
l _{iH}	"H" Input current $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$ $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P5_0 \sim P5_7$ $P6_0 \sim P6_7$, \overline{RESET} , X_{IN}	V _i =V _{CC}	— 5		5	μА
V _{RAM}	RAM retention voltage	At stop mode	2			V
lcc	Supply current	At system operation f(X _{IN})=10MHz(Note 4)		6	10	mA

Note 4: Only for M37450PFS (not contact in EPROM dissipation current).

A-D CONVERTER CHARACTERISTICS (V_{CC}=AV_{CC}=5V, V_{SS}=AV_{SS}=0V, T_B=25°C, f_(Xin)=10MHz, unless otherwise noted)

0	Parameter Test condition			1124		
Symbol		lest conditions	Min.	Тур.	Max.	Unit
_	Resolution				8	Bits
_	Absolute accuracy	V _{CC} =AV _{CC} =ADV _{REF} =5.12V		±1.5	±3	LSB
t _{CONV}	Conversion time				49	$t_{c}(\phi)$
VIA	Analog input voltage		AVss		AVcc	V
V _{ADVREF}	Reference analog input voltage		2		Vcc	V
R _{LADDER}	Ladder resistance value	ADV _{REF} =5V	. 2	7.5	10	kΩ
IIADVREF	Reference analog input current	ADV _{REF} =5V	0.5	0.7	2.5	mA
V _{AVCC}	Analog power input			Vcc		٧
V _{AVSS}	Analog power input			0		V

D-A CONVERTER CHARACTERISTICS ($V_{CC} = 5V$, $V_{SS} = AV_{SS} = 0V$, $T_A = 25^{\circ}C$, unless otherwise noted)

Symbol	Parameter	Test conditions			Unit	
Symbol	- Farameter	rest conditions	Min.	Тур.	Max.	OIII
_	Resolution				8	Bits
-	Abusolute accuracy	V _{CC} =DAV _{REF} =5.12V			1.0	%
tsu	Setup time				3	μs
Ro	Output resistance		1	2	4	kΩ
V _{AVSS}	Analog power input			0		٧
VDAVREF	Analog power input		4		Vcc	V
IDAVREF	Reference power input current		0	2.5	5	mA

5

BUILT-IN EPROM TYPE MICROCOMPUTERS



FPROM VERSION of M50746-XXXSP/FP

DESCRIPTION

The M50746E-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP. The features of this chip are similar to those of the M50746-XXXSP except that this chip has a 49152-bit (6144 words × 8 bits) EPROM built in. This single-chip microcomputer is useful for home electrical appliances and consumer appliance controllers.

In addition to its simple instruction sets, the EPROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming. Since general purpose EPROM writers can be used for the built-in EPROM, this chip is suitable for small quantity production runs.


The M50746ES and the M50746EFS are the window type. The differences between the M50746E-XXXSP and the M50746E-XXXFP and between the M50746ES and the M50746EFS are the package outline and the power dissipation ability (absolute maximum ratings).

FEATURES

FE	ATURES
•	Number of basic instructions 69
•	Memory size EPROM ······ 6144 bytes
•	RAM······144 bytes
•	Instruction execution time
	······ 2μs (minimum instructions at 4MHz frequency)
•	Single power supply 5V±5%
•	Power dissipation
	normal operation mode (at 4MHz frequency)15mW
•	Subroutine nesting ······72 levels (Max.)
0	Interrupt·····6 types, 5 vectors
•	8-bit timer 3
•	Programmable I/O ports (Ports P0, P1, P2, P3, P4) 40
•	Input ports (Port P5)8
•	Output ports (Port P6)4
•	A-D converter 8-bit successive approximation
•	D-A converter
•	8-bit PWM function
•	Watchdog timer
•	EPROM (equivalent to the M5L2764)
	program voltage······ 21V

APPLICATION

Office automation equipment VCR, Tuner, Audio-visual equipment




EPROM

VERSION

o<u>f</u>

M50746-XXXSP/FP





MITSUBISHI MICROCOMPUTERS M50746E-XXXSP/FP M50746ES/EFS

EPROM VERSION of M50746-XXXSP/FP

FUNCTIONS OF M50746E-XXXSP

	Parameter		Functions		
Number of basic instructions			69		
Instruction excution time			2μs (minimum instructions, at 4MHz frequency)		
., EPROM			6144bytes (Note 1)		
Memory capacity	RAM		144bytes		
	INT₁ Input 1-bitX1		1-bit×1		
I/O ports	P0, P1, P2, P3, P4	Input/output	8-bit×5(portion of P3 used with timer I/O and interrupt input)		
1/O ports	P5	Input	8-bit×1		
`	P6	Output	4-bit×1		
Timers			8-bit prescaler×2+8-bit timer×3		
A-D converter			8-bit×1 (4 channels)		
D-A converter			5-bit×1		
Pulse width modulator			8-bit×1		
Watchdog timer			15-bit×1		
Subroutine nesting			72levels (max)		
H nterrupt			2external interrupts, 3internal timer interrupts		
Clock generating circuit			Built-in (externally connected ceramic or quartz crystal oscillator)		
Supply voltage			5V±5%		
Power dissipation	High-speed operation		15mW (at 4MHz frequency)		
I/O characteristics	I/O voltage		12V (Ports P0, P1, P3, P4, P5, P6, INT ₁)		
1/O characteristics	Output current	•	5mA (Ports P0, P1, P2, P3, P4)		
Memory expansion			Possibe		
Operating temperature range	•		-10~70℃		
Device structure			CMOS silicon gate process		
	M50746E-XXXSP	One time programming type	64-pin shrink plastic molded DIP		
Package	M50746ES	Window type	64-pin shrink ceramic DIP		
rackage	M50746E-XXXFP	One time programming type	72-pin plastic molded QFP		
	M50746EFS	Window type	72-pin ceramic QFP		

Note 1: The EPROM programming voltage is 21V (equivalent to the M5L2764).



M50746E-XXXSP/FP M50746ES/EFS

EPROM VERSION of M50746-XXXSP/FP

PIN DESCRIPTION

Terminal	Mode	Name	Input/ Output	Functions
V _{CC} V _{SS}	Singl-chip /EPROM	Power supply		Supply 5V±5% to V _{CC} and 0V to V _{SS} .
CNV _{ss}	Singl-chip	CNV _{SS} input	Input	Connect to 0V.
	EPROM	V _{PP} input		Connect to V _{PP} when programming or verifing.
RESET	Single-chip	RESET input	Input	To reset, keep this input terminal low for more than $2\mu s$ (min) under normal V_{CC} conditions. If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
	EPROM	RESET input		Connect to V _{SS} .
X _{IN}	Single-chip	Clock input	Input	Connect a ceramic or a quartz crystal oscillator between X _{IN} and X _{OUT} for clock
X _{OUT}	/EPROM	Clock output	Output	oscillation. If an external clock input is used, connect the clock input to the X_{IN} pir and open the X_{OUT} pin.
φ	Single-chip /EPROM	Timing output	Output	For timing output
ĪNT ₁	Single-chip	Interrupt input	Input	Interrupt input INT ₁ .
	EPROM	Interrupt input	Input	Connect to 0V.
P0 ₀ ~P0 ₇	Singl-chip	I/O port P0	1/0	Port P0 is an 8-bit I/O port with direction registers which can program each bit as input or output. It is set to input mode at reset. The output format is N-ch open drain
	EPROM	Address input A ₀ ~A ₇	Input	P0 works as the lower 8 bit address input (A ₀ ~A ₇).
P1 ₀ ~P1 ₇	Single-chip	I/O port P1	1/0	Port P1 is an 8-bit I/O port which has the same function as Port P0.
	EPROM	Address input A ₈ ~A ₁₂	Input	P1 ₀ ~P1 ₄ works as the higher 5 bit address inputs (A ₈ ~A ₁₂). Connect P1 ₅ ~P1 ₇ to V _{CC} .
P2 ₀ ~P2 ₇	Single-chip	I/O port P2	1/0	Port P2 is an 8-bit I/O port which has the same function as Port P0. The output format is CMOS.
	EPROM	Data input/ output D ₀ ~D ₇	1/0	Port 2 works as an 8 bit data bus (D ₀ ~D ₇).
P3 ₀ ~P3 ₇	Single-chip	I/O port P3	1/0	Port P3, is an 8-bit I/O port, has the same function as Port P0. P3 ₃ and P3 ₂ are commonly used with I/O pin CNTR of timer X and the lowest interrupt input $\overline{\text{INT}}_2$, respectively.
	EPROM	Input Port P3	Input	Connect to 0V.
P4 ₀ ~P4 ₇	Single-chip	I/O port P4	. I/O	Port P4 is an 8-bit I/O port which has the same function as Port P0. Ports P47~P4 are common with Analog inputs AN7~AN4.
	EPROM	Select mode	Input .	P4 ₂ , P4 ₁ , P4 ₀ work as $\overline{\text{CE}}$, $\overline{\text{OE}}$ and $\overline{\text{PGM}}$ inputs, respectively. Connect P4 ₅ \sim P4 ₇ to 0V and P4 ₄ and P4 ₃ to 5V.
P5 ₀ ~P5 ₇	Single-chip	Input port	Input	Port P5 is an 8-bit input port. Ports P5 ₇ ~P5 ₄ have edge sence functions.
	EPROM	Input port	Input	Connect to 0V.
P6 ₀ ~P6 ₃	Single-chip	Output port	Output	Port P6 is a 8-bit output port. The output format is N-ch open drain.
	EPROM	Output port	Output	Connect to 0V.



MITSUBISHI MICROCOMPUTERS M50746E-XXXSP/FP M50746ES/EFS

EPROM VERSION of M50746-XXXSP/FP

PIN DESCRIPTION

Terminal	Mode	Name	Input/ Output	Functions
AV _{SS}	Single-chip	Analog voltage input	Input	GND pin for the A-D and D-A converters.
	EPROM	Analog voltage input	Input	Connect to 0V.
V _{REF}	Single-chip	Reference voltage input	Input	Referrence input for A-D and D-A converters.
	EPROM	Reference voltage input	Input	Connect to 0V.
D-A	Single-chip	D-A output	Output	D-A converter output pin
	EPROM	D-A output	Output	Connect to 0V.
PWM	Single-chip	PWM output	Output	Pulse width modulation output pin (N-ch open drain format).
	EPROM	PWM output	Output	Connect to 0V.



EPROM VERSION of M50746-XXXSP/FP

EPROM MODE

The M50746E-XXXSP features an EPROM mode in addition to its normal modes. When the \overline{RESET} signal level is low ("L") , the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1 and Figure 2 give the pin connections in the EPROM mode. When in the EPROM mode, ports P0, P1, P2, P40 \sim P42, and CNV $_{SS}$ are used for the EPROM (equivalent to the M5L2764). When in this mode, the built-in EPROM can be written to or read from using these pins in the same way as with the M5L2764. The oscillator should be connected to the XIN and XOUT pins, or external clock should be connected to the XIN pin.

Table 1 Pin function in EPROM programming mode

	M50746E-XXXSP/FP	M5L2764
V _{cc}	V _{cc}	V _{cc}
V _{PP}	CNV _{SS} /V _{PP}	· V _{PP}
V _{SS}	V _{ss}	V _{SS}
Address input	Ports P0, P1 ₀ ~P1₄	A ₀ ~A ₁₂
Data I/O	Port P2	D ₀ ~D ₇
CE	P4 ₂ /CE	CE
ŌĒ	P4 ₁ /OE	OE
PGM	P4 ₀ /PGM	PGM




Fig.1 Pin connection in EPROM programming mode (M50746E-XXXSP, M50746ES)



FPROM VERSION of M50746-XXXSP/FP




Fig.2 Pin connection in EPROM progamming mode (M50746E-XXXFP, M50746EFS)

FPROM VERSION of M50746-XXXSP/FP

EPROM READING, WRITING AND ERASING Reading

To read the EPROM, set the \overline{CE} and \overline{OE} pins to a "L" level, and the \overline{PGM} pin to a "H" level. Input the address of the data $(A_0 \sim A_{12})$ to be read and the data will be output to the I/O pins $D_0 \sim D_7$. The data I/O pins will be floating when either the \overline{CE} or \overline{OE} pins are in the "H" state.

Writing

To write to the EPROM, set the $\overline{\text{CE}}$ pin to a "L" level and the $\overline{\text{OE}}$ pin to a "H" level. The CPU will enter the program mode when V_{PP} is applied to the V_{PP} pin. The address to be written to is selected with pins $A_0 \sim A_{12}$, and the data to be written is input to pins $D_0 \sim D_7$. Set the $\overline{\text{PGM}}$ pin to a "L" level to begin writing.

Notes on Writing

When using an EPROM writer, the address range should be between 0800_{16} and $1FFF_{16}$. When data is written between addresses 0000_{16} and $1FFF_{16}$, fill addresses 0000_{16} to $07FF_{16}$ with 00_{16} .

Erasing

Data can only be erased on the M50746ES and the M50746EFS ceramic package, which includes a window. To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is 15W·s/cm².

NOTES ON HANDLING

- (1) Sunlight and fluorescent light contain wave lengths capable of erasing data. For ceramic package types, cover the transparent window with a seal (provided) when this chip is in use. However, this seal must not contact the lead pins.
- (2) Before erasing, the glass should be cleaned and stains such as finger prints should be removed thoroughly. If these stains are not removed, complete erasure of the data could be prevented.
- (3) Since a high voltage (21V) is used to write data, care should be taken when turning on the EPROM writer's power.

Table 2 I/O signal in each mode

Pin	CE(15)	OE(16)	PGM(17)	V _{PP} (27)	· V _{cc} (1)	Data I/O (57~64)
Read-out	VIL	V _{IL}	V _{IH}	V _{cc}	V _{cc}	Output
Programming	V _{IL}	V _{IH}	Pulse(V _{IH} →V _{IL})	V_{PP}	Vcc	Input
Programming verify	VIL	V _{IL}	V _{IH}	V_{PP}	V _{cc}	Output
Program disable	V _{IH}	X	X	V _{PP}	Vcc	Floating

Note 1: VIL and VIH indicate a "L" and "H" input voltage, respectively.

2: An X indicates either V_{IL} or V_{IH}.

M50746E-XXXSP/FP M50746ES/EFS

EPROM VERSION of M50746-XXXSP/FP

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage		−0.3~7	V
Vı	Input voltage X _{IN}		-0.3~ 7	V
Vı	Input voltage P2 ₀ ~P2 ₇ , P4 ₄ ~P4 ₇	With the output transistor cut-off	-0.3~V _{cc} +0.3	V
Vı	Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , P5 ₀ ~P5 ₇ , INT ₁		-0.3~13	V
Vı	Input voltage CNV _{SS} , RESET		−0.3~13 (Note 1)	V
Vo	Output voltage P2 ₀ ~P2 _, P4 ₄ ~P4 ₇ , X _{OUT} , ϕ , D-A		$-0.3 \sim V_{CC} + 0.3$	V
Vo	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , P6 ₀ ~P6 ₃ , PWM		-0.3~13	٧
Pd	Power dissipation	T _a =25℃	1000(Note2)	mW
Topr	Operating temperature		-10~70	°C
Tstg	Storage temperature		-40~125	°C

Note 1: In EPROM programming mode, CNV_{SS} is 22, 0V

Note 2: 300mW for QFP types.

RECOMMENDED OPERATING CONDITIONS (V_{cc}=5V±5%, T_a=-10~70°C, unless otherwise noted)

0	D		Limits			
Symbol	Parameter	Min.	Nom.	Max.	Unit	
V _{CC}	Supply voltage	4.75	5	5. 25	V	
V _{ss}	Supply voltage		0		V	
V _{REF}	Reference voltage	4		V _{CC}	٧	
	"H" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,					
V _{IH}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ , NT1, RESET, X _{IN} , CNV _{SS}	0.8V _{CC}		V _{CC}	٧	
	"L" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ .					
V _{IL}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ , INT ₁ , CNV _{SS}	0		0. 2V _{CC}	٧	
VIL	"L" input voltage RESET	0		0.12V _{CC}	٧	
V _{IL}	"L" input voltage X _{IN}	. 0		0.16V _{CC}	V	
	"L" peak output current P00~P07, P10~P17,					
1 .	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ ,	1		10	4	
loL(peak)	P4 ₀ ∼P4 ₇ , PWM			10	mΑ	
	(Note 4)					
I _{oL(peak)}	"L" peak output current P60~P63 (Note 4)			15	mA	
	"L" average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ ,					
	$P2_0 \sim P2_7$, $P3_0 \sim P3_7$,	1		5	mA	
l _{oL(avg)}	P4 ₀ ~P4 ₇ , PWM	\cdot		3	mA	
	(Note 3)					
I _{OL(avg)}	"L" average output current P6 ₀ ~P6 ₃ (Note 3)			7	mA	
I _{OH} (peak)	"H" peak output current P2 ₀ ~P2 ₇ (Note 4)			-10	mA	
I _{OH} (avg)	"H" average output current P2 ₀ ~P2 ₇ (Note 4)			-5	mA	
f _(XIN)	Internal clock oscillating frequency			4	MHz	

Note 3: The average output currents I_{OL(avg)} and I_{OH(avg)} are the average value of a period of 100ms.
4: Do not allow the combined low- level output current of ports P0, P1, P2, P3, P4, P6, and PWM to exceed 80mA.

Do not allow the combined high-level output current of port P2 to exceed 50mA.

5: "H" input voltage of ports' P0, P1, P3, P4 $_{0}$ ~P4 $_{3}$, P5 and \overline{INT}_{1} is available up to $\pm 12V$.

MITSUBISHI MICROCOMPUTERS M50746F-YYYSP/FP

M50746E-XXXSP/FP M50746ES/EFS

EPROM VERSION of M50746-XXXSP/FP

ELECTRICAL CHARACTERISTICS (T_a=25°C, V_{cc}=5V, V_{ss}=0V, f_(X_{IN})=4MHz, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			11-14
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
V _{OH}	"H" output voltage P2 ₀ ~P2 ₇	I _{OH} =-10mA	3			V
V _{OH}	"H" output voltage φ	I _{OH} =-2.5mA	- 3			V
V _{OL}	"L" output voltage $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7, P4_0 \sim P4_7, P6_0 \sim P6_3,$ PWM	I _{OL} =10mA			2	V
VoL	"L" output voltage φ	I _{OL} =5mA			2	V
$V_{T+}-V_{T-}$	Hysteresis INT ₁		0.3		1	٧.
$V_{T+}-V_{T-}$	Hysteresis P3 ₂	When used as INT ₂ input	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis P3 ₃	When used as CNTR input	0.5	1		V
$V_{T+}-V_{T-}$	Hysteresis RESET			0.5	0.7	V
$V_{T+}-V_{T-}$	Hysteresis X _{IN}		0.1		0.5	V
l _{IL}	"L" input current $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P5_0 \sim P5_7$, $P6_0 \sim P6_3$, PWM	V _i =0V			-5	μΑ
I _{IL}	"L" input current INT1, RESET, XIN	V _I =0V			5	μА
I _{IH}	"H" input current $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_3$, $P5_0 \sim P5_7$, $P6_0 \sim P6_3$, PWM	V _i =12V			, 12	μΑ
I _{IH}	"H" input current INT ₁ , RESET, X _{IN} , P2 ₀ ~P2 ₇ , P4 ₄ ~P4 ₇	V _I =5V			5	μΑ
V _{RAM}	RAM retention voltage	When clock disabled	2			V
		ϕ , X_{OUT} , and D-A pins opened, other pins at Square wave		3	6	mA
lcc '	Supply current	V _{ss} , and A-D conver- At clock stop			1	μΑ
		ter in the finished At clock stop Ta=70°C			10	μА

$\textbf{A-D} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (\textbf{T}_{\textbf{a}} = 25 ^{\circ} \textbf{C}, \; \textbf{V}_{\text{cc}} = 5 \textbf{V}, \; \textbf{V}_{\text{SS}} = 0 \textbf{V}, \; \textbf{f}_{(\textbf{X}_{\text{IN}})} = 4 \text{MHz, unless otherwise noted})$

0	Parameter	Test conditions		Limits		
Symbol	Parameter	l'est conditions	Min.	Тур.	Max.	Unit
_	Resolution	V _{REF} =V _{CC}			8	Bits
_	Absolute precision	V _{REF} =V _{CC} ,			±3	LSB
RLADDER	Ladder resistance	V _{REF} =V _{CC}	2		10	kΩ
t _{CONV}	Conversion time				50	μs
V _{REF}	Reference voltage		2		Vcc	V
VIA	Analog input voltage		0		V _{REF}	V

$\textbf{D-A} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (\tau_a = 25 \text{°C}, \; V_{\text{CC}} = 5 \text{V}, \; V_{\text{SS}} = 0 \text{V}, \; f_{(x_{\text{IN}})} = 4 \text{MHz}, \; \text{unless otherwise noted})$

Cumbal	Parameter	Test conditions	Limits			Unit
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Onit
_	Resolution	V _{REF} =V _{CC}			5	Bits
_	Error in full scale range	V _{REF} =V _{CC} ,			±1	%
tsu	Setup time	V _{REF} =V _{CC}			3	μs
Ro	Output resistance	V _{REF} =V _{CC}			3	kΩ
VREF	Reference voltage		4		Vcc	V



M50746E-XXXSP/FP M50746ES/EFS

EPROM VERSION of M50746-XXXSP/FP

TIMING REQUIREMENTS

Single-Chip mode ($\tau_a=25^{\circ}\text{C}$, $v_{cc}=5v\pm5\%$, $v_{ss}=0v$, $f_{(x_{IN})}=4\text{MHz}$, unless otherwise noted)

0 1 1	Parameter	T		1121		
Symbol	Parameter .	Test conditions	Min.	Тур.	Max.	Unit
t _{Su(POD} -ø)	Port P0 input setup time		270			ns
t _{Su(P1D-ø)}	Port P1 input setup time		270			ns
t _{SU(P2D-ø)}	Port P2 input setup time		270			ns
t _{su(P3Dø)}	Port P3 input setup time		270			ns
t _{SU(P4D-ø)}	Port P4 input setup time		270			ns
t _{su(P5D-ø)}	Port P5 input setup time		270			ns
th(ø—POD)	Port P0 input hold time		20			ns
th(ø-P1D)	Port P1 input hold time		20			ns
th(ø-P2D)	Port P2 input hold time		20			ns
th(ø-P3D)	Port P3 input hold time		20			ns
th(ø-P4D)	Port P4 input hold time		20			ns
th(#-P5D)	Port P5 input hold time		20			ns
tc	External clock input cycle time		250			ns
t _w	External clock input pulse width		75			ns
tr	External clock rise-time				25	ns
tf	External clock fall-time				25	ns

Eva-Chip mode $(T_a=25^{\circ}C, V_{cc}=5V\pm5\%, V_{ss}=0V, f_{(X_{IN})}=4MHz, unless otherwise noted)$

Symbol		T		Heit		
	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{SU(POD-¢)}	Port P0 input setup time		270			ns
t _{SU(P1D-ø)}	Port P1 input setup time		270			ns
t _{SU(P2D-ø)}	Port P2 input setup time		270			ns
th(ø-POD)	Port P0 input hold time		20			· ns
th(ø-PID)	Port P1 input hold time		20			ns
th(d-Pan)	Port P2 input hold time		20			ns

Memory expanding mode microprocessor mode

(Ta=25°C, V_{CC} =5 $V\pm$ 5%, V_{SS} =0V, $f_{(X_{IN})}$ =4MHz, unless otherwise noted)

0	Parameter	Task and Wass	Limits			Unit
Symbol		Test conditions	Min.	Тур.	Max.	Unit
t _{SU(P2D-ø)}	Port P2 input setup time		270			ns
th(d-pap)	Port P2 input hold time		30			ns

EPROM VERSION of M50746-XXXSP/FP

SWITCHING CHARACTERISTICS

Single-Chip mode (τ_a =25°C, v_{cc} =5v±5%, v_{ss} =0v, $f_{(x_{iN})}$ =4MHz, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			
	Falantelei	rest conditions	Min.	Тур.	Max.	Unit	
td(ø-POQ)	Port P0 data output delay time	Fig. 2			230	ns	
td(ø-P1Q)	Port P1 data output delay time	Fig. 2	1		230	ns	
t _{d(ø-P2Q)}	Port P2 data output delay time	Fig. 3			230	ns	
td(ø-P3Q)	Port P3 data output delay time	Fig. 2			230	ns	
t _{d(øP4Q)}	Port P4 data output delay time	Fig. 2			230	ns	
t _{d(ø-P6Q)}	Port P6 data output delay time	Fig. 2			230	ns	

$\textbf{Eva-Chip} \quad \textbf{mode} \ \, (\tau_a = 25 ^{\circ}\text{C}, \ \, V_{\text{CC}} = 5 \text{V} \pm 5 \%, \ \, V_{\text{SS}} = 0 \text{V}, \ \, f_{(x_{\text{IN}})} = 4 \text{MHz, unless otherwise noted})$

Comple at	D	Ttditi		Limits		11-7	
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	. Unit	
t _{d(ø-POA)}	Port P0 address output delay time				250	ns	
td(ø-POAF)	Port P0 address output delay time	,			250	ns	
td(ø-POQ)	Port P0 data output delay time				200	ns	
td(ø-POQF)	Port P0 data output delay time	F:~ 2			200	ns	
td(ø-P1A)	Port P1 address output delay time	Fig. 2			250	ns	
td(ø-PIAF)	Port P1 address output delay time				250	ns	
td(\$-P1Q)	Port P1 data output delay time	*			200	ns	
td(ø-P1QF)	Port P1 data output delay time				200	ns	
t _{d(\$\phi - P2Q)}	Port P2 data output delay time	Fig. 2			300	ns	
td(ø-P2QF)	Port P2 data output delay time	Fig. 3			300	ns	
td(ø-R/w)	R/W signal output delay time				250	ns	
td(ø-R/WF)	R/W signal output delay time				250	ns	
t _{d(ø−P30Q)}	Port P3 data output delay time	4.0			200	ns	
td(ø-P30QF)	Port P3 data output delay time				200	ns	
td(ø-sync)	SYNC signal output delay time	Fig. 2			250	ns	
td(ø-synce)	SYNC signal output delay time				250	ns	
td(ø-P31Q)	Port P3 ₁ data output delay time	4 1 V			200	ns	
td(ø-P31QF)	Port P3 ₁ data output delay time				200	ns	

Memory expanding mode microprocessor mode

(Ta=25°C, V_{CC}=5V \pm 5%, V_{SS}=0V, f_(X|N)=4MHz, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		
	Falanetei	Test conditions	Min.	Тур.	Max.	Unit
td(ø-poa)	Port P0 address output delay time	Fig. 2			250	ns
td(ø-PIA)	Port P1 address output delay time	Fig. 2			250	ns
t _{d(≠-P2Q)}	Port P2 data output delay time	F:- 2			300	ns
td(ø-P2QF)	Port P2 data output delay time	Fig. 3			300	ns
td(ø-R/W)	R/W signal output delay time				250	ns
td(ø-sync)	SYNC signal output delay time	Fig. 2			250	ns




Fig.2 Measurement circuit for ports P0, P1, P3, P4, P6





Fig.3 Measurement circuit for port P2




EPROM VERSION of M50746-XXXSP/FP





EPROM VERSION of M50746-XXXSP/FP

In eva-chip mode



M50746E-XXXSP/FP M50746ES/EFS

EPROM VERSION of M50746-XXXSP/FP

In memory expanding mode and microprocessor mode - td (ø-P0A) Port P0 output - td (ø-P1A) Port P1 output td (#-P2QF) - td (ø-P2Q) Port P2 output floating tsu (P2D-ø) -Port P2 input td (#-R/W) Port P3₀ output (R/W) td (ø-sync) Port P3₁ output (SYNC)

EPROM VERSION of M50747-XXXSP/FP

DESCRIPTION

The M50747E-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP. The features of this chip are similar to those of the M50747-XXXSP except that this chip has a 65536-bit (8192 words × 8 bits) EPROM built in. This single-chip microcomputer is useful for home electrical appliances and consumer appliance controllers.

In addition to its simple instruction sets, the EPROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming. Since general purpose EPROM writers can be used for the built-in EPROM, this chip is suitable for small quantity production runs.


The M50747ES and the M50747EFS are the window type. The differences between the M50747E-XXXSP and the M50747E-XXXFP and between the M50747ES and the M50747EFS are the package outline and the power dissipation ability (absolute maximum ratings).

FEATURES


•	Number of basic instructions 69
	Memory size EPROM ······················· 8192 bytes
	RAM 256 bytes
•	Instruction execution time
	1µs (minimum instructions at 8MHz frequency)
•	Single power supply 5V±5%
•	Power dissipation
	normal operation mode (at 8MHz frequency) ···· 30mW
•	Subroutine nesting128 levels (Max.)
•	Interrupt·····7 types, 5 vectors
•	8-bit timer ·······3 (2 when used as serial I/O)
	Programmable I/O ports (Ports P0, P1, P2, P3, P4)···· 40
•	Input ports (Port P5)·····8
	Output ports (Port P6)8
•	Serial I/O (Clock synchronized or UART)1
•	EPROM (equivalent to the M5L2764)
	program voltage······21V

APPLICATION

Office automation equipment VCR, Tuner, Audio-visual equipment







M50747E-XXXSP/FP
M50747ES/EFS
EPROM VERSION of M50747-XXXSP/FP

MITSUBISHI MICROCOMPUTERS

M50747E-XXXSP/FP M50747ES/EFS

EPROM VERSION of M50747-XXXSP/FP

FUNCTIONS OF M50747E-XXXSP

	Parameter		Functions		
Number of basic instructions			69		
Instruction execution time			1μs (minimum instructions, at 8MHz of frequency)		
Clock frequency			8MHz		
	EPROM		8192bytes (Note 1)		
Memory size	RAM 2		256bytes		
	ĪNT ₁	Input	1-bit×1		
	DO D4 D0 D0 D4	l	8-bit ×5 (Part of P3 are common with Input/output of serial I/O,		
Input/output port	P0, P1, P2, P3, P4	Input/Output	timer I/O, and INT ₂ interrupt input)		
	P5	. Input	8-bit×1		
P6		Output	8-bit×1		
Serial I/O			8-bit or 9-bit×1		
Timers			8-bit prescaler×2+8-bit timer×3 (8-bit timer×2 when serial I/O is used)		
Subroutine nesting	Subroutine nesting		128levels (max.)		
Ind			Two external interrupt (1 of external interrupt is in common with port P32)		
Interrupts			Three timer interrupt (or timer×2, serial I/O×1)		
Clock generating circuit			Built-in (externally connected ceramic or quartz crystal oscillator)		
Supply voltage		•	5V±5%		
Power dissipation	at high-speed operation		30mW (at 8MHz frenquency)		
Innut (O. do. d. ab annut at an	Input/output voltage		5V		
Input/Qutput characteristics	Output current		10mA (Ports P3, P4, P6)		
Memory expansion			Possible		
Operating temperature range	,		-10~70℃		
Device structure			CMOS silicon gate		
	M50747E-XXXSP	One time programming type	64-pin shrink plastic molded DIP		
Doelsone	M50747ES	Window type	64-pin shrink ceramic DIP		
Package	M50747E-XXXFP	One time programming type	72-pin plastic molded QFP		
	M50747ES	Window type	72-pin ceramic QFP		

Note 1: The EPROM programming voltage is 21V (equivalent to the M5L2764).

M50747E-XXXSP/FP M50747ES/EFS

EPROM VERSION of M50747-XXXSP/FP

PIN DESCRIPTION

Terminal	Mode	Name .	Input/ Output	Functions	
V _{CC} V _{SS}	Singl-chip /EPROM	Power supply		Supply 5V \pm 5% to V $_{\text{CC}}$ and 0V to V $_{\text{SS}}$.	
CNVss	Singl-chip	CNV _{SS} input		Connect to 0V.	
/V _{PP}	EPROM	V _{PP} input	Input	Connect to V _{PP} when programming or verifing.	
RESET	Single-chip	RESET input	Input	To reset, keep this input terminal low for more than $2\mu s$ (min) under normal V_{CC} conditions. If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.	
	EPROM	RESET input		Connect to V _{SS} .	
X _{IN}	Single-chip	Clock input	Input	Connect a ceramic or a quartz crystal oscillator between X _{IN} and X _{OUT} for clock	
Хоит	/EPROM	Clock output	Output	oscillation. If an external clock input is used, connect the clock input to the and open the X _{OUT} pin.	
φ	Single-chip /EPROM	Timing output	Output	For timing output.	
ĪNT ₁	Single-chip	Interrupt input	Input	Interrupt input INT ₁ .	
	EPROM	Interrupt input	Input	Connect to 0V.	
P0 ₀ ~P0 ₇	Singl-chip	I/O port P0	1/0	Port P0 is an 8-bit I/O port with an I/O direction register which can program each bit as input or output. It is set to input mode at reset. The output format is CMOS.	
	EPROM	Address input A ₀ ~A ₇	Input	P0 works as the lower 8 bit address input $(A_0 \sim A_7)$.	
P1 ₀ ~P1 ₇	Single-chip	I/O port P1	1/0	Port P1 is an 8-bit I/O port which has the same function as Port P0.	
	EPROM	Address input A ₈ ~A ₁₂	Input	$P1_0\sim P1_4$ works as the higher 5 bit address inputs ($A_8\sim A_{12}$). Connect $P1_5\sim P1_7$ to V_{CC} .	
P2 ₀ ~P2 ₇	Single-chip	I/O port P2	1/0	Port P2 is an 8-bit I/O port which has the same function as Port P0.	
	EPROM	Data input/ output D ₀ ~D ₇	1/0	Port 2 works as an 8 bit data bus ($D_0 \sim D_7$).	
P3 ₀ ~P3 ₇	Single-chip	I/O port P3	I/O 	Port P3, is an 8-bit I/O port, has the same function as Port P0. When serial I/O is used, P3 ₆ , P3 ₅ and P3 ₄ work as CLK, TxD, RxD pins respectively. When clock syn chronous serial I/O is used, P3 ₇ works as \overline{S}_{RDY} . P3 ₃ and P3 ₂ are commonly used with I/O pin CNTR of timer X and the lowest interrupt input \overline{INT}_2 , respectively.	
	EPROM	Input Port P3	Input	Connect to 0V.	
P4 ₀ ~P4 ₇	Single-chip	I/O port P4	1/0	Port P4 is an 8-bit I/O port which has the same function as Port P0.	
	EPROM	Select mode	Input	P4 ₂ , P4 ₁ , P4 ₀ work as $\overline{\text{CE}}$, $\overline{\text{OE}}$ and $\overline{\text{PGM}}$ inputs, respectively. Connect P4 ₅ ~P4 ₇ to 0V and P4 ₄ and P4 ₃ to 5V.	
P5 ₀ ~P5 ₇	Single-chip	Input port	Input	Port P5 is an 8-bit input port.	
	EPROM	Input port	Input	Connect to 0V.	
P6 ₀ ~P6 ₇	Single-chip	Output port	Output	Port P6 is a 8-bit output port. The output format is CMOS.	
	EPROM	Output port	Output	Connect to 0V.	

FPROM VERSION of M50747-XXXSP/FP

EPROM MODE

The M50747E-XXXSP features an EPROM mode in addition to its normal modes. When the RESET signal level is low ("L"), the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1 and Figure 2 give the pin connections in the EPROM mode. When in the EPROM mode, ports P0, P1, P2, P4 $_0$ ~P4 $_2$, and CNV $_{SS}$ are used for the EPROM (equivalent to the M5L2764). When in this mode, the built-in EPROM can be written to or read from using these pins in the same way as with the M5L2764. The oscillator should be connected to the X $_{\rm IN}$ and X $_{\rm OUT}$ pins, or external clock should be connected to the X $_{\rm IN}$ pin.

Table 1 Pin function in EPROM programming mode

	M50747E-XXXSP/FP	M5L2764
V _{cc}	V _{cc}	V _{cc}
V _{PP}	CNV _{SS} /V _{PP}	V _{PP}
V _{SS}	V _{ss}	V _{SS}
Address input	Ports P0, P1₀~P1₄	A ₀ ~A ₁₂
Data I/O	Port P2	D ₀ ~D ₇
CE	P4₂/CE	CE
ŌĒ	P4 ₁ /OE	.OE
PGM	P4 ₀ /PGM	PGM




Fig.1 Pin connection in EPROM programming mode (M50747E-XXXSP, M50747ES)



EPROM VERSION of M50747-XXXSP/FP




Fig.2 Pin connection in EPROM programming mode (M50747E-XXXFP, M50747EFS)

M50747E-XXXSP/FP

EPROM VERSION of M50747-XXXSP/FP

EPROM READING, WRITING AND ERASING

Reading

To read the EPROM, set the \overline{CE} and \overline{OE} pins to a "L" level, and the \overline{PGM} pin to a "H" level. Input the address of the data $(A_0 \sim A_{12})$ to be read and the data will be output to the I/O pins $D_0 \sim D_7$. The data I/O pins will be floating when either the \overline{CE} or \overline{OE} pins are in the "H" state.

Writing

To write to the EPROM, set the \overline{CE} pin to a "L" level and the \overline{OE} pin to a "H" level. The CPU will enter the program mode when V_{PP} is applied to the V_{PP} pin. The address to be written to is selected with pins $A_0 \sim A_{12}$, and the data to be written is input to pins $D_0 \sim D_7$. Set the \overline{PGM} pin to a "L" level to begin writing.

Erasing

Data can only be erased on the M50747ES and the M50747EFS ceramic package, which includes a window. To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is 15W·s/cm².

NOTES ON HANDLING

- (1) Sunlight and fluorescent light contain wave lengths capable of erasing data. For ceramic package types, cover the transparent window with a seal (provided) when this chip is in use. However, this seal must not contact the lead pins.
- (2) Before erasing, the glass should be cleaned and stains such as finger prints should be removed thoroughly. If these stains are not removed, complete erasure of the data could be prevented.
- (3) Since a high voltage (21V) is used to write data, care should be taken when turning on the EPROM writer's power.

Table 2 I/O signal in each mode

Pin	Œ(15)	OE(16)	PGM(17)	V _{PP} (27)	V _{cc} (1)	Data I/O (57~64)
Read-out	V _{IL}	V _{IL}	V _{IH}	Vcc	V _{cc}	Output
Programming	V _{IL}	V _{IH}	Pulse(V _{IH} →V _{IL})	V_{PP}	V _{cc}	Input
Programming verify	V _{IL}	VIL	V _{IH}	V_{PP}	V _{cc}	Output
Program disable	V _{IH}	X	X	V_{PP}	V _{cc}	Floating

Note 1: V_{IL} and V_{IH} indicate a "L" and "H" input voltage, respectively.

2 : An X indicates either V_{II} or V_{IH}.

M50747E-XXXSP/FP M50747ES/EFS

FPROM VERSION of M50747-XXXSP/FP

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage		−0.3~7	٧
Vı	Input voltage, RESET, XIN, INT1, P50~P57		−0.3~7	V
Vı	Input voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$,	With respect to V _{SS} . Output transistors cut-off	-0.3∼V _{cc} +0.3	٧
V _I	Input voltage, CNV _{SS}	Output transistors cut-on	−0.3~13 (Note 1)	٧
Vo	Output voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P6_0 \sim P6_7$, X_{OUT} , ϕ		-0, 3~V _{cc} +0.3	٧
Pd	Power dissipation	T _a = 25℃	1000(Note 2)	mW
Topr	Operating temperature range		−10~70	င
Tstg	Storage temperature range		−40~125	°C

Note 1: In EPROM programming mode, CNV_{SS} is 22.0V.

2: 300mW for QFP types.

RECOMMENDED OPERATING CONDITIONS (V_{CC} = 5V±5%, T_a = -10~70°C, unless otherwise noted)

Complete	Double to the second to the se		Limits		Unit
Symbol	Parameter	Min.	Nom.	Max.	Unit
V _{cc}	Supply voltage	4. 75	5	5. 25	٧
V _{ss}	Supply voltage		0		V
	"H" input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,				
V _{IH}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ ,	0.8V _{CC}		Vcc	V
	INT ₁ , RESET, X _{IN} , CNV _{SS}				
	"L" input voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$,				
V _{IL}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ ,	0		0.2V _{CC}	V
	INT ₁ , CNV _{SS}				
VIL	"L" input voltage, RESET	0		0.12V _{CC}	V
VIL	"L" input voltage, X _{IN}	0		$0.16V_{CC}$	V
1	"L" peak output current, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$,	ļ		10	mA
l _{oL} (peak)	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇			10	
	"L" average output current, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$,			.	
loL(avg)	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇			5	mA
	(Note 3)				
1	"H" peak output current, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$,			-10	mA .
I _{он} (peak)	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇			10	
	"H" average output current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,				
loн(avg)	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ P6 ₀ ~P6 ₇ ,			<u>-</u> 5	mA
	(Note 3)				
f _(XIN)	Internal clock oscillating frequency			8	MHz

Note 3: The average output current I_{OL(avg)} and I_{OH(avg)} are the average value of a period of 100ms
4: Total of I_{OL(peak)}, of ports P0, P1, and P2 is below 20mA
Total of I_{OH(peak)}, of ports P0, P1, and P2 is below 20mA
Total of I_{IL(peak)}, of ports P3, P4, and P6 is below 80mA

Total of I_{OH(peak)}, of ports P3 and P4 is 20mA

Total of I_{OH}(peak), of ports P6 is below 60mA

M50747E-XXXSP/FP M50747ES/EFS

EPROM VERSION of M50747-XXXSP/FP

ELECTRICAL CHARACTERISTICS ($V_{cc} = 5V$, $V_{ss} = 0V$, $T_a = 25^{\circ}C$, $f_{(x_{iN})} = 8MHz$, unless otherwise noted)

Cumbal	Parameter	Test conditions		Limits			11-14
Symbol	Parameter	lest co	Test conditions		Тур.	Max.	Unit
V _{он}	"H" output voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P6_0 \sim P6_7$	$I_{OH} = -10$ mA		3			٧
V _{OH}	"H" output voltage, φ,	$I_{OH} = -2.5 \text{mA}$		3			V
V _{OL}	"L" output voltage, $P0_0 \sim P0_7$, $P1_0 \sim P1_7$, $P2_0 \sim P2_7$, $P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P6_0 \sim P6_7$	I _{OL} = 10mA				2	V
VoL	"L" output voltage, ϕ	$I_{OL} = 5mA$				2	V
$V_{T+}-V_{T-}$	Hysteresis, P3 ₆	When used as CLK in	out	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis, INT ₁			0.3		1	V.
$V_{T+}-V_{T-}$	Hysteresis, P3 ₂	When used as INT ₂ pi	When used as INT ₂ pin			1	٧
$V_{T+}-V_{T-}$	Hysteresis, P3 ₃	When used as CNTR input		0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis, RESET		,		0.5	0.7	V
$V_{T+}-V_{T-}$	Hysteresis, X _{IN}	· ·		0.1		0.5	V
I _{IL}	"L" input current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ , INT ₁ , RESET, X _{IN}	$V_1 = 0V$	$V_1 = 0V$			-5	μΑ
l _{IH}	"H" input current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ , \(\bar{\text{INT}_1}\), \(\bar{\text{RESET}}\), \(\text{X}_{\text{IN}}\)	V ₁ = 5V	V ₁ = 5V			5	μΑ
V _{RAM}	RAM retention voltage	STOP mode		2			V
		Output pins are	f _(XIN) =8MHz Square wave		6	12	mA
Icc	Supply current	opened others to V _{SS}	At clock stop T=25°C			1	μΑ
		Outers to VSS	At clock stop Ta=70°C			10	μΑ



M50747E-XXXSP/FP M50747ES/EFS

EPROM VERSION of M50747-XXXSP/FP

TIMING REQUIREMENTS

Single-chip mode ($V_{cc} = 5V \pm 5\%$, $V_{ss} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 8MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
t _{su (POD-¢)}	Port P0 input set-up time		200			ns
t _{su (P1D-ø)}	Port P1 input set-up time		200			ns
tsu (P2D-ø)	Port P2 input set-up time		200			ns
t _{su (P3D-ø)}	Port P3 input set-up time		200			ns
t _{SU (P4D-ø)}	Port P4 input set-up time		200			ns
t _{Su (P5D-ø)}	Port P5 input set-up time		200			ns
th (ø-P0D)	Port P0 input hold time		20 -			ns
t _{h (φ-P1D)}	Port P1 input hold time		20			ns
t _{h (∲-P2D)}	Port P2 input hold time		20			ns
th (ø-P3D)	Port P3 input hold time		20			ns
th (φ-P4D)	Port P4 input hold time		20			ns
th (ø-P5D)	Port P5 input hold time		20			ns
tc	External clock input cycle time		125			ns .
t _W	External clock input pulse width		62			ns-
tr	External clock rising edge time				20	ns
tf	External clock falling edge time				20	ns

Eva-chip mode and microprocessor mode

($V_{\rm CC}=5{\rm V}\pm5\%$, $V_{\rm SS}=0{\rm V}$, $T_{\rm a}=25{\rm ^{\circ}C}$, $f_{\rm (X_{\rm IN})}=8{\rm MHz}$, unless otherwise noted)

Symbol		Took oon dikinga	Limits			Unit
	Parameter	Test conditions	Min.	Тур.	Max.	Offit
t _{SU (POD-¢)}	Port P0 input set-up time		200			ns
tsu (P1D-ø)	Port P1 input set-up time		200			ns
tsu (P2D-ø)	Port P2 input set-up time		200			ns
th (4-POD)	Port P0 input hold time		20			ns
th (ø-P1D)	Port P1 input hold time		20			ns
th (ø-P2D)	Port P2 input hold time		20			ns

Memory expanding mode and microprocessor mode

 $(V_{CC} = 5V \pm 5\%, V_{SS} = 0V, T_a = 25^{\circ}C, f_{(X_{IN})} = 8MHz, unless otherwise noted)$

Symbol	Para salar	Test conditions		Unit		
	Parameter		Min.	Тур.	Max.	Onic
t _{Su (P2D-ø)}	Port P2 input set-up time		150			ns
th (ø-P2D)	Port P2 input hold time		. 20			ns

M50747E-XXXSP/FP M50747ES/EFS

EPROM VERSION of M50747-XXXSP/FP

SWITCHING CHARACTERISTICS

Single-chip mode ($V_{cc} = 5V \pm 5\%$, $V_{ss} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 8MHz$, unless otherwise noted)

0	Davida	Tank and distance		Limit		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
td(ø-PoQ)	Port P0 data output delay time				200	ns
td(ø-P1Q)	Port P1 data output delay time				200	ns
td(ø-P2Q)	Port P2 data output delay time	F:- 2			200	· ns
td(ø-P3Q)	Port P3 data output delay time	Fig.2			200	ns
td(ø-P4Q)	Port P4 data output delay time				200	ns
td(ø-P6Q)	Port P6 data output delay time	•			200	ns

Eva-chip mode ($V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 8MHz$, unless otherwise noted)

Oursels at	B	Took one dilling	Limits			Unit	
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
td(ø-POA)	Port P0 address output delay time				150	ns	
td(ø-POAF)	Port P0 address output delay time		,		150	ns	
td(ø-P0Q)	Port P0 data output delay time	'			200	ns	
td(ø-POQF)	Port P0 data output delay time				150	ns	
td(ø-P1A)	Port P1 address output delay time				150	ns	
td(ø-P1AF)	Port P1 address output delay time				150	ns	
td(ø-P1Q)	Port P1 data output delay time				200	ns	
td(ø-P1QF)	Port P1 data output delay time				150	ns	
td(ø-P2Q)	Port P2 data output delay time	F:= 0			200	ns	
td(ø-P2QF)	Port P2 data output delay time	Fig.2			150	ns	
t _{d(ø-R/W)}	R/W signal output delay time				150	ns	
t _{d(ø-R/WF)}	R/W signal output delay time				150	ns	
t _{d(ø-P30} Q)	Port P3 ₀ data output delay time				200	ns	
td(ø-P30QF)	Port P3 ₀ data output delay time				150	ns	
td(ø-sync)	SYNC signal output delay time				150	ns	
td(ø-synce)	SYNC signal output delay time				150	ns	
td(ø-P31Q)	Port P3 ₁ data output delay time].			200	ns	
t _{d(ø-P31QF)}	Port P3 ₁ data output delay time				150	ns	

Memory expanding mode and microprocessor mode

 $(V_{CC} = 5V \pm 5\%, V_{SS} = 0V, T_a = 25^{\circ}C, f_{(X_{IN})} = 8MHz, unless otherwise noted)$

Symbol	Parameter	Test conditions		Unit			
Symbol		rest conditions	Min.	Тур.	. Max.	Oline	
t _{d(ø-P0A)}	Port P0 address output delay time				150	ns	
td(ø-P1A)	Port P1 address output delay time	'			150	ns	
td(ø-P2Q)	Port P2 data output delay time	Fig.2			200	ns	
td(ø-P2QF)	Port P2 data output delay time	Fig.2	30		. 150	ns	
td(ø-R/W)	R/W signal output delay time				150	ns	
td(ø-sync)	SYNC signal output delay time				150	ns	





Fig.2 Ports P0~P4 test circult


M50747E-XXXSP/FP M50747ES/EFS




M50747E-XXXSP/FP M50747ES/EFS

EPROM VERSION of M50747-XXXSP/FP

In eva-chip mode



M50747E-XXXSP/FP M50747ES/EFS



PRELIMINARY

Notice: This is not a final specification. Some

M50944E-XXXSP/FP M50944ES

EPROM VERSION of M50944-XXXSP/FP

DESCRIPTION

The M50944E-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP. The features of this chip are similar to those of the M50944-XXXSP except that this chip has a 98304-bit (12288 words×8 bits) EPROM built-in. This single-chip microcomputer is useful for home electrical appliances and consumer appliance controllers.

In addition to its simple instruction sets, the EPROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming. Since general purpose EPROM writers can be used for the build-in EPROM, this chip is suitable for small quantity production runs.


The M50944ES is the window type. The differences between the M50944E-XXXSP and the M50944E-XXXFP are the package outline and the power dissipation ability (absolute maximum ratings).


FEATURES

FEATURES
Number of basic instructions 69
Memory size EPROM ······12288 byte
RAM······ 192 byte
Instruction execution time
2µs (minimum instructions at 4MHz frequency
• Single power supply 5V±5%
Power dissipation
normal operation mode (at 4MHz frequency) ···· 15mV
• Subroutine nesting96 levels (Max.
• Interrupt 10 types, 5 vector
• 8-bit timer ·······7 (6 when used as serial I/O
• Serial I/O 8-bitX
Devider for serial I/O
• Interrupt requect distinguish register ······ 8-bitX
Programmable I/O ports (Ports P3, P4)
Middle-voltage programmable ports
(Ports P0, P1, P2) ······· 2
• Input port (Ports R, IN)
A-D coversion
• Two clock generator circuits (One is for main clock, the
other is for clock function
• EPROM (equivalent to the M5L27128)
program voltage
b 3

APPLICATION

Camera, Office automation equipment, VCR, Tuner, Audiovisual equipment





EPROM VERSION of M50944-XXXSP/FP

MITSUBISHI MICROCOMPUTERS

M50944E

M50944E-XXXSP/FP M50944ES

EPROM VERSION of M50944-XXXSP/FP

FUNCTIONS OF M50944E-XXXSP

	Parameter		Functions		
Number of basic inst	ructions		69		
Instruction execution	time		2μs (minimum instructions, at 4MHz frequency).		
Clock frequency			4.2MHz (main clock input), 32kHz (for clock function)		
Mamanialna	EPROM		12288bytes (Note 1)		
Memory size	RAM		192bytes		
	P0, P1, P2, P3, P4	1/0	8-bit×5		
Input/Output port	IN	Input	8-bit×1		
	R	Input	4-bit×1		
Serial I/O			8-bit×2		
Timers			8-bit prescaler×3+8-bit timer×4(3 when serial I/O is used)		
Subroutine nesting			96 Levels (max)		
Interrupts			Four external interrupts, four timer interrupts (or three timers, One serial I/O)		
Clock generating circ	cuit	•	Two built-in circuits (ceramic or quartz crystal oscillator).		
Supply Voltage			5V±5%		
	At high-speed open	ration	15mW (at f (X_{IN})=4MHz).		
Power dissipation	At low-speed opera	ation	0.3mW (at f (X _{CIN})=32kHz).		
	At stop mode		1μA (at clock stop)		
	1		5V (port P3; P4)		
Input/Output	Input/Output voltag	je	12V (port P0, P1, P2)		
characteristics	0		10mA (port P0, P1, P2: Middle voltage N-channel open drain output).		
	Output current		-5~10mA (port P3, P4: CMOS tri-state output)		
Memory expansion			Possible		
Operating temperatu	re range		-10~70℃		
Device structure			CMOS Silicon gate		
	M50944E-XXXSP	One time programming type	64-pin shrink plastic molded DIP		
Package	M50944ES	Window type	64-pin shrink ceramic DIP		
	M50944E-XXXFP One time programming type		64-pin shrink plastic molded QFP		

Note 1: The EPROM programming voltage is 21V (equivalent to the M5L27128).

M50944E-XXXSP/FP M50944ES

EPROM VERSION of M50944-XXXSP/FP

PIN DESCRIPTION

Terminal	Mode	Name	Input/ Output	Functions
V _{CC} V _{SS}	Singl-chip /EPROM	Power supply		Power supply inputs 5V±5% to V _{CC} and 0V to V _{SS} .
CNVss	Singl-chip	CNV _{SS} input		Connect to 0V.
/V _{PP}	EPROM	V _{PP} input	Input	Connect to V _{PP} when programming or verifing.
RESET	Single-chip	RESET input	Input	To reset, keep this input terminal low for more than $2\mu s$ (min) under normal V_C conditions. If more time is needed for the crystal oscillator to stabilize, this "L" cordition should be meintained for the required time.
	EPROM	RESET input		Connect to V _{SS} .
X _{IN}	Single-chip	Clock input	Input	Connect a ceramic or a quartz crystal oscillator between X _{IN} and X _{OUT} for cloc
X _{OUT}	/EPROM	Clock output	Output	 oscillation. If an external clock input is used, connect the clock input to the X_{IN} pi and open the X_{OUT} pin.
φ	Single-chip /EPROM	Timing output	Output	This is the timing output pin.
X _{CIN}	Single-chip /EPROM	Clock input for clock function	Input	This is the I/O pins of the clock generating circuit for the clock function. To control generating frequency, an external ceramic or quartz crystal oscillator is connected between the X and X and X are in the clock generating frequency.
Хоит	Single-chip /EPROM	Clock output for clock function	Output	between the X _{CIN} and X _{COUT} pins. If an external clock is used, the clock sourc should be connected to the X _{CIN} pin and the X _{COUT} pin should be left open. This clock can be used as a program controlled the system clock.
P0 ₀ ~P0 ₇	Singl-chip	I/O port P0	I/O	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. Thoutput structure is N-ch open drain.
	EPROM	Address input A ₀ ~A ₇	Input	P0 works as the lower 8 bit address input (A ₀ ~A ₇).
P1 ₀ ~P1 ₇	Single-chip	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as Port P0.
	EPROM	Address input A ₈ ~A ₁₅	Input	P1 ₀ ~P1 ₅ works as the higher 6-bit address inputs (A ₈ ~A ₁₃).
P2 ₀ ~P2 ₇	Single-chip	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as Port P0.
	EPROM	Data input/ output D ₀ ~D ₇	1/0	Port 2 works as an 8-bit data bus ($D_0 \sim D_7$).
P3 ₀ ~P3 ₇	Single-chip	I/O port P3	I/O	Port P3 is an 8-bit I/O port with CMOS output. The other functions are basically th same as port P0. P30, P31, P32 and P33 pins are in common with INT2 INT1, CNT1 and T respectively. When serial I/O1 is used, P34, P35, P36 and P37 work as S1N S0UT1, CLK1 and \overline{S}_{RDY1} pin respectively.
Ī	EPROM	Select mode	Input	P3 ₅ , P3 ₄ , P3 ₃ work as \overline{CE} , \overline{OE} and \overline{PGM} inputs, respectively. Connect P3 ₂ ~P3 ₀ to 0V and P3 ₇ and P3 ₆ to V _{CC} .
P4 ₀ ~P4 ₇	Single-chip	I/O port P4	. 1/0	Port P4 is an 8-bit I/O port and has basically the same functions as Port P0. P4 ₂ and P4 ₃ pins are in common with $\overline{\text{INT}_3}$ and $\overline{\text{INT}_4}$ respectively. When serial I/O is used, P4 ₄ , P4 ₅ , P4 ₆ and P4 ₇ work as S _{IN2} , S _{OuT2} , CLK ₂ and $\overline{\text{S}_{RDY2}}$ pin respectively.
	EPROM	Input Port P4	Input	Connect to V _{SS} .
R ₀ ~R ₃	Single-chip	Insuland D	la ·····t	Port R is a 4-bit input port.
Ī	EPROM	Input port R	Input	Connect to V _{SS} .
IN ₀ ~IN ₇	Single-chip	Analog input port IN	Input	Port IN is the analog input pin to the A-D converter. It also has a dual function an works as a normal input port.
Ī	EPROM	Input port IN	Input	Connect to V _{SS} .
AV _{CC}	Single-chip	Voltage input for A-D		This is the power supply input pin for the A-D converter.
(Note)	EPROM	Voltage Input		Connect to V _{CC} .
V _{REF}	Single-chip	Reference voltage input	Input	This is the reference voltage input pin for the A-D converter.
	EPROM	Input	Input	Connect to V _{SS} .

Note : The AVss pin of M50944E-XXXFP is connected to Vss.



EPROM VERSION of M50944-XXXSP/FP

EPROM MODE

The M50944E-XXXSP features an EPROM mode in addition to its normal modes. When the \overline{RESET} signal level is low ("L"), the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1 and Figure 2 give the pin connections in the EPROM mode. When in the EPROM mode, ports P0, P1, P2, P3 $_{3}$ ~P3 $_{5}$, and CNV $_{SS}$ are used for the EPROM (equivalent to the M5L27128). When in this mode, the built-in EPROM can be written to or read from using these pins in the same way as with the M5L27128. The oscillator should be connected to the XIN and XOUT pins, or external clock should be connected to the XIN pin.

Table 1 Pin function in EPROM programming mode

	M50944E-XXXSP/FP	M5L27128
V _{CC}	V _{cc}	V _{cc}
V _{PP}	CNV _{SS} /V _{PP}	V _{PP}
V _{SS}	. V _{SS}	V _{ss}
Address input	Ports P0, P1 ₀ ∼P1 ₅	A ₀ ~A ₁₃
Data I/O	Port P2	D ₀ ∼D ₇
CE	P3 ₅ /CE	CE
ŌĒ	P3 ₆ /OE	ŌĒ
PGM	P3 ₇ /PGM	PGM




Fig.1 Pin connection in EPROM programming mode (M50944E-XXXSP, M50944ES)




Fig.2 Pin connection in EPROM programming mode (M50944E-XXXFP)

FPROM VERSION of M50944-XXXSP/FP

EPROM READING, WRITING AND ERASING Reading

To read the EPROM, set the \overline{CE} and \overline{OE} pins to a "L" level, and the \overline{PGM} pin to a "H" level. Input the address of the data $(A_0 \sim A_{13})$ to be read and the data will be output to the I/O pins $D_0 \sim D_7$. The data I/O pins will be floating when either the \overline{CE} or \overline{OE} pins are in the "H" state.

Writing

To write to the EPROM, set the \overline{CE} pin to a "L" level and the \overline{OE} pin to a "H" level. The CPU will enter the program mode when V_{PP} is applied to the V_{PP} pin. The address to be written to is selected with pins $A_0 \sim A_{13}$, and the data to be written is input to pins $D_0 \sim D_7$. Set the \overline{PGM} pin to a "L" level to begin writing.

Erasing

Data can only be erased on the M50944ES ceramic package, which includes a window. To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is 15W s/cm².

NOTES ON HANDLING

- (1) Sunlight and fluorescent light contain wave lengths capable of erasing data. For ceramic package types, cover the transparent window with a seal (provided) when this chip is in use. However, this seal must not contact the lead pins.
- (2) Before erasing, the glass should be cleaned and stains such as finger prints should be removed thoroughly. If these stains are not removed, complete erasure of the data could be prevented.
- (3) Since a high voltage (21V) is used to write data, care should be taken when turning on the EPROM writer's power.

Table 2 I/O signal in each mode

Pin	Œ(20)	ŌĒ(21)	PGM(22)	V _{PP} (26)	V _{cc} (1)	Data I/O (55~62)
Read-out	V _{IL}	. V _{IL}	V _{IH}	V _{cc}	V _{cc}	Output
Programming	V _{IL}	V _{IH}	Pulse(V _{IH} →V _{IL})	V _{PP}	V _{cc}	Input
Programming verify	V _{IL}	V _{IL}	V _{IH}	V _{PP}	V _{cc}	Output
Program disable	V _{IH}	Х	X	V _{PP}	V _{CC}	Floating

Note 1: V_{IL} and V_{IH} indicate a "L" and "H" input voltage, respectively.

2 : An X indicates either V_{II} or V_{IH}.

M50944E-XXXSP/FP M50944ES

EPROM VERSION of M50944-XXXSP/FP

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3~7	V
Vı	Input voltage CNV _{SS}		-0.3~13(Note1)	V
Vı	Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇	•	-0.3~13	V
Vı	Input voltage R ₀ ~R ₃ , X _{IN} , X _{CIN} , RESET	With respect to V _{SS}	-0.3~7	V
Vı	Input voltage P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , IN ₀ ~IN ₇ , V _{REF}	Output Transistors are at "OFF" state.	-0.3~V _{cc} +0.3	V
Vo	Output voltage P3 ₀ ~P3 ₇ ,P4 ₀ ~P4 ₇ , X _{COUT} , X _{OUT} , ϕ		$-0.3 \sim V_{CC} + 0.3$	V
Vo	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇		-0.3~13	V
Pd	Power Dissipation	T _a =25℃	1000(Note2)	mW
Topr	Operating Temperature		-10~70	°C
Tstg	Strage Temperature		-40~125	°C

Note 1. In EPROM programming mode, CNV_{SS} is 22.0V.

2. 600mW for QFP type.

RECOMMEND OPERATING CONDITIONS

 $(V_{CC}=5 V\pm 5\%, T_a=-10\sim 70^{\circ}C, unless otherwise noted)$

0	Deventor		11-11			
Symbol	Parameter		Nom.	Max.	Unit	
V _{CC}	Supply voltage	4. 75	5	5. 25	V	
Vss	Supply voltage		0		V	
V _{IH}	"H" input voltage P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , IN ₀ ~IN ₇ ,CNV _{SS}	0.8V _{CC}		Vcc	V .	
V _{IH}	"H" input voltage R ₀ ∼R ₃	0.4V _{CC}		Vcc	V	
V _{IH}	"H" input voltage RESET, XIN, XCIN	0.8V _{CC}		Vcc	V	
V _{IH}	"H" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇	0.8V _{CC}		12	V	
V _{IL}	V _{IL} "L" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , IN ₀ ~IN ₇ , CNV _{SS}		,	0.2V _{CC}	٧	
VIL	"L" input voltage R ₀ ~R ₃	0		0.12V _{cc}	V	
V _{IL}	"L" input voltage RESET	0		0.12V _{CC}	V	
V _{IL}	"L" input voltage X _{IN} , X _{CIN}	0		0.16V _{CC}	V	
loL(sum)	"L" sum output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇			60	mA	
I _{OH(Sum)}	"H" sum output current P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇			-30	mA	
I _{OL(Sum)}	"L" sum output current P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇			60	mA	
I _{oL(peak)}	"L" peak output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇			20	mA	
I _{он(peak)}	"H" peak output current P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇			-10	mA	
I _{oL(peak)}	"L" peak output current P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇			20	mA	
I _{oL(avg)}	"L" average output current P00~P07, P10~P17, P20~P27			10	mA	
I _{он(avg)}	"H" average output current Port P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇			— 5	mA	
loL(avg)	"L" average output current Port P30~P37, P40~P47			10	mA	
f _(XIN)	Clock oscillating frequency			4.3	MHz	
f _(XCIN)	Clock oscillating frequency for clock function			500	kHz	

- Note 1. The maximum "H" input voltage for CNV_{SS} is $\pm 21V$.
 - 2. The duty cycle for these oscillation frequency is 50%.
 - 3. When the low speed mode is used, the clock input oscillation frequency for the timer must satisfy the following expression:
 - $f(X_{CIN}) < f(X_{IN})/3$
 - 4. The average output current $I_{OH(avg)}$ and $I_{OL(avg)}$ are the average value during a 100ms cycle. 5. $f_{(X_{IN})}$, must be less than 50kHz when the external clock is to be used.

M50944E-XXXSP/FP M50944ES

EPROM VERSION of M50944-XXXSP/FP

ELECTRICAL CHARACTERISTICS ($V_{cc} = 5 \text{ V} \pm 5 \%$, $V_{ss} = 0 \text{ V}$, $T_a = 25 \text{ C}$, $f(X_{IN}) = 4 \text{ MHz}$, unless otherwise noted)

Symbol	Parameter	Parameter Test Conditions		Limits			Unit
Symbol	Farameter			Min.	Тур.	Max.	UIIIL
V _{OH}	"H" output voltage P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇	I _{OH} =-5mA		3			٧
V _{OH}	"H" output voltage φ	I _{OH} =−2.5mA		3			٧
VoL	"L" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇	I _{OL} =10mA				2	٧
VoL	"L" output voltage φ	I _{OL} =2.5mA				2	V.
$V_{T+}-V_{T-}$	Hysteresis P3 ₀ /INT ₁ , P3 ₁ /INT ₂ , P4 ₂ /INT ₃ , P4 ₃ /INT ₄	use as interrupt input		0.3		1	. V
$V_{T+}-V_{T-}$	Hysteresis RESET				0.5	0.7	٧
$V_{T+}-V_{T-}$	Hysteresis P3 ₆ /CLK ₁ , P4 ₆ /CLK ₂	use as CLK input		0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis X _{IN}			0.1		0.5	٧
$V_{T+}-V_{T-}$	Hysteresis P3 ₂ /CNTR	use as CNTR input		0.3		. 1	٧
I _{IL}	"L" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇	V ₁ =0V				-5	μА
I _{IL}	"L" input current IN ₀ ~IN ₇	V _I =0V				-5	μΑ
I _{IL}	"L" input current RESET, XIN, XCIN, R0~R3	v _i =0v				-5	μА
I _{IH}	"H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇	V ₁ =5V				5	μА
I _{IH}	"H" input current IN ₀ ~IN ₇	V _I =5V, not use as analog input				5	μΑ
I _{IH}	"H" input current RESET, XIN, XCIN, R0~R3	V _I =5V				5	μА
I _{IH}	"H" input current V _{REF}	V _I =5V				5	mA
P.		Open output ports, V _P =V _{CC} , Input port is V _{SS} , at normal operation.	=4MHz		3	6	mA
		Open output ports, $V_P = V_{CC}$, Input port is V_{SS} , at wait mode.	=4MHz		1	-	mA
Icc	Supply current	Open output ports, V _P =V _{CC} , Input port is V _{SS} , at normal operation, stop X _{IN} and X _{OUT} , X _{CIN} =32kHz.			60	200	mA
		Open output ports, V _P =V _{CC} , Input port is V _{SS} , at wait mode, stop X _{IN} and X _{OUT} , X _{CIN} =32kHz.			40		mA
		Stan all assillation Ta=25	°C, V _{CC} =5V		0.1	1	μΑ
		Stop all oscillation. Ta=70°C, V _{CC} =5V			1	10	μΑ
I _{ACC}	Supply current for A-D	at A-D converting time			2	4	mA

M50944E-XXXSP/FP M50944ES

EPROM VERSION of M50944-XXXSP/FP




Fig.3 Test circuit for measuring supply current

$\textbf{A-D} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 5\text{V}, \, v_{ss} = 0\text{V}, \, \tau_a = 25\text{°C}, \, f(\dot{X_{IN}}) = 4\text{MHz}, \, \text{unless otherwise noted})$

0		Took Conditions		Limits			
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	
_	Resolution				8	bits	
	Absolute accuracy	V _{CC} =AV _{CC} =V _{REF} =5.12V			±3	LSB	
R _{LADDER}	Ladder resistor value		1			kΩ	
t _{CONV}	Conversion time	High-speed : φ=1MHz			72	·μs	
		Low-speed: <i>φ</i> =1MHz			288	μs	
V _{REF}	Reference input voltage				Vcc	٧	
VIA	Analog input voltage				V _{REF}	٧	

M50944E-XXXSP/FP M50944ES

EPROM VERSION of M50944-XXXSP/FP

TIMING REQUIREMENTS Single-chip mode ($V_{cc}=5~V\pm5~\%$, $V_{ss}=0~V$, $T_a=25~C$, $f_{(x_{IN})}=4~MHz$ unless other wise noted)

Symbol	Parameter		Limits		
	Parameter	Min.	Тур.	Max.	Unit
t _{su(POD-ø)}	Port P0 input setup time	270			ns
t _{SU(P1Dø)}	Port P1 input setup time	270			ns
t _{SU(P2D-ø)}	Port P2 input setup time	270			ns
t _{SU(P3Dø)}	Port P3 input setup time	270			ns
t _{SU(P4D=ø)}	Port P4 input setup time	270		,	ns
t _{SU(RD-ø)}	Port R input setup time	270			ns
t _{SU(IND-ø)}	Port IN input setup time	270			ns
th(≠_PoD)	Port P0 input hold time	20			ns
t _{h(≠P1D)}	Port P1 input hold time	20			ns
t _{h(∳—P2D)}	Port P2 input hold time	20			ns
th(ø—P3D)	Port P3 input hold time	20			ns
th(ø-P4D)	Port P4 input hold time	20			ns
t _{h(≠-RD)}	Port R input hold time	20			ns
th (ø-IND)	Port IN input hold time	20			ns
t _{C(XIN)}	External clock input cycle time (X _{IN})	230			ns
t _{W(×IN)}	External clock input pulse width (X _{IN})	75			ns
t _{C(×CIN)}	External clock input cycle time (X _{CIN})	2			ms
tw(xcin)	External clock input pulse width (X _{CIN})	1			ms
tr	External clock rising edge time		1	25	ns
tf	External clock falling edge time			25	ns


Memory expanding mode and eva-chip mode


 $(V_{CC}=5V\pm 5\%, V_{SS}=0V, T_a=25^{\circ}C, f_{(X_{IN})}=4 MHz unless otherwise noted)$

Symbol	Parameter	Test conditions	Limits			11-14
	r aranteter	rest conditions	Min.	Тур.	Max.	Unit
t _{SU(POD-ø)}	Port P0 input setup time		270			ns
t _{SU(P1D-ø)}	Port P1 input setup time		270			ns
t _{SU(P2D-ø)}	Port P2 input setup time		270			ns
th(ø-POD)	Port P0 input hold time		20			ns
th(_P1D)	Port P1 input hold time		20			ns
th(∮—P2D)	Port P2 input hold time		20			ns


Microprocessor mode ($V_{CC}=5V\pm5\%$, $V_{SS}=0V$, $T_{A}=25^{\circ}C$, $f_{(X_{IN})}=4$ MHz unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
Symbol		rest conditions	Min.	Тур.	Max.	Onn
tsu(P2D-ø)	Port P2 input setup time		270			ns
th(ø—P2D)	Port P2 input hold time		20			ns





M50944E-XXXSP/FP M50944ES



PRFI IMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M50957E-XXXSP M50957ES

EPROM VERSION of M50957-XXXSP

DESCRIPTION

The M50957E-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP. The features of this chip are similar to those of the M50957-XXXSP except that this chip has a 81920-bit (10240 words×8 bits) EPROM built in. This single-chip microcomputer is useful for home electrical appliances and consumer appliance controllers.

In addition to its simple instruction sets, the EPROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming. Since general purpose EPROM writers can be used for the built-in EPROM, this chip is suitable for small quantity production runs.

DISTINCTIVE FEATURES


_	Number of basic instructions 69
-	Number of basic instructions
•	Memory size EPROM ·······10240 bytes
	RAM······256 bytes
•	Instruction execution time
	1.9µs (minimum instructions at 4.2MHz frequency)
•	Single power supply $\cdots 4.0 \sim 5.5 \text{V} (\text{at } f_{(X_{IN})} = 4.2 \text{MHz})$
	$3.5 \sim 5.5 \text{V (below f}_{(X_{IN})} = 1.0 \text{MHz})$
•	Power dissipation
	normal operation mode (at 4.2MHz frequency) 20mW
•	Subroutine nesting96 levels (Max.)
•	Interrupt ····· 7 types, 5 vectors
•	8-bit timer ······3 (2 when used as serial I/O)
•	Programmable I/O (Ports P2, P3, P6) 22
•	Input ports (Port P5 ₂ ~P5 ₇)6
•	High-voltage output ports
	(Port P0, P1, P4, P5 ₀ , P5 ₁) ······ 26
•	Serial I/O (8-bit)1
•	PWM function ······14-bit×1
	6-bit×2
•	Two clock generator circuits (One is for main clock, the other is for clock function)

program voltage ······ 21V

EPROM(equivalent to the M5L27128)

APPLICATION

Office automation equipment VCR, Tuner, Audio-visual equipment




ŘOM

VERSION

약

M50957-XXXSP



M50957E-XXXSP M50957ES

EPROM VERSION of M50957-XXXSP

FUNCTIONS OF M50957E-XXXSP

	Parameter		Functions
Number of basic instructions			69
Instruction execution time			1. 90µs (minimum instructions, at 4. 2MHz frequency)
Clock frequency	Clock frequency		4. 2MHz
	EPROM		10240bytes (Note 1)
Memory size	emory size RAM		256bytes
	P0, P1, P4	Output	8-bit×3 (High voltage P-channel open drain; Vcc-38V)
	P2, P3 ·	· 1/O	8-bitX2 (P3 can partially be used as among serial I/O, clock input for timer 3 and normal I/O.)
1	P5 ₀ , P5 ₁	Output	2-bit×1 (High voltage P-channel open drain; V _{CC} -38V)
Input/Output ports	P5 ₂ , P5 ₃	Input	2-bit×1 (Can be used as an input for either INT ₂ or INT ₁ .)
	P5 _{4~} P ₇	Input	4-bit×1
	P6	1/0	6-bitX1 (Can be used as T₁ output or PWM output.)
Serial I/O	,		8-bit×1
Timers			8-bit timerX3 (X2, when used as serial I/O)
Subroutine nesting	,	k.	96levels (max)
Interrupt			Two external interrupts, three internal timer interrupts
Interrupt			(or timer×2, serial I/O×1)
Clock generating circuit			Two built-in circuits (externally connected ceramic or quartz crystal oscillator)
Complete on the man	at f(X _{IN})=4.2MHz		4.0~5.5V
Supply voltage	below f(X _{IN})=1.0MHz		3.5~5.5V
	at high-speed operation		20mW (clock frequency X _{IN} =4.2MHz)
Power dissipation	at low-speed operation		0. 3mW (clock frequency X _{CIN} =32kHz)
	at stop mode		5μW (when clock is stopped)
			12V (Input/output P2, P3, P5 ₂ ~P5 ₇ except P3 ₃)
•	Input/Output voltage		V _{CC} -38V (P0, P1, P4, P5 ₀ , P5 ₁)
			-0.3V~V _{CC} +0.3V (Input/output P6)
Input/Output characteristics			10mA (P2, P3 : N-channel open drain)
,	O., 4	•	-18mA (P0, P1: high-voltage P-channel open drain)
	Output current		-12mA(P4, P5 ₀ , P5 ₁ : high-voltage P-channel open drain)
			0.5~-0.5mA (P6: CMOS tri-states)
Memory expansion			Possible
Operating temperature range			-10~70°C
Device structure			CMOS silicon gate process
Paakaga	M50957E-XXXSP	One time programming type	64-pin shrink plastic molded DIP
Package	M50957ES	Window type	64-pin shrink ceramic DIP

Note 1: The EPROM programing voltage is 21V(equivalent to the M5L27128).

M50957E-XXXSP M50957ES

EPROM VERSION of M50957-XXXSP

PIN DESCRIPTION

Terminal	Mode	Name	Input/ Output	Functions
V _{cc} V _{ss}	Singl-chip /EPROM	Power supply		Power supply inputs 4.0 \sim 5.5V at f(X _{IN}) = 4.2MHz and 3.5 \sim 5.5V below f(X _{IN}) = 1.0MHz to V _{CC} , and 0V to V _{SS} .
CNVss	Singl-chip	CNV _{ss} input		Connect to 0V.
/V _{PP}	EPROM	V _{PP} input	Input	Connect to V _{PP} when programming or verifing.
RESET	Single-chip	RESET input	Input	To reset, keep this input terminal low for more than $2\mu s$ (min) under normal V_{CC} conditions. If more is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
	EPROM	RESET input	Input	Connect to 0V.
X _{IN}	Single-chip /EPROM	Clock input	Input	Connect a ceramic or a quartz crystal oscillator between X_{IN} and X_{OUT} for clock oscillation. If an external clock input is used, connect the clock input to the X_{IN} pin
X _{out}	/EFNOW	Clock output	Output	and open the X_{OUT} pin.
φ	Single-chip /EPROM	Timing output	Output	For timing output.
X _{CIN}	Single-chip	Clock input for clock function	Input	This is the I/O pins of the clock generating circuit for the function. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected be-
Х _{соит}		Clock output for clock function	Qutput	 tween the X_{CIN} and X_{COUT} pins. If an external clock is used, the clock source should be connected to the X_{CIN} pin and the X_{COUT} pin should be left open. This clock can be used as a program controlled the system clock.
	EPROM			X _{CIN} and X _{COUT} pins are left open.
P0 ₀ ~P0 _{7.}	Singl-chip	Output port P1	Output	Port P0 is an 8-bit output port. Output structure is high-voltage P-channel open drain. A pull-down transistor is built in between the V_P pin and this port. At reset, this port is set to a "L" level.
	EPROM	Address input A ₀ ~A ₇	Input	P0 works as the lower 8 bit address input (A ₀ ~A ₇).
P1 ₀ ~P1 ₇	Single-chip	Output port P1	Output	Port P1 is an 8-bit output port and has basically the same functions as port P0.
	EPROM	Address input A ₈ ~A ₁₃	Input	P1 ₀ ~P1 ₅ works as the higher 5 bit address inputs (A ₈ ~A ₁₃). Connect P1 ₆ , P1 ₇ to V _{CC} .
P2 ₀ ~P2 ₇	Single-chip	I/O port P2	1/0	Port P2 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open drain.
	EPROM	Data input/ Output D ₀ ~D ₇	1/0	Port P2 works as an 8-bit data bus $(D_0 \sim D_7)$ but needs $10 k\Omega$ pull-up resister.
P3 ₀ ~P3 ₇	Single-chip	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P2. When serial I/O is used, P3, P3 ₅ , P3 ₅ , and P3 ₄ work as $\overline{S_{RDY}}$, CLK, S_{OUT} , and S_{IN} pins, respecitively. P3 ₃ works as an analog input for comparator, and P3 ₂ works as a clock input for timer 3.
	EPROM	Select mode	Input	P3 ₅ , P3 ₄ , P3 ₃ , work as \overline{CE} , \overline{OE} and \overline{PGM} input, respectively. Connect P3 ₂ ~P3 ₀ to 0V and P3 ₇ and P3 ₆ to 5V.
P4 ₀ ~P4 ₇	Single-chip	Output port P4	Output	Port P4 is an 8-bit output port which has the same function as Port P0.
	EPROM	Output port P4	Output	Connect to 0V.

M50957E-XXXSP M50957ES

EPROM VERSION of M50957-XXXSP

PIN DESCRIPTION

Terminal	Mode	Name	input/ Output	Functions
P5 ₀ , P5 ₁	Single-chip	Output port P5	Output	Bit 0 and 1 of port P5 are 2-bit output port and has basically the same functions as port P0.
	EPROM	Output port P5	Output	Connect to 0V.
P5 ₂ /INT ₂ P5 ₃ /INT ₁	Single-chip	Input port P5	Input	Bit 2 and 3 of port P5 are 2-bit input port and are in common with interrupt inputs.
P5 ₄ ~P5 ₇			Input	Bit 4~7 of port P5 are 4-bit input port.
,	EPROM	Input port P5	Input	Connect to 0V.
P6 ₀ ~P6 ₇	Single-chip	I/O port P6	1/0	Port P6 is a 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. The output structure is CMOS tri-state output. P6 ₀ , P6 ₁ , P6 ₂ , P6 ₃ can be programmed to function as timer output pin (T), PWM output pins (PWM1, PWM2, and PWM3), respectively.
·	EPROM	Output port	Output	Connect to 0V.

M50957E-XXXSP M50957ES

EPROM VERSION of M50957-XXXSP

EPROM MODE

The M50957E-XXXSP features an EPROM mode in addition to its normal modes. When the \overline{RESET} signal level is low ("L") , the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1 gives the pin connections in the EPROM mode. When in the EPROM mode, ports P0, P1, P2, P3 $_3$ ~P3 $_5$, and CNV $_{SS}$ are used for the EPROM (equivalent to the M5L27128) . When in this mode, the built-in EPROM can be written to or read from using these pins in the same way as with the M5L27128. The oscillator should be connected to the X_{IN} and X_{OUT} pins, or external clock should be connected to the X_{IN} pin.

Table 1 Pin function in EPROM programming mode

	M50957E-XXXSP	M5L27128
V _{CC}	V _{cc}	V _{cc}
V_{PP}	CNV _{SS} /V _{PP}	V _{PP}
V _{SS}	V _{ss}	V _{ss}
Address input	Ports P0, P1 ₀ ~P1 ₅	A ₀ ~A ₁₃
Data I/O	Port P2	D ₀ ~D ₇
CE	P3₅/CE	CE
ŌE	P3₄/OE	OE .
PGM	P3 ₃ /PGM	PGM




Fig.1 Pin connection in EPROM programming mode

FPROM VERSION of M50957-XXXSP

EPROM READING, WRITING AND ERASING Reading

To read the EPROM, set the \overline{CE} and \overline{OE} pins to a "L" level, and the \overline{PGM} pin to a "H" level. Input the address of the data $(A_0 \sim A_{13})$ to be read and the data will be output to the I/O pins $D_0 \sim D_7$. The data I/O pins will be floating when either the \overline{CE} or \overline{OE} pins are in the "H" state.

Writing

To write to the EPROM, set the \overline{CE} pin to a "L" level and the \overline{OE} pin to a "H" level. The CPU will enter the program mode when V_{PP} is applied to the V_{PP} pin. The address to be written to is selected with pins $A_0 \sim A_{13}$, and the data to be written is input to pins $D_0 \sim D_7$. Set the \overline{PGM} pin to a "L" level to begin writing.

Erasing

Data can only be erased on the M50957ES ceramic package, which includes a window. To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is 15W*s/cm².

NOTES ON HANDLING

- (1) Sunlight and fluorescent light contain wave lengths capable of erasing data. For ceramic package types, cover the transparent window with a seal (provided) when this chip is in use. However, this seal must not contact the lead pins.
- (2) Before erasing, the glass should be cleaned and stains such as finger prints should be removed thoroughly. If these stains are not removed, complete erasure of the data could be prevented.
- (3) Since a high voltage (21V) is used to write data, care should be taken when turning on the EPROM writer's power.

Table 2 I/O signal in each mode

Pin	CE(18)	OE(19)	PGM(20)	V _{PP} (26)	V _{CC} (1)	Data I/O (8~15)
Read-out	V _{IL}	V _{IL}	, V _{IH}	V _{CC}	V _{CC}	Output
Programming	V _{IL}	V _{IH}	Pulse(V _{IH} →V _{IL})	V_{PP}	Vcc	Input
Programming verify	V _{IL}	V _{IL}	V _{IH}	V_{PP}	Vcc	Output
Program disable	V _{IH}	. X	Х	V _{PP}	Vcc	Floating

Note 1: V_{IL} and V_{IH} indicate a "L" and "H" input voltage, respectively.

2 : An X indicates either V_{IL} or V_{IH}.

M50957E-XXXSP M50957ES

EPROM VERSION of M50957-XXXSP

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3~7	V
V _P	Pull-down input voltage	1	V _{cc} -40~V _{cc} +0.3	V
Vı	Input voltage, P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₂ , P3 ₄ ~P3 ₇ P5 ₂ /INT ₂ , P5 ₃ /INT ₁		-0.3~13	V
Vı	Input voltage, CNVss	- I NAGARA	-0.3~22	V
`V _I	Input voltage, RESET, XIN, XCIN	With respect to V _{ss} .	-0.3~7	· V
Vı	Input voltage, P6 ₀ ~P6 ₅ , P3 ₃	Output transistors cut-off.	-0.3~V _{cc} +0.3	V
Vı	Input voltage, P5 ₄ ~P5 ₇		-0.3~13	· v
Vo	Output voltage, P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₂ , P3 ₄ ~P3 ₇		-0.3~13	V
Vo	Output voltage, P6 ₀ ~P6 ₅ , X _{OUT} , X _{COUT} , ϕ , P3 ₃		-0.3~V _{cc} +0.3	V
Vo	Output voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ , P5 ₁		V _{cc} -40~V _{cc} +0.3	V
Pd	Power dissipation	T _a = 25℃	1000	mW
Topr	Operating temperature		-10~70	°C
Tstg	Storage temperature		−40~125	°C

RECOMMENDED OPERATING CONDITIONS ($v_{cc}=5v\pm5\%$, $T_a=-10\sim70^{\circ}C$, unless otherwise noted)

Complete	Parameter			Limits		Unit
Symbol	; 	arameter	Min.	Nom.	Max.	Unit
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Cupaly valtage	f _(X_{IN}) =4. 2MHz	4	5	5.5	V
V _{CC}	Supply voltage	f(XIN)=less than1MHz(Note 6)	3.5	5	5.5	٧
V _P	Pull-down supply voltag	e	V _{cc} -38		Vcc	٧
V _{SS}	Supply voltage			0		٧
VIH		P2 ₇ , P3 ₀ ~P3 ₇ , CNV _{SS} (Note 1) NT ₂ , P5 ₃ /INT ₁ , P6 ₀ ~P6 ₅	0.75V _{cc}		Vcc	V
VIH	"H" input voltage RESE	T, X _{IN} , X _{CIN}	0.8V _{cc}		V _{cc}	V
V _{IH}	"H" input voltage P54~	P5 ₇	0.4V _{cc}		Vcc	V
VIL	"L" input voltage P2 ₀ ~ P5 ₂ /II	P2 ₇ , P3 ₀ ~P3 ₇ , CNV _{SS} NT ₂ , P5 ₃ /INT ₁ , P6 ₀ ~P6 ₅	0 .		0.25V _{cc}	V
VIL	"L" input voltage RESE	Ť	0		0.12V _{cc}	V
VIL	"L" input voltage X _{IN} , X	DIN	0		0.16V _{cc}	٧
VIL	"L" input voltage P54~	P5 ₇ ,	0		0.12V _{cc}	٧
I _{OH} (sum)	"H" sum output current			-120	mA	
l _{OH} (sum)	"H" sum output current	P6 ₀ ~P6 ₅			— 5	mA
· loL(sum)	"L" sum output current	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			50	mA
I _{OL(Sum)}	"L" sum output current	P6 ₀ ~P6 ₅			5	mA
I _{он(peak)}	"H" peak output curren	P0 ₀ ~P0 ₄			-40	mA
I _{он(peak)}	"H" peak output curren	P0 ₅ ~P0 ₇ , P1 ₀ ~P1 ₇			-30	mA
I _{он(peak)}	"H" peak output curren	P4 ₀ ~P4 ₇ , P5 ₀ , P5 ₁	1		-24	mA
I _{он(peak)}	"H" peak output curren	P6 ₀ ~P6 ₅			-3	mA
I _{OL} (peak)	"L" peak output current	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇			15	mA
I _{OL(peak)}	"L" peak output current	P6 ₀ ~P6 ₅			3	mA
I _{OH} (avg)	"H" average output cur	rent P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇			-18	mA
I _{OH} (avg)	"H" average output cur	ent P4 ₀ ~P4 ₇ , P5 ₀ , P5 ₁			-12	mA
l _{он(avg)}	"H" average output cur			-1.5	mA	
loc(avg)	"L" average output curre	nt P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P6 ₀ ~P6 ₅			10	mA
l _{oL(avg)}	"L" average output curre	nt P6 ₀ ~P6 ₅			1.5	mA
(D0 (OUTD)	Timer 3 counter clock input	f _(XIN) =4. 2MHz			400	kHz
f(P3 ₂ /CNTR)	oscillation frequency (Note	2) f _(XIN) =1MHz			100	kHz
′ f _(XIN)	Clock input oscillating t	requency (Note 2, 3, 5)			4.2	MHz
f _(XCIN)	Clock oscillating freque	ncy for clock function			500	kHz

Note 1: High-level input voltage of up to +12V may be applied to permissible for ports P2₀~P2₂, P3₀~

P3₂, P3₄~P3₇, P5₂ and P5₃, and +21V for port CNV_{SS}.

2 : Oscillation frequency is at 50% duty cycle.

3: When used in the low-speed mode, the timer clock input frequency should be $f_{(XIN)} < f_{(XIN)}/3$.

4 : The average output current lo_L(avg) and lo_H(avg) are in period of 100ms.
 5 : When external clock input is used, the timer clock input frequency should be f_(XCIN) ≤ 50kHz.

6: 4.0~5.5V at comparator mode.

M50957E-XXXSP M50957ES

EPROM VERSION of M50957-XXXSP

ELECTRICAL CHARACTERISTICS ($V_{cc} = 5V \pm 5\%$, $V_{ss} = 0V$, $T_a = 25^{\circ}C$, $f_{(X_{IN})} = 4MHz$, unless otherwise noted)

Symbol	Parameter		Test conditions	Limits			Unit
	1.00	- urameter	Test soliditions	Min.	Тур.	Max.	Oilit
V _{OH}	"H" output voltage P6 ₀ ~P6 ₅		I _{OH} =-0.5mA	V _{cc} -0.4			· V
V _{OH}	"H" output voltage φ		I _{OH} = -2.5mA	V _{CC} -2			V
V _{OH}	"H" output voltage P00	~P0 ₇ , P1 ₀ ~P1 ₇	I _{OH} =-18mA	V _{CC} -2			٧
V _{OH}	"H" output voltage P40	~P4 ₇ , P5 ₀ , P5 ₁	I _{OH} =-12mA	V _{cc} -2			٧
VoL	"L" output voltage P20	~P2 ₇ , P3 ₀ ~P3 ₇	I _{OL} =10mA			2	٧
VoL	"L" output voltage P60	~P6 ₅	I _{OL} =0.5mA			0.4	٧
VoL	"L" output voltage ϕ		I _{OL} =2.5mA			2	٧
$V_{T+}-V_{T-}$	Hysteresis P52/INT2, P	5 ₃ /INT ₁		0.3		1	٧
$V_{T+}-V_{T-}$	Hysteresis RESET				0.5	0.7	V
$V_{T+}-V_{T-}$	Hysteresis P3 ₆		When used as CLK input	0.3		1	V
I _{IL}	"L" input current P20~	P2 ₇ , P3 ₀ ~P3 ₇	V _I =0V			5	μΑ
I _{IL}	"L" input current P60~	P6 ₅	V _I =0V			-5	μΑ
I _{IL}	"L" input current P54~	P5 ₇	V _I =0V			-5	μΑ
I _{IL}	"L" input current RESE	T, X _{IN} , X _{CIN}	V _I =0V			-5	μА
IIL	"L" input current P52/II	NT ₂ , P5 ₃ /INT ₁	V ₁ =0V			-5	μА
		P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇	V ₁ =5V			5	μΑ
I _{IH}	"H" input current	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₂ , P3 ₄ ~P3 ₇	V ₁ =12V			12	μА
Lier'	"H" input current P60~	P6 ₅	V ₁ =5V			5	μΑ
			V ₁ =5V			5	μА
I _{IH}	"H" input current P5 ₄ ~	·P5 ₇	V _i =12V			12	μΑ
l _H	"H" input current RESE	T. XIN. XCIN	V ₁ =5V			5	μΑ
			V ₁ =5V			5	μА
I _{IH}	"H" input current P52/I	NT ₂ , P5 ₃ /INT ₁	V ₁ =12V			12	μΑ
ILOAD	Load current P00~P0z. I	P1 ₀ ~P1 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ , P5 ₁	V _P =V _{CC} -36V, V _{OL} =V _{CC}	150	500	1000	μΑ
ILEAK		0 ₇ , P1 ₀ ~P1 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ , P5 ₁	V _P =V _{CC} -38V, V _{OL} =V _{CC} -38V	1		30	μA
VRAM	RAM retention voltage	,	at clock stop	2		5.5	V
- indivi	July		Output pins open (output OFF)	 		J. J.	<u>-</u>
			V _P =V _{CC} , V _P =V _{SS} Input and I/O pins all at V _{SS}		4	8	mA
			X _{IN} =4MHz (system operation)		•		
	1		ditto (at comparator operating)		5	10	mA
	,		ditto (at wait mode)		1		mA
Icc	Supply current		X _{IN} —X _{OUT} stop				
	,		X _{CIN} =32kHz (at system operation) all other		60	200	μΑ
			conditions same as above.				
			ditto (at wait mode)		40		μА
			Oscillation all stopped. T _a =25℃			1	μА
			(at STOP mode) T _a =70℃			10	. µA

M50957E-XXXSP M50957ES

EPROM VERSION of M50957-XXXSP

COMPARATOR CHARACTERISTICS ($v_{cc} = 5v \pm 5\%$, $v_{ss} = 0v$, $\tau_a = 25$ °C, $f_{(x_{IN})} = 4$ MHz)

B	Test conditions	Limits			
Parameter	l est conditions		Тур.	Max.	Unit
Resolution				(1/16)V _{CC}	V
Internal analog voltage inaccuracy				±(1/16)V _{CC}	·V
Analog input voltage				V _{CC}	V




Fig.2 Supply current test circuit

FPROM VERSION of M50963-XXXSP/FP

DESCRIPTION

The M50963E-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP. The features of this chip are similar to those of the M50963-XXXSP except that this chip has a 81920-bit (10240 words×8 bits) EPROM built in. This single-chip microcomputer is useful for home electrical appliances and consumer appliance controllers.

In addition to its simple instruction sets, the EPROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming. Since general purpose EPROM writers can be used for the built-in EPROM, this chip is suitable for small quantity production runs.


The M50963ES and the M50963EFS are the window type. The differences between the M50963E-XXXSP and the M50963EFS are the package outline and the power dissipation ability absolute maximum ratings)

DISTINCTIVE FEATURES

•	Number of basic instructions 69
•	Memory size ROM ······10240 bytes
	RAM 160 bytes
•	Instruction execution time
-	······ 2µs (minimum instructions at 4MHz frequency)
•	Single power supply 5V±5%
0	Power dissipation
	normal operation mode (at 4MHz frequency)15mW
•	Subroutine nesting80 levels (Max.)
•	Interrupt7 types, 5 vectors
•	8-bit timer
•	Programmable I/O ports (Ports P0, P1, P2, P3, P4)···· 40
•	Input ports (Port P5)8
0	Output ports (Port P6)4
0	Serial I/O (8-bit)1
•	A-D converter 8-bit successive approximation
•	D-A converter
•	8-bit PWM function
•	Watchdog timer
•	EPROM (equivalent to the M5L27128)
	program voltage 21V

APPLICATION

Office automation equipment VCR, Tuner, Audio-visual equipment





EPROM

VERSION

of M50963-XXXSP/FP

M50963E-XXXSP/FP M50963ES/EFS

EPROM VERSION of M50963-XXXSP/FP

FUNCTIONS OF M50963E-XXXSP

	Parameter	Functions			
Number of basic instructions			69		
Instruction execution time			2μs (minimum instructions, at 4MHz frequency)		
Clock frequency			4MHz		
Memory Size	EPROM		10240bytes (Note 1)		
Memory Size	RAM 1		160bytes		
	INT ₁	Input	1-bit×1		
Input/Output ports	P0, P1, P2, P3, P4	1/0	8-bit×5 (a part of P3 is common with serial I/O, timer I/O, and interrupt input)		
input/Output ports	P5	Input	8-bit×1		
	P6	Output	4-bit×1 (a part of P6 is in common with external trigger output pin)		
Serial I/O			8-bit×1		
Timers			8-bit prescaler×3+8-bit timer×4		
A-D conversion			8-bit×1 (6 channels)		
D-A conversion			5-bit×1		
Pulse width modulator	4.		8-bit×1		
Watchdog timer			15-bit×1		
Subroutine nesting			80 levels (max)		
Interrupts			Two external interrupts, three internal timer interrupts		
Clock generating circuit			built-in (ceramic or quartz crystal oscillator)		
Supply voltage			5v±5%		
Power dissipation	at high-speed operation		15mW (at 4MHz frequency)		
Innut (Outrus abancatariation	Input/Output voltage		12V (Ports P0, P1, P3, P4, P5, P6, INT ₁)		
Input/Output characteristics	Output current		5mA (Ports P0, P1, P2, P3, P4)		
Memory expansion			Possible		
Operating temperature range			-10~70℃		
Device structure			CMOS silicon gate process		
	M50963E-XXXSP	One time programming type	64-pin shrink plastic molded DIP		
Dankara	M50963ES	Window type	64-pin shrink ceramic DIP		
Package	M50963E-XXXFP	One time programming type	72-pin plastic molded QFP		
	M50963EFS	Window type	72-pin ceramic QFP		

Note 1: The EPROM programing voltage is 21V (equivalent to the M5L27128).

EPROM VERSION of M50963-XXXSP/FP

PIN DESCRIPTION

Terminal	Mode	Name	Input/ Output	Functions
V _{CC} . V _{SS}	Singl-chip /EPROM	Power supply		Supply 5V±5% to V _{CC} and 0V to V _{SS} .
CNVss	Singl-chip	CNV _{SS} input	Input	Connect to 0V.
	EPROM	V _{PP} input		Connect to V _{PP} when programming or verifing.
RESET	Single-chip	RESET input	Input	To reset, keep this input terminal low for more than $2\mu s$ (min) under normal V_{CC} conditions. If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
	EPROM	RESET input		Connect to V _{SS} .
X _{IN}	Single-chip /EPROM	Clock input	Input	Connect a ceramic or a quartz crystal oscillator between X_{IN} and X_{OUT} for clock oscillation. If an external clock input is used, connect the clock input to the X_{IN} pin
X _{OUT}		Clock output	Output	and open the X _{OUT} pin.
φ	Single-chip /EPROM	Timing output	Output	For timing output.
ĪNT ₁	Single-chip	Interrupt input	Input	Interrupt input INT ₁ .
	EPROM	Interrupt input	Input	Connect to 0V.
P0 ₀ ~P0 ₇	Singl-chip	I/O port P0	1/0	Port P0 is an 8-bit I/O port with direction registers which can program each bit as input or output. It is set to input mode at reset. The output format is N-ch open drain.
	EPROM	Address input A ₀ ~A ₇	Input	P0 works as the lower 8 bit address input (A ₀ ~A ₇).
P1 ₀ ~P1 ₇	Single-chip	I/O port P1	1/0	Port P1 is an 8-bit I/O port which has the same function as Port P0.
	EPROM	Address input A ₈ ~A ₁₃	Input	P1 ₀ ~P1 ₄ works as the higher 5 bit address inputs (A ₈ ~A ₁₃). Connect P1 ₅ ~P1 ₇ to V _{CC} .
P2 ₀ ~P2 ₇	Single-chip **	I/O port P2	1/0	Port P2 is an 8-bit I/O port which has the same function as Port P0. The output format is CMOS.
	EPROM	Data input/ output D ₀ ~D ₇	1/0	Port 2 works as an 8 bit data bus (D ₀ ~D ₇).
P3 ₀ ~P3 ₇	Single-chip	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions Port P0. When serial I/O is used, P3 ₇ , P3 ₆ , P3 ₅ , and P3 ₄ work as $\overline{S_{RDY}}$, CLK, S_{OUT} , and S_{IN} pins, respectively. Also P3 ₃ and P3 ₂ work as CNTR pin and the lowest interrupt pin $(\overline{INT_2})$, respectively. The output format is N-ch open drain.
	EPROM	Input Port P3	Input	Connect to 0V.
P4 ₀ ~P4 ₇	Single-chip	I/O port P4	1/0	Port P4 is an 8-bit I/O port which has the same function as Port P0. Ports P4,~P42 are common with Analog inputs AN, ~AN, The output format is N-ch open drain.
	EPROM	Select mode	Input	P4 ₂ , P4 ₁ , P4 ₀ work as $\overline{\text{CE}}$, $\overline{\text{OE}}$ and $\overline{\text{PGM}}$ inputs, respectively. Connect P4 ₅ ~P4 ₇ to 0V and P4 ₄ and P4 ₃ to V _{CC} .
P5 ₀ ~P5 ₇	Single-chip	Input port	Input	Port P5 is an 8-bit input port. Ports P5,7~P54 have edge sence functions.
	EPROM	Input port	Input	Connect to 0V.

EPROM VERSION of M50963-XXXSP/FP

PIN DESCRIPTION

Terminal	Mode	Name -	Input/ Output	Functions
P6 ₀ ~P6 ₃	Single-chip	Output port	Output	Port P6 is an 4-bit output port. At external trigger output mode, P60 and P61 are in common with the trigger input pin (T) and the trigger output pin (Q), respectively. The output structure is N-channel open drain.
	EPROM	Output port	Output	Connect to 0V.
AV _{SS}	Single-chip	Analog voltage input	Input	GND pin for the A-D and D-A converters.
	EPROM	Analog voltage input	Input	Connect to 0V.
V _{REF}	Single-chip	Reference voltage input	Input	Referrence input for A-D and D-A converters.
	EPROM	Reference voltage input	Input .	Connect to 0V.
D-A	Single-chip	D-A output	Output	D-A converter output pin
-	EPROM	D-A output	Output	Connect to 0V.
PWM	Single-chip	PWM output	Output	Pulse width modulation output pin (N-ch open drain format).
	EPROM	PWM output	Output	Connect to 0V.

EPROM VERSION of M50963-XXXSP/FP

EPROM MODE

The M50963E-XXXSP features an EPROM mode in addition to its normal modes. When the $\overline{\text{RESET}}$ signal level is low ("L"), the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1 and Figure 2 give the pin connections in the EPROM mode. When in the EPROM mode, ports P0, P1, P2, P40~P42, and CNVss are used for the EPROM (equivalent to the M5L27128). When in this mode, the built-in EPROM can be written to or read from using these pins in the same way as with the M5L27128. The oscillator should be connected to the XIN and XOUT pins, or external clock should be connected to the XIN pin.

Table 1 Pin function in EPROM programming mode

	M50963E-XXXSP/FP	M5L27128
V _{CC}	V _{cc}	V _{cc}
V _{PP}	CNV _{SS} /V _{PP}	· V _{PP}
V _{SS}	V _{SS}	V _{ss}
Address input	Ports P0, P1 ₀ ~P1 ₅	A ₀ ~A ₁₃
Data I/O	Port P2	D ₀ ~D ₇
CE	P4 ₂ /CE	CE
ŌĒ	P4₁/OE	OE
PGM	P4₀/PGM	PGM




Fig. 1 Pin connection in EPROM programming mode (M50963E-XXXSP, M50963ES)



M50963E-XXXSP/FP M50963ES/EFS

EPROM VERSION of M50963-XXXSP/FP




Fig. 2 Pin connection in EPROM programing mode (M50963E-XXXFP, M50963EFS)

M50963E-XXXSP/FP M50963ES/EFS

EPROM VERSION of M50963-XXXSP/FP

EPROM READING, WRITING AND ERASING Reading

To read the EPROM, set the \overline{CE} and \overline{OE} pins to a "L" level, and the \overline{PGM} pin to a "H" level. Input the address of the data $(A_0 \sim A_{13})$ to be read and the data will be output to the I/O pins $D_0 \sim D_7$. The data I/O pins will be floating when either the \overline{CE} or \overline{OE} pins are in the "H" state.

Writina

To write to the EPROM, set the $\overline{\text{CE}}$ pin to a "L" level and the $\overline{\text{OE}}$ pin to a "H" level. The CPU will enter the program mode when V_{PP} is applied to the V_{PP} pin. The address to be written to is selected with pins $A_0 \sim A_{12}$, and the data to be written is input to pins $D_0 \sim D_7$. Set the $\overline{\text{PGM}}$ pin to a "L" level to begin writing.

Notes on Writing

When using an EPROM writer, the address range should be between 1800_{16} and $3FFF_{16}$. When data is written between addresses 0000_{16} and $3FFF_{16}$, fill addresses 0000_{16} to $17FF_{16}$ with 00_{16} .

Erasing

Data can only be erased on the M50963ES and the M50963EFS ceramic package, which includes a window. To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is 15W·s/cm².

NOTES ON HANDLING

- (1) Sunlight and fluorescent light contain wave lengths capable of erasing data. For ceramic package types, cover the transparent window with a seal (provided) when this chip is in use. However, this seal must not contact the lead pins.
- (2) Before erasing, the glass should be cleaned and stains such as finger prints should be removed thoroughly. If these stains are not removed, complete erasure of the data could be prevented.
- (3) Since a high voltage (21V) is used to write data, care should be taken when turning on the EPROM writer's power.

Table 2 I/O signal in each mode

Pin	CE(15)	ŌE(16)	PGM(17)	V _{PP} (27)	V _{CC} (1)	Data I/O (57~64)
Read-out	VIL	V _{IL}	V _{IH}	Vcc	Vcc	Output
Programming	V _{IL}	V _{IH}	Pulse(V _{IH} →V _{IL})	V _{PP}	V _{cc}	Input
Programming verify	V _{IL}	V _{IL}	V _{IH}	V_{PP}	V _{cc}	Output
Program disable	V _{IH}	Х	X	V_{PP}	V _{CC}	Floating

Note 1: V_{IL} and V_{IH} indicate a "L" and "H" input voltage, respectively.

2: An X indicates either VIL or VIH.

M50963E-XXXSP/FP M50963ES/EFS

EPROM VERSION of M50963-XXXSP/FP

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		−0. 3~ 7	V
V _I	Input voltage X _{IN}		−0. 3~ 7	٧
V _I	Input voltage P2 ₀ ~P2 ₇ , P4 ₄ ~P4 ₇		$-0.3 \sim V_{cc} + 0.3$	٧
Vı	Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , P5 ₀ ~P5 ₇ , $\overline{INT_1}$	With respect to V _{SS} With the output transistor cut-off	-0.3~13	V
Vı	Input voltage CNV _{SS} , RESET		−0.3~13 (Note 1)	٧ .
Vo	Output voltage P2 ₀ ~P2, P4 ₄ ~P4 ₇ , X _{OUT} , ϕ , D-A		$-0.3 \sim V_{cc} + 0.3$	V
Vo	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , P6 ₀ ~P6 ₃ , PWM		−0.3~13	V
Pd	Power dissipation	Ta=25°C	1000(Note 2)	mW
Topr	Operating temperature		−10~70	°C
Tstg	Storage temperature		-40~125	°C '

Note 1: In EPROM programming mode, CNV_{SS} is 22. 0V

2: 300mW for QFP types.

RECOMMENDED OPERATING CONDITIONS ($v_{cc}=5v\pm5\%$, $\tau_a=-10\sim70^{\circ}C$, unless otherwise noted)

0			Limits		Unit	
Symbol	Parameter	Min.	Nom.	Max.	Unit	
V _{cc}	Supply voltage	4.75	5 .	5. 25	V	
V _{SS}	Supply voltage		0		٧	
V _{REF}	Reference voltage	4		Vcc	V	
	"H" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,					
V _{IH}	$P3_0 \sim P3_7$, $P4_0 \sim P4_7$, $P5_0 \sim P5_7$,	0.8V _{CC}		Vcc	, V	
	INT ₁ , RESET, X _{IN} , CNV _{SS} , P6 ₀					
	"L" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,					
VIL	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ ,	0		0.2V _{CC}	V	
	INT ₁ , CNV _{SS} , P6 ₀					
V _{IL}	"L" input voltage RESET	0		0.12V _{CC}	٧	
V _{IL}	"L" input voltage X _{IN}	.0		0.16V _{CC}	V	
	"L" peak output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,			10		
loL(peak)	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ (Note 4)			10	mA	
loL(peak)	"L" peak output current P6 ₀ ~P6 ₃ (Note 4)			15	mA	
loL(peak)	"L" peak output current PWM (Note 4)			5	mA	
	"L" average output current P00~P07, P10~P17, P20~P27,			_		
lo _L (avg)	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ (Note 3)			5	mA	
I _{OL(avg)}	"L" average output current P6 ₀ ~P6 ₃ (Note 3)			7	mA	
I _{OL(avg)}	"L" average output current PWM (Note 3)			2.5	mA	
I _{OH} (peak)	"H" peak output current P2 ₀ ~P2 ₇ (Note 4)			-10	mA	
I _{OH} (avg)	"H" average output current P2 ₀ ~P2 ₇ (Note 3)			-5	mA	
f _(XIN)	Internal clock oscillating frequency			4	MHz	

Note 3: The average output currents $I_{OL(avg)}$ and $I_{OH(avg)}$ are the average value of a period of 100ms.

4 : Do not allow the combined low- level output current of ports P0, P1, P2, P3, P4, P6, and PWM to exceed 80mA.

Do not allow the combined high-level output current of port P2 to exceed 50mA.

5: "H" input voltage of ports' P0, P1, P3, P4₀~P4₃, P5 and INT₁ is available up to +12V.

M50963E-XXXSP/FP M50963ES/EFS

EPROM VERSION of M50963-XXXSP/FP

ELECTRICAL CHARACTERISTICS (V_{CC}=5V, V_{SS}=0V, T_a=25°C, f_(Xin)=4MHz, unless otherwise noted)

Symbol	Parameter	Test cond	litions		Limits		Unit
Зуппвог	Parameter	rest cont	illions	Min.	Тур.	Max.	Ullit
V _{OH}	"H" output voltage P2 ₀ ~P2 ₇	I _{OH} =-10mA		3		· ·	V
V _{OH}	"H" output voltage ϕ	I _{OH} =-2.5mA		3			V
VoL	"L" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₃	I _{OL} =10mA				2	V
V _{OL}	"L" output voltage ø, PWM	I _{OL} =5mA				2	V
$V_{T+} - V_{T-}$	Hysteresis INT ₁			0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis P3 ₆	When used as CLK inpu	ıt	0.3	0.8		V
$V_{T+}-V_{T-}$	Hysteresis P3 ₂	When used as INT ₂ inpu	ıt .	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis P3 ₃	When used as CNTR in	out	0.5	1		٧
$V_{T+}-V_{T-}$	Hysteresis P6 ₀	When used as T input		0.5	1		·V
$V_{T+}-V_{T-}$	Hysteresis RESET				0.5	0.7	V
$V_{T+} - V_{T-}$	Hysteresis X _{IN}			0.1		0.5	V
l _{IL} .	"L" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ P6 ₀ ~P6 ₃ , PWM	V ₁ =0V				— 5	μΑ
I _{IL}	"L" input current INT ₁ , RESET, X _{IN}	V ₁ =0V				- 5	μА
l _{iH}	"H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ P4 ₀ ~P4 ₃ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₃ PWM	V _i =12V				12	μΑ
I _{IH}	"H" input current INT ₁ , RESET, X _{IN} , P2 ₀ ~P2 ₇ P4 ₄ ~P4 ₇	V _I =5V				5	μΑ
V _{RAM}	RAM retention voltage	At clock stop	*	2			V
		ϕ , X _{OUT} , and D-A pins	f _(X_{IN}) =4MHz Square wave		3	6	mA
Icc	Supply current	opened, other pins at V _{SS} , and A-D converter	At clock stop Ta=25℃			1	
		in the finished condition.	At clock stop Ta=75℃			10	μΑ

A-D CONVERTER CHARACTERISTICS (Vcc=5V, Vss=AVss=0V, Ta=25°C, f(xin)=4MHz, unless otherwise noted)

Symbol	Parameter	T4 dialo		Limits		
Symbol	Parameter	, Test conditions	Min.	n. Typ. Max. 8 ±3 10	Unit	
_	Resolution	V _{REF} =V _{CC}			8	Bits
_	Absolute accuracy	V _{REF} =V _{CC}			±3	LSB
RLADDER	Ladder resistance value	V _{REF} =V _{CC}	2		10	kΩ
t _{CONV}	Conversion time				50	μs
V _{REF}	Reference input voltage		2		Vcc	V
VIA	Analog input voltage		0		VREF	V

$\textbf{D-A} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (V_{cc} = 5V, \, V_{ss} = AV_{ss} = 0V, \, T_{a} = 25^{\circ}C, \, f_{(x_{|A})} = 4MHz, \, unless \, otherwise \, noted)$

Cumbal	Symbol Parameter	Test conditions		Limits			
Symbol	Parameter	l'est conditions	Min.	Тур.	Max.	Unit	
_	Resolution	V _{REF} =V _{CC}			5	Bits	
_	Error in full scale range	V _{REF} =V _{CC}			±1	%	
t _{su}	Setup time	V _{REF} =V _{CC}			3	μs	
Ro	Output resistance	V _{REF} =V _{CC}			3	kΩ	
V _{REF}	Reference voltage		4		V _{CC}	٧	

M50963E-XXXSP/FP M50963ES/EFS

FPROM VERSION of M50963-XXXSP/FP

TIMING REQUIREMENTS

Single-chip mode (V_{CC}=5V±5%, V_{SS}=0V, T_a=25°C, f_(X_{IN})=4MHz, unless otherwise noted)

0	D	Test conditions		Limits		Unit
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	
t _{su(P0D-\$)}	Port P0 input setup time		270			ns
t _{SU(P1D-ø)}	Port P1 input setup time		270			ns
t _{SU(P2D-\$)}	Port P2 input setup time		270			ns
t _{SU(P3D-ø)}	Port P3 input setup time		270			ns
t _{SU(P4D-ø)}	Port P4 input setup time		270			ns
t _{SU(P5D-p)}	Port P5 input setup time		270			ns
th(ø-POD)	Port P0 input hold time		20			ns
th(øP1D)	Port P1 input hold time		20			ns
th(ø-P2D)	Port P2 input hold time		20			ns
th(ø—P3D)	Port P3 input hold time		20			ns
th(\$\phi_{P4D})	Port P4 input hold time		- 20			ns
th(P5D)	Port P5 input hold time		20			ns
t _C	External clock input cycle time		250			ns
t _w	External clock input pulse width		75			ns
tr	External clock rising edge time				25	ns
tf	External clock falling edge time				25	ns

Eva-chip mode (V_{cc}=5V±5%, V_{ss}=0V, T_a=25°C, f_(X_{IN})=4MHz, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
Symbol	Parameter	l'est conditions	Min.	Тур.	Max.	Unit
t _{SU(POD-\$)}	Port P0 input setup time		270			ns
t _{SU(P1D-ø)}	Port P1 input setup time		270			ns
t _{su(P2D-ø)}	Port P2 input setup time		270			ns
th(ø-POD)	Port P0 input hold time		20			ns
th(ø-P1D)	Port P1 input hold time		20			ns
th(ø-P2D)	Port P2 input hold time		20			ns

Memory expanding mode and microprocessor mode

($V_{CC}=5V\pm5\%$, $V_{SS}=0V$, $T_a=25^{\circ}C$, $f_{(X_{IN})}=4MHz$, unless otherwise noted)

	~ · · · · · · · · · · · · · · · · · · ·							
Symbol	Parameter		Test conditions	Limits				
	Farameter	Min.		Тур.	Max.	Unit		
tsu(P2D-ø)	Port P2 input setup time				270			ns
th(6-P2D)	Port P2 input hold time				30			ns



M50963E-XXXSP/FP M50963ES/EFS

EPROM VERSION of M50963-XXXSP/FP

SWITCHING CHARACTERISTICS

Single-chip mode ($V_{cc}=5V\pm5\%$, $V_{ss}=0V$, $T_a=25^{\circ}C$, $f_{(X_{IN})}=4MHz$, unless otherwise noted)

Symbol	P	Test conditions	Limits			Unit
Symbol	Parameter	rest conditions	Min.	Тур.	Max. 230 230 230 230 230 230 230 230	Unit
td(≠_P0Q)	Port P0 data output delay time	- Fig. 3			230	ns
t _{d(≠-P1Q)}	Port P1 data output delay time	Fig. 5			230	ns
td(ø-P2Q)	Port P2 data output delay time	Fig. 4			230	ns
t _{d(≠-P3Q)}	Port P3 data output delay time				230	ns
td(\$\psi_P4Q)	Port P4 data output delay time	Fig. 3			230	ns
td(≠_P6Q)	Port P6 data output delay time				230	ns

Eva-chip mode ($V_{cc}=5V\pm5\%$, $V_{ss}=0V$, $T_a=25^{\circ}C$, $f_{(X_{IN})}=4MHz$, unless otherwise noted)

Combal	Developed	T 1		Limits		11-0
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
td(ø—POA)	Port P0 address output delay time				250	ns
t _{d(∲—POAF)}	Port P0 address output delay time				250	ns
td(≠-POQ)	Port P0 data output delay time				200	ns
t _{d(≠−P0QF)}	Port P0 data output delay time	Fin 2			200	ns
t _{d(≠−P1A)}	Port P1 address output delay time	Fig. 3			250	ns
t _{d(∲—P1AF)}	Port P1 address output delay time				250	ns
t _{d(∳P1Q)}	Port P1 data output delay time				· 200	ns
td(ø-P1QF)	Port P1 data output delay time				200	ns
td(ø-P2Q)	Port P2 data output delay time	F:- 4			300	ns
td(ø-P2QF)	Port P2 data output delay time	Fig. 4			300	ns
t _{d(≠=R/W)}	R/W signal output delay time				250	ns
td(ø-R/WF)	R/W signal output delay time	-			250	ns
t _{d(∳—P30Q)}	Port P3 ₀ data output delay time		1		200	ns
td(≠_P30QF)	Port P3 ₀ data output delay time	. 5- 2			200	ns
td(ø_sync)	SYNC signal output delay time	Fig. 3			250	ns
td(ø-synce)	SYNC signal output delay time				250	ns
td(≠_P31Q)	Port P3 ₁ data output delay time				200 -	ns
t _{d(≠-P31QF)}	Port P3 ₁ data output delay time				200	ns

Memory expanding mode and microprocessor mode

 $(V_{CC}=5V\pm5\%, V_{SS}=0V, T_a=25^{\circ}C, f_{(X_{IN})}=4MHz, unless otherwise noted)$

Symbol	Parameter	time Fig. 3 25 time Fig. 4 30	Limits			Unit
Symbol	Farameter		Max.			
td(ø-POA)	Port P0 address output delay time	Fig. 3			250	ns
t _{d(≠=P1A)}	Port P1 address output delay time	Fig. 3			250	ns
t _{d(<i>φ</i>_P2Q)}	Port P2 data output delay time	F:- 4			300	ns
td(ø-P2QF)	Port P2 data output delay time	Fig. 4			300 -	ns
td(ø−R/W)	R/W signal output delay time	Fi- 2			250	ns
td(ø_sync)	SYNC signal output delay time	Fig. 3			250	ns




Fig. 3 Ports P0, P1, P3, P4, and P6 test circuit





Fig. 4 Port P2 test circuit



M50963E-XXXSP/FP M50963ES/EFS


EPROM VERSION of M50963-XXXSP/FP



M50963E-XXXSP/FP M50963ES/EFS

EPROM VERSION of M50963-XXXSP/FP

In eva-chip mode



M50963E-XXXSP/FP M50963ES/EFS

EPROM VERSION of M50963-XXXSP/FP

In memory expanding mode and microprocessor mode td (ø-POA) Port P0 output td (#-P1A) Port P1 output td (ø-P2OF) td (#-P2Q) Port P2 output floating tsu (P2D-ø) Port P2 input th (ø-P2D) -,td (ø-R/W) Port P3₀ output (R/W) td (p-SYNC) Port P3₁ output (SYNC)

M37410E6-XXXFP

PRFI IMINARY

Notice: This is not a final specification. Some parametric limits are subject to change

FPROM VERSION of M37410M3.XXXFP M37410M4.XXXFP

DESCRIPTION

The M37410E6-XXXFP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 80-pin shrink plastic molded QFP. The features of this chip are similar to those of the M37410M4-XXXFP except that this chip has a 98304-bit (12288 words X 8 bits) EPROM built in. This single-chip microcomputer is useful for home electrical appliances and consumer appliance controllers. In addition to its simple instruction sets, the EPROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming. Since general purpose EPROM writers can be used for the built-in EPROM, this chip is suitable for small quantity production runs.

DISTINCTIVE FEATURES

	,
Number of bas	sic instructions······ 69
Memory size	EPROM12288 bytes
	RAM 256 bytes
Instruction exe	ecution time
(minimum ir	nstructions at 8MHz frequency)
	ed mode $\cdots 1\mu$ s
at low-spee	d mode $\cdots \qquad 4\mu$ s
Single power	
$f(X_{IN}) = 8MH$	1z ······ 4.75∼5.25V
Power dissipa	tion
normal oper	ation mode (at 8MHz frequency)
	30mW (V _{CC} =5V, Typ.)
low-speed	operation mode (at 32kHz frequency for
	Instruction exe (minimum ir at high-spee at low-spee Single power f(X _{IN})=8MH Power dissipa normal oper

	30mW (V _{cc} =5V, Typ.)
	low-speed operation mode (at 32kHz frequency for
	clock function)······54 μ W(V _{CC} =3V, Typ.)
0	RAM retention voltage (stop mode)

•	Subroutine nesting96 levels (Max.)
0	Interrupt 9 types, 5 vectors
9	8-bit timer
•	16-bit timer ········· 1 (Two 8-bit timers make one set)
•	Programmable I/O porte

	(, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
0	Serial I/O (8-bit)
•	A-D converter ······8-bit, 8-channel
	conversion speed (25µs)
•	LCD controller/driver (1/2, 1/3 bias, 1/2, 1/3, 1/4 duty)
	seament output······ 24


Two clock generating circuits (One is for main clock,


the other is for clock function) EPROM (equivalent to the M5L27128)

program voltage 21V

APPLICATION

Audio-visual equipment Remote control Camera







MITSUBISHI MICROCOMPUTERS M37410E6-XXXFP

EPROM VERSION of M37410M3-XXXFP.M37410M4-XXXFP

FUNCTIONS OF M37410E6-XXXFP

	Parameters		Functions				
Number of basic instruction	ons		69				
Instruction execution time			1μs (minimum instructions, at 8MHz of frequency)				
Clock frequency			8MHz				
14	EPROM		12288bytes (Note 1)				
Memory size	RAM		256bytes				
	RAM for display LCD		12bytes				
	P0, P1, P2, P3, P5	1/0	8-bit×5				
Input/Output port	P4	Input	4-bitX1 (Port P4 are in common with SEG)				
	SEG	LCD output	24-bit×1				
	COM LCD output		4-bit×1				
Serial I/O			8-bit×1				
T!	ů.		8-bit timer×4				
Timers			16-bit timer×1 (combination of two 8-bit timers)				
	Bias		1/2, 1/3 bias selectable				
LCD controller/driver	Duty ratio		1/2, 1/3, 1/4 duty selectable				
LCD controller/driver	Common output		4				
	Segment output		24(SEG ₁₂ ~SEG ₂₃ are in common with port P4)				
Subrotine nesting			96(max)				
Interrupt			Three external Interrupts, Three timer interrupts (or two timer, one serial I/O)				
Clock generating circuit			Two built-in circuit (ceramic or quartz crystal oscillator)				
Operating temperature ra	nge		−20~75°C				
Device structure			CMOS silicon gate				
Package			80-pin plastic molded QFP				

Note 1: The EPROM programming voltage is 21V (equivalent to the M5L27128)

MITSUBISHI MICROCOMPUTERS M37410E6-XXXFP

EPROM VERSION of M37410M3-XXXFP,M37410M4-XXXFP

PIN DESCRIPTION

Pin	Mode	Name `	Input/ Output	Functions		
V _{cc} V _{ss}	Single-chip /EPROM	Power supply		Supply 5V±5% to V _{CC} and 0V to V _{SS} .		
CNV _{ss} /	Single-chip	CNV _{SS} input	Input	Connect to V _{SS} .		
V _{PP}	EPROM	V _{PP} input		Connect to V _{PP} when programming or verifing.		
RESET	Single-chip	Reset input	Input	To reset, keep this input terminal low for more than $16\mu s$ (min) under normal conditions. If more time is needed for the crystal oscillator to stabilize, this "L" (dition should be maintained for the required time.		
٠.	EPROM	Reset input	٠	Connect to 0V.		
XIN	Single-chip /EPROM	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected		
X _{OUT}	/EPROM	Clock output	Output	between the X_{IN} and X_{OUT} pins. If an external clock is used, the clock source should be connected the X_{IN} pin and the X_{OUT} pin should be left open.		
INT ₁	Single-chip	Interrupt input	Input	This is the highest order interrupt input pin.		
	EPROM	Interrupt input	Input	Connect to 0V.		
P0 ₀ ~P0 ₇	Single-chip	I/O port P0	I/O	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is CMOS output.		
	EPROM	Address input A ₀ ~A ₇	Input	P0 works as the lower 8 bit address input $(A_0 \sim A_7)$.		
P1 ₀ ~P1 ₇	Single-chip	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The output structure is N-channel open drain.		
	EPROM	Address input A ₈ ~A ₁₃	Input	$P1_0 \sim P1_5$ works as the higher 6 bit address inputs ($A_8 \sim A_{13}$). Connect $P1_6 \sim P1_7$ to V_{CC} .		
P2 ₀ ~P2 ₇	Single-chip	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same function as port P0. Also all bits are for key on wake up input pins.		
	EPROM	Data input/ output D ₀ ~D ₇	1/0	Port P2 works as an 8 bit data bus (D ₀ ~D ₇).		
P3 ₀ ~P3 ₇	Single-chip	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. When serial I/O is used, P3 ₇ , P3 ₅ , P3 ₅ and P3 ₄ work as \overline{S}_{RDV} , CLK, S_{OUT} , and S_{IN} pins, respectively. Also P3 ₃ , P3 ₂ , P3 ₁ , and P3 ₀ work as timer 4 overflow signal divided by 2 output pin (T), INT ₂ pin, X_{CIN} and X_{COUT} pins, respectively.		
	EPROM	Input port P3	Input	Connect to 0V.		
SEG ₁₂ /P4 ₃	Single-chip	Segment output /input port P4	Output /Input	SEG ₁₂ ~SEG ₁₅ are segment output pins. Also these work as input port P4 by 2-bit unit.		
SEG ₁₅ /P4 ₀	EPROM	Input port P4	Input	Conect to V _{CC} .		
P5 ₀ ~P5 ₇	Single-chip	I/O port P5	1/0	Port P5 is an 8-bit I/O port and has basically the same function as P1. P5 ₀ , P5 ₁ , P5 ₂ and P5 ₃ are in common with INT ₃ , timer3 input, timer5 input and A-D trigger input, respectively.		
	EPROM	Select mode	Input	P5 ₂ , P5 ₁ , P5 ₀ work as $\overline{\text{CE}}$, $\overline{\text{OE}}$ and $\overline{\text{PGM}}$, respectively. Connect to P5 ₅ ~P5 ₇ to 0V and P5 ₃ ~P5 ₄ to V _{CC} .		



M37410E6-XXXFP

EPROM VERSION of M37410M3-XXXFP,M37410M4-XXXFP

PIN DESCRIPTION

Pin	Mode	Name	Input/ Output	Functions
V _{L1} ~V _{L3}	Single-chip	Voltage input for LCD	Input	These are voltage input pins for LCD. Supply voltage as $0V \le V_{L1} \le V_{L2} \le V_{L3} \le V_{CC}$. $0 \sim V_{L3}V$ is supplied to LCD.
	EPROM	Voltage input for LCD	Input	Connect to V _{CC} .
COM ₀ ~	Single-chip	Common output	Output	These are LCD common output pins.
,	EPROM	Common output	Output	Connect to V _{CC} .
SEG ₀ ~	Single-chip	Segment output	Output	These are LCD segment output pins.
	EPROM	Segment output	Output	Connect to V _{CC} .
SEG ₁₆ /IN ₇	Single-chip	Segment output /analog input	1/0	$SEG_{16} \sim SEG_{23} \text{ work as analog input pins } IN_7 \sim IN_0.$ $SEG_{16} \sim SEG_{19} \text{ are used by 2-bit unit and } SEG_{20} \sim SEG_{23} \text{ by 4-bit unit.}$
SEG ₂₃ /IN ₀	EPROM	Analog input	Input	Connect to V _{CC} .
AV _{SS}	Single-chip	Analog voltage input	Input	GND input pin for the A-D converters.
	EPROM	Analog voltage input	Input	Connect to V _{SS} .
V _{REF}	Single-chip	Reference voltage input	Input	Referrence input pin for A-D converters.
	EPROM	Reference voltage input	Input	Connect to V _{CC} .

EPROM VERSION of M37410M3-XXXFP.M37410M4-XXXFP

EPROM MODE

The M37410E6-XXXFP features an EPROM mode in addition to its normal modes. When the $\overline{\text{RESET}}$ signal level is low ("L"), the chip automatically enters the EPROM programming mode. Table 1 list the correspondence between pins and Figure 1 gives the pin connections in the EPROM mode. When in the EPROM mode, ports P0, P1, P2, P50 \sim P52, and CNV_{SS} are used for the EPROM (equivalent to the M5L27128). When in this mode, the built-in EPROM can be written to or read from using these pins in the same way as with the M5L27128. The oscillator should be connected to

the X_{IN} and X_{OUT} pins, or external clock should be connected to the X_{IN} pin.

Table 1 Pin function in EPROM programming mode

	M37410E6-XXXFP	M5L27128 -
V _{CC}	V _{cc}	Vcc
V _{PP}	CNV _{SS} /V _{PP}	V _{PP}
V _{SS}	V _{SS}	V _{ss}
Address input	Ports P0, P1 ₀ ~P1 ₅	A ₀ ~A ₁₃
Data I/O	Port P2	D₀~D ₇
CE	P5 ₂ /CE	CE
OE.	P5 ₁ /OE	ŌĒ
PGM	P5 ₀ /PGM	PGM




Fig.1 Pin connection in EPROM programming mode

EPROM VERSION of M37410M3-XXXFP,M37410M4-XXXFP

EPROM READING, WRITING AND ERASING Reading

To read the EPROM, set the \overline{CE} and \overline{OE} pins to a "L" level, and the \overline{PGM} pin to a "H" level. Input the address of the data $(A_0 \sim A_{13})$ to be read and the data will be output to the I/O pins $D_0 \sim D_7$. The data I/O pins will be floating when either the \overline{CE} or \overline{OE} pins are in the "H" state.

Writing

To write to the EPROM, set the \overline{CE} pin to a "L" level and the \overline{OE} pin to a "H" level. The CPU will enter the program mode when V_{PP} is applied to the V_{PP} pin. The address to be written to is selected with pins $A_0 \sim A_{13}$, and the data to be written is input to pins $D_0 \sim D_7$. Set the \overline{PGM} pin to a "L" level to begin writing.

NOTES ON HANDLING

Since a high voltage (21V) is used to write data, care should be taken when turning on the EPROM writer's power.

Table 2 I/O signal in each mode

Pin	Œ(14)	ŌE(15)	PGM(16)	V _{PP} (26)	V _{CC} (8)	Data I/O (23~54)
Read-out	VIL	V _{IL}	V _{IH}	V _{cc}	V _{CC}	Output
Programming	VIL	V _{IH}	Pulse(V _{IH} →V _{IL})	V_{PP}	V _{cc}	Input
Programming verify	V _{IL}	V _{IL}	V _{IH}	V _{PP}	V _{cc}	Output
Program disable	V _{IH}	×	X	V_{PP}	V _{cc}	Floating

Note 1: V_{IL} and V_{IH} indicate a "L" and "H" input voltage, respectively.

2 : An X indicates either V_{IL} or V_{IH}.

MITSURISHI MICROCOMPUTERS **M37410E6-XXXFP**

EPROM VERSION of M37410M3-XXXFP.M37410M4-XXXFP

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3~ 7	V
Vı	LCD supply V _{L1} ~V _{L3}	V _{L1} <v<sub>L2<v<sub>L3</v<sub></v<sub>	-0.3~V _{cc} +0.3	V
,VI	Input voltage P0 ₀ ~P0 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ , P3 ₁ , P4 ₀ ~P4 ₃ IN ₀ ~IN ₇ , V _{REF} , X _{IN}		-0.3~V _{cc} +0.3	V
Vı	Input voltage CNV _{SS} , (Note 1)		−0.3~7	٧
V ₁	Input voltage INT ₁ , RESET, P1 ₀ ~P1 ₇ , P3 ₂ ~P3 ₇ , P5 ₀ ~P5 ₇		-0.3~10	V
Vo	Output voltage P0 ₀ ~P0 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ , P3 ₁ COM ₀ ~COM ₃ , SEG ₀ ~SEG ₂₃ , X _{OUT}		-0.3~V _{cc} +0.3	v
Vo	Output voltage P1 ₀ ~P1 ₇ , P3 ₂ ~P3 ₇ , P5 ₀ ~P5 ₇		-0.3~10	V
Pd	Power dissipation	T _a = 25℃	300	mW
Topr	Operating temperature		−20~75	°C
Tstg	Storage temperature		-40~125	°C

Note 1: In EPROM programming mode, CNV_{SS} is 22.0V

RECOMMENDED OPERATING CONDITIONS (V_{CC}= 5 V± 5 %, T_a=-10~75°C, unless otherwise noted)

Combal	D	Conditions	Limits			Unit
Symbol	Parameter	Conditions	Min.	Nom.	Max.	Oill
V _{cc}	Supply voltage (Note 2)		4. 75	5	5. 25	V
V _{SS}	Supply voltage			0		V
V _{IH}	"H" input voltage P0 ₀ ~P0 ₇ , P3 ₀ , P3 ₁ , P4 ₀ ~P4 ₃ , X _{IN} , CNV _{SS} (Note 3)		0.7V _{CC}		, V _{cc}	V
V _{IH}	"H" input voltage P2 ₀ ~P2 ₇		0.8V _{CC}		V _{CC}	V
V _{IH}	"H" input voltage P1 ₀ ~P1 ₇ , P3 ₃ ~P3 ₇ , P5 ₁ ~P5 ₇ , S _{IN}		0.7V _{CC}		10	V
V _{IH}	"H" input voltage P5 ₀ , INT ₁ , INT ₂ , INT ₃ , P3 ₂ ~P3 ₇ , CNT ₁ , CNT ₂ , SIG, CLK		0.8V _{CC}		10	V
V _{IH}	"H" input voltage RESET, X _{CIN}		0.85V _{CC}		10	V
VIL	"L" input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P3 ₀ , P3 ₁ P4 ₀ ~P4 ₃ , P5 ₁ ~P5 ₇ , S _{IN}		0		0.3V _{cc}	· v
V _{IL}	"L" input voltage P2 ₀ ~P2 ₇ , P3 ₂ ~P3 ₇ , P5 ₀ , INT ₁ , INT ₂ , INT ₃ , CNT ₁ , CNT ₂ , SIG, CLK		0		0.2V _{CC}	V
VIL	"L" input voltage RESET, X _{IN} , X _{CIN}		0		0.15V _{CC}	V
Іон	"H" output current P0 ₀ ~P0 ₇ , P2 ₀ ~P2 ₇ , X _{OUT}	La contraction of the contractio			-1	mA
l _{OL}	"L" output current P0 $_0$ ~P0 $_7$, P2 $_0$ ~P2 $_7$, P3 $_0$ ~P3 $_7$, P5 $_0$ ~P5 $_7$, X $_{OUT}$, PWM $_0$ ~PWM $_3$, T, S $_{OUT}$, CLK, \overline{S}_{RDY} , SIG (Note 5)				1	mA
IoL	"L" output current P1 ₀ ~P1 ₇ (Note 6)	V _{CC} =4.75~5.25V			20	mA
f(X _{IN})	Clock input oscillating frequency		0.2		'	MHz
f(X _{CIN})	Clock oscillating frequency for clock function		30		50	kHz

Note 2: When only maintaining the RAM data, minimum value of V_{CC} is 2V. 3: When P3 is X_{CIN} mode, the limits of V_{IH} of P3, is $0.85V_{CC} \le V_{IH} \le V_{CC}$, $0 \le V_{IL} \le 0.15V_{CC}$.

Total of lo_L(peak) of ports P0, P2 and X_{OUT} is less than 35mA.
 Total of lo_L(peak) of ports P0, P2, P3 and P5 is less than 32mA.
 Total of lo_L(peak) of P1 is less than 80mA.
 Total of lo_L(avg.) of P1 is less than 40mA.

M37410E6-XXXFP

EPROM VERSION of M37410M3-XXXFP.M37410M4-XXXFP

ELECTRICAL CHARACTERISTICS (T_a=25°C, V_{cc}=5V, V_{ss}=0V, f_(Xin)=8MHz, unless otherwise noted)

Symbol	Par	Parameter Test conditions		conditions		Limits		Unit
- Syllibol	, Fall	ameter	resit	rest conditions		Тур.	Max.	Offic
V _{OH}	"H" output voltage P0 ₀ ~P0	7, P2 ₀ ∼P2 ₇	$V_{CC}=5V$, $I_{OH}=-0.5$	mA	4			. V
V _{OH}	"H" output voltage Х _{оит}		V _{CC} =5V, I _{OH} =-0.3	mA	4			٧
V _{OL}		r, P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , r, T, S _{OUT} , CLK, S _{RDY} M0~PWM3	V _{CC} =5V				1	V .
VoL	"L" output voltage P10~P1;	,	V _{CC} =5V, I _{OL} =20mA				2	V
V _{OL}	"L" output voltage X _{OUT}		V _{CC} =5V, I _{OL} =0. 3mA	4			1	V
V _{T+} V _{T-}		Γ ₂ , INT ₃ , CLK, CNT ₁ G, S _{IN} , P2 ₀ ~P2 ₇ , X _{CIN}	V _{CC} =5V			0. 7		V
$V_{T+}-V_{T-}$	Hysteresis RESET		V _{CC} =5V			2]	V
$V_{T+}-V_{T-}$	Hysteresis X _{IN}		V _{cc} =5V			0.5		V
l _{IL}	"L" input current {P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₃ , P5 ₀ ~P5 ₇ } Without pull-up T ₇ .(Note 1) IN ₀ ~IN ₇ , INT ₁ , RESET, X _{IN}		V _{CC} =5V V ₁ =0V				—5	μА
I _{IH}	"H" input current P0 ₀ ~P0 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ , P3 ₁ P4 ₀ ~P4 ₇ , IN ₀ ~IN ₇ X _{IN} , X _{CIN} , CNV _{SS}		V _{cc} =5V V _i =5V				5	·μA
Iн	"H" input current [P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇] Without pull-up T ₇ . INT ₁ , INT ₂ , INT ₃ , CNT ₁ , CNT ₂ SIG, RESET, S _{IN} , CLK		V ₁ =10V				10	μА
R _{PL}	P2 ₀ ~P2 ₇ ,	P1 ₀ ~P1 ₇ , P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇	V _{CC} =5V, V _I =0V		35	70	140	kΩ
R _{СОМ}	Output impedance COM ₀ ~	COM ₃	V _{L1} =V _{CC} /3 V _{L2} =2V _{L1} ,	V _{cc} =5V		200		Ω
R _s	Output impedance SEG ₀ ~SEG ₂₃		V _{L3} =V _{CC} Other COM, SEG pins are opend	V _{CC} =5V		2		kΩ
			f(X _{IN})=8MHz High-s	f(X _{IN})=8MHz High-speed mode V _{CC} =5V		6		mA
		at operation		f(X _{CIN})=32kHz, V _{CC} =3V		18		
Icc	Supply current at wait state at stop state		$f(X_{IN})=32kHz, V_{CC}=$	f(X _{IN})=32kHz, V _{CC} =5V		4		. μΑ
			V _{CC} =5V,all clock stop.	Ta=25℃		0.1		
V _{RAM}	RAM retention voltage				2		5. 25	V

Note 1 : Also the same as when each pin is used as INT $_2$, INT $_3$, CNT1, CNT2, SIG, $S_{\rm IN}$ and $X_{\rm IN}$, respectively.

EPROM VERSION of M37450M4-XXXSP/FP

DESCRIPITION

The M37450E4-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP. The features of this chip are simiar to those of the M37450M4-XXXSP except that this chip has a 65536-bit (8192 words X 8 bits) EPROM built-in. This single-chip microcomputer is useful for office automation appliances and consumer appliance controllers. In addition to its simple instruction sets, the EPROM, RAM and I/O addresses are placed on the same memory map to enable easy programming. Since general purpose EPROM writes can be used for small quantity production runs. It also has a unique feature that enables it to be used as a slave microcomputer.

The M37450E4SS and the M37450E4FS are the window type. The differences between the M37450E4-XXXSP and the M37450E4-XXXFP, and between the M37450E4SS and the M37450E4FS are the package outline and the power dissipation ability (absolute maximum ratings).

DISTINCTIVE FEATURES

 Number of 	basic instructions······ 71
69 MELPS	740 basic instructions + 2 multiply/divide in-
structions	
 Memory size 	e EPROM ····· 8192 bytes
	RAM······ 256 bytes

•	Instruction execution time
-	(shortest instruction at 10 MHz) 0.8µs (min.)
•	Single power supply 5V±5%
•	Power dissipation normal operation mode


	(at 10 MHz frequency) ·······30mW	
•	Subroutine nesting 96 levels max.	


		· ·	10 CVCIIIO
•	Master CPU bus in	nterface ·····	·····1 byte
•	16-bit timer ·······		3

A-D converter (8-bit resolution) 3 channels (DIP)
 8 channels (QFP)

APPLICATION

Slave controller for PPCs, facsimiles, and page printers HDD, optical disk, inverter, and industrial motor controllers Industrial robots and machines





EPROM

VERSION of M37450M4-XXXSP/FP



M37450E4-XXXSP/FP M37450E4SS/FS

EPROM VERSION of M37450M4-XXXSP/FP

FUNCTIONS OF M37450E4-XXXSP/FP, M37450E4SS/FS

	Parameter		Functions	
Number of basic instructions			71(69 MELPS 740 basic instructions+2)	
Instruction execution time			0.8μs (minimum instructions, at 10MHz of frequency)	
Clock frequency			10MHz (max.)	
	EPROM		8192 bytes	
Memory size	RAM		256 bytes	
	P0~P3, P5, P6	· I/O	8-bit×6	
Input/Output port	P4	Input	3-bit×1 (8-bit×1 for 80-pin model)	
	D-A	Output	2-bit×1	
Serial I/O			UART or clock synchronous	
T:			16-bit timer×3,	
Timers			8-bit timer (Serial I/O baud rate generator) X1	
A-D converter			8-bit×3 channels (8 channels for 80-pin model)	
D-A converter			8-bit×2 channels	
Pulse width modulator			8-bit or 16-bit×1	
Data bus buffer			1-byte input and output each	
Subroutine nesting			96-levels	
Interrupts			6 external interrupts, 8 internal interrupts	
mterrupts			One software interrupt	
Clock generating circuit			Built-in (ceramic or quarts crystal oscillator)	
Supply voltage			5V±5%	
Power dissipation			30mW (at 10MHz frequency)	
I	Input/Output voltage	•	5V .	
Input/Output characters	Output current		±5mA (max.)	
Memory expansion			Possible	
Operating temperature ran	ge		-10~70℃	
Device structure			CMOS silicon gate	
	M37450E4-XXXSP		64-pin shrink plastic molded DIP	
Dealters	M37450E4-XXXFP		80-pin plastic molded QFP	
Package	M37450E4SS		64-pin shrink ceramic DIP	
	M37450E4FS		80-pin ceramic QFP	

M37450E4-XXXSP/FP M37450E4SS/FS

EPROM VERSION of M37450M4-XXXSP/FP

PIN DESCRIPTION (normal operation mode)

Pin	Name	Input/ Output	Functions
V _{cc} V _{ss}	Supply voltage		Power supply inputs 5V \pm 5% to V _{CC} , and 0V to V _{SS} .
CNV _{SS} /V _{PP}	CNV _{SS}		Controls the processor mode of the chip. Normally connected to V _{ss} or V _{cc} .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_C conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be main tained for the required time.
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or
X _{OUT}	Clock output	Output	quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the cloc source should be connected to the X_{IN} pin and the X_{OUT} pin should be left open.
φ	Timing output	Output	Outputs signal consisting of oscillating frequency divided by four.
SYNC	Synchronous signal output	Output	This signal is output "H" during operation code fetch and is used to control single stepping of programs.
R/W	Read/Write status output	Output	This signal determines the direction of the data bus. It is "H" during read and "L" during write.
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed a input or output. The output structure is CMOS output. The low-order bits of the address are output excep in single-chip mode.
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The high-order bits of th address are output except in single-chip mode.
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. Used as data bus except single-chip mode.
P3 ₀ ~P3 ₇	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. Serial I/O, PWM output, event I/O function can be selected with a program.
P4 ₀ ~P4 ₂ (P4 ₀ ~P4 ₇)	Input port P4	Input	Analog input pin for the A-D converter. The 64-pin model has three pins and the 80-pin model has eig pins. They may also be used as digital input pins.
P5 ₀ ~P5 ₇	I/O port P5	1/0	Port P5 is an 8-bit I/O port and has basically the same functions as port P0. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program.
P6 ₀ ~P6 ₇	I/O port P6	1/0	Port P6 is an 8-bit I/O port and has basically the same function as port P0. Pins P6 ₃ ~P6 ₇ change to a column trol bus for the master CPU when slave mode is selected with a program. Pins P6 ₀ ~P6 ₂ may be program med as external interrupt input pins.
D-A ₁ , D-A ₂	D-A output	Output	Analog signal from D-A converter is output.
V _{REF}	Reference voltage 'input	Input	Reference voltage input pin for A-D and D-A converter. This pin is for 64-pin model only.
ADV _{REF}	A-D reference voltage input	Input	Reference voltage input pin for A-D converter. This pin is for 80-pin model only.
DAV _{REF}	D-A reference voltage input	Input	Reference voltage input pin for D-A converter. This pin is for 80-pin model only.
AV _{SS}	Analog power supply	1	Ground level input pin for A-D and D-A converter. Same voltage as V _{SS} is applied.
AVcc	Analog power supply		Power supply input pin for A-D converter. This pin is for 80-pin model only. Same voltage as V_{CC} is applied in the case of the 64-pin model, AV_{CC} is connected to V_{CC} internally.



EPROM VERSION of M37450M4-XXXSP/FP

PIN DESCRIPTION (normal operation mode)

Pin	Name	Input/ Output	Functions
RD	Read signal output	Output	Control signal output as active "L" when valid data is read from data bus. This pin is for 80-pin model only.
WR	Write signal output	Output	Control signal output as active "L" when writing data from data bus to external component. This pin is for 80-pin model only.
RESETOUT	Reset output	Output	Control signal output as active "H" during reset. It is used as a reset output signal for peripheral components. This pin is for 80-pin model only.

M37450E4-XXXSP/FP M37450E4SS/FS

EPROM VERSION of M37450M4-XXXSP/FP

PIN DESCRIPTION (EPROM mode)

Pin	Name	Input/ Output	Functions
V _{CC} , V _{SS}	Supply voltage		Power supply inputs 5V±5% to V _{CC} , and 0V to V _{SS} .
CNV _{SS} /V _{PP}	V _{PP}	Input	Connect to V_{PP} when programming or verifing.
RESET	Reset input	Input	Connect to V _{SS}
X _{IN}	Clock input	Input	Connect a ceramic or a quartz crystal oscillator between X _{IN} and X _{OUT} for clock oscillation.
Хоит	Clock output	Output	
φ	Timing output	Output	For timing output
SYNC	Synchronous signal output	Output	Kept to open ("L" signal is output).
R/W	Read/Write status output	Output	Kept to open ("H" signal is output).
P0 ₀ ~P0 ₇	I/O port P0	Input	P0 works as the lower 8-bit address input.
P1 ₀ ~P1 ₇	I/O port P1	Input	P1 works as the higher 8-bit address input.
P2 ₀ ~P2 ₇	I/O port P2	1/0	P2 works as an 8-bit data bus.
P3 ₀ ~P3 ₇	I/O port P3	Input	Connect to V _{SS}
P4 ₀ ~P4 ₂	Input port P4	Input	Connect to V _{SS}
P5 ₀ ~P5 ₇	I/O port P5	Input	P5 ₀ , P5 ₁ , P5 ₂ works as $\overline{\text{PGM}}$, $\overline{\text{OE}}$, and $\overline{\text{CE}}$ inputs respectively. Connect P5 ₃ and P5 ₄ to V _{CC} and P5 ₅ ~P5 ₇ to V _{SS} .
P6 ₀ ~P6 ₇	I/O port P6	Input	Connect to V _{SS} .
V _{REF}	Reference voltage input	Input	Connect to V _{SS} .
ADV _{REF}	A-D reference voltage input	Input	Connect to V _{SS} .
DAV _{REF}	D-A reference voltage input	Input	Connect to V _{SS} .
AV _{SS}	Analog power	Input	Connect to V _{SS} .
AV _{CC}	Analog power	Input	Connect to V _{SS} .
RD	Read signal output	Output	Kept to open ("H" signal is output)
WR .	Write signal output	Output	Kept to open ("H" signal is output)
RESETOUT	Reset output	Output	Kept to open ("H" signal is output)



EPROM VERSION of M37450M4-XXXSP/FP

EPROM MODE

The M37450E4-XXXSP/FP, M37450E4SS/FS features an EPROM mode in addition to its normal modes. When the RESET signal level is low ("L") and CNV_{SS}/V_{PP} signal level is high ("H"), the chip automatically enters the EPROM programming mode. Table 1 list the correspondence between pins and Figure 1 and Figure 2 give the pin connections in the EPROM mode. When in the EPROM mode, ports P0, P1, P2, P50 \sim P52 and CNV_{SS} are used for the EPROM (equivalent to the M5L2764). When in this mode, the built-in EPROM can be written to or read from using these pins in the same way as with the M5L2764. The oscillator should be connected to the X_{IN} and X_{OUT} pins, or external clock should be connected to the X_{IN} pin.

Table 1 Pin function in EPROM programming mode

	M37450E4-XXXSP/FP, M37450E4SS/FS	M5L2764
Vcc	V _{cc}	V _{CC}
V _{PP}	CNV _{SS} /V _{PP}	V_{PP}
V _{SS}	V _{ss}	V _{ss}
Address input	Ports P0, P1₀~P1₄	A ₀ ~A ₁₂
Data I/O	Port P2	$D_0 \sim D_7$
CE	P5 ₂ /DB ₂ /CE	CE
OE	P5 ₁ /DB ₁ /OE	ŌĒ
PGM	P5 _o /DB _o /PGM	PGM




Fig. 1 Pin connection in EPROM programming mode (64-pin model)

FPROM VERSION of M37450M4-XXXSP/FP




Fig. 2 Pin connection in EPROM programming mode (80-pin model)

EPROM VERSION of M37450M4-XXXSP/FP

EPROM READING, WRITING AND **ERASING** Reading

To read the EPROM, set the \overline{CE} and \overline{OE} pins to a "L" level, and the PGM pin to a "H" level. Input the address of the data $(A_0 \sim A_{12})$ to be read and the data will be output to the I/O pins $D_0 \sim D_7$. The data I/O pins will be floating when either the \overline{CE} or \overline{OE} pins are in the "H" state.

Writing

To write to the EPROM, set the CE pin to a "L" level and the $\overline{\text{OE}}$ pin to a "H" level. The CPU will enter the program mode when V_{PP} is applied to the V_{PP} pin. The address to be written to is selected with pins $A_0 \sim A_{10}$, and the data to be written is input to pins $D_0 \sim D_7$. Set the \overline{PGM} pin to a "L" level to begin writing.

Erasing

Data can only erased on the M37450E4SS/FS ceramic package, which includes a window. To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is 15W·s/cm².

NOTES ON HANDLING

- (1) Sunlight and fluorescent light contain wave lengths capable of erasing data. For ceramic package types, cover the transparent window with a seal (provided) when this chip is in use. However, this seal must not contact the lead pins.
- (2) Before erasing, the glass should be cleaned and stains such as finger prints should be removed thoroughly. If these stains are not removed, complete erasure of the data could be prevented.
- (3) Since a high voltage (21V) is used to write data, care should be taken when turning on the EPROM writer's power.

Table 2 I/O signal in each mode

Pin	CE	ŌĒ	PGM	V_{PP}	Vcc	Port P2
Read-out	V _{IL}	VIL	V _{IH}	V _{CC}	Vcc	Output
Programming	V _{IL}	V _{IH}	Pulse(V _{IH} →V _{IL})	V _{PP}	V _{cc}	Input
Programming verify	VIL	VIL	V _{IH}	V _{PP}	V _{cc}	Output
Program disable	V _{IH}	Х	X	V _{PP}	V _{cc}	Floating

Note 1 : V_{IL} and V_{IH} indicate a "L" and "H" input voltage, respectively. 2 : An X indicates either V_{IL} or V_{IH} .

M37450E4-XXXSP/FP M37450E4SS/FS

EPROM VERSION of M37450M4-XXXSP/FP

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		−0.3~7	V
V _I	Input voltage RESET, X _{IN}		−0. 3∼ 7	V
	Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,			
.,	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇		-0.3~V _{CC} +0.3	V
V _i	P6 ₀ ~P6 ₇ , ADV _{REF} , DAV _{REF} ,	With respect to V _{SS}	-0.3~V _{CC} +0.3	· ' }
	V _{REF} , AV _{CC}	Output transistors are		
Vı	Input voltage CNV _{SS}	at "OFF" state.	-0.3~13	V
	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ ,	,		
.,	P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ ,		-0.3~V _{CC} +0.3	v
Vo	X_{OUT} , ϕ , \overline{RD} , \overline{WR} , R/\overline{W} ,		-0.3~V _{CC} -0.3	\ \ \
	RESET _{OUT} , SYNC			
Pd	Power dissipation	$T_a = 25^{\circ}C$	1000 (Note 1)	mW
Topr	Operating temperature		-10~70	°C
Tstg	Storage temperature		−40~125	°C

Note 1: 500mW for QFP type.

RECOMMENDED OPERATING CONDITIONS

(V_{CC}=5V±5%, T_a=-10~70°C unless otherwise noted)

Cumabal	Parameter		Unit		
Symbol	Parameter	Min.	Nom.	Max.	Unit
Vcc	Supply voltage	4. 75	5	5. 25	V
Vss	Supply voltage		0		٧
V _{IH}	"H" Input voltage RESET, XIN, CNVSS (Note 2)	0.8V _{CC}		Vcc	V
V _{IH}	"H" Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ P6 ₀ ~P6 ₇ (except Note 2)	2.0		V _{cc}	V
V _{IL}	"L" Input voltage CNV _{SS} (Note 2)	0		0.2V _{CC}	V
V _{IL}	"L" Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ P6 ₀ ~P6 ₇ (except Note 2)	0		0.8	٧
V _{IL}	"L" Input voltage RESET	0		0.12V _{cc}	V
V_{IL}	"L" Input voltage X _{IN}	0		0.16V _{CC}	V
l _{oL(peak)}	"L" peak output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇			10	mA
I _{oL(avg)}	"L" average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ (Note 3)			5	mA
I _{он(peak)}	"H" peak output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇		ur.	-10	mA
l _{он(avg)}	"H" average output current $P0_0 \sim P0_7$, $P1_0 \sim P1_7$ $ P2_0 \sim P2_7, P3_0 \sim P3_7 $ $ P5_0 \sim P5_7, P6_0 \sim P6_7 \text{(Note 3)} $			-5	mA
f(X _{IN})	Clock oscillating frequency	1		10	MHz

Note 2: Note 3: Ports operate as $INT_1 \sim INT_3(P6_0 \sim P6_2)$, $EV_1 \sim EV_3(P3_0 \sim P3_2)$, $R_XD(P3_4)$ and $S_{CLK}(P3_6)$

The average output current $I_{OH(avg)}$ and $I_{OL(avg)}$ are the average value during a 100ms. Note 4: The total of "L" output current IoL(peak) of port P0, P1 and P2 is less than 40mA.

The total of "H" output current loH(peak) of port P0, P1 and P2 is less than 40mA.

The total of "L" output current lou(peak) of port P3, P5, P6, R/W SYNC, RESETout, RD, WR and ϕ is less than 40mA.

The total of "H" output current I_{OH}(peak) of port P3, P5, P6, R/W SYNC, RESET_{OUT}, RD, WR and ϕ is less than 40mA.



M37450E4-XXXSP/FP M37450E4SS/FS

EPROM VERSION of M37450M4-XXXSP/FP

ELECTRICAL CHARACTERISTICS (V_{CC} = 5V±5%, V_{SS} = 0V, T_A = -10~70°C, f(X_{IN}) = 10MHz, unless otherwise noted).

Symbol	Parameter	Test conditions		Limits		Unit
	Farameter	Test conditions	Min.	Тур.	Max.	Unit
V _{OH}	"H" output voltage RD, WR, R/W, SYNC, RESET _{OUT} , φ	I _{OH} =-2mA	V _{cc} -1			٧
	"H" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇	I _{OH} =-5mA	\ 1			.,
V _{OH}	P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇	TOH——SMA	V _{cc} -1			V
	"L" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇					
VoL	P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇	I _{OL} =2mA			0.45	V
	RD, WR, R/W, SYNC, RESET _{OUT} , ϕ					
· · · · · · · · · · · · · · · · · · ·	"L" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇					.,
VoL	P3 ₀ ~P3 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇	I _{OL} =5mA			. 1	V
V V	Hysterisis $INT_1 \sim INT_3 (P6_0 \sim P6_2)$, $EV_1 \sim EV_3 (P3_0 \sim P3_2)$,	F	0.0			.,
$V_{T+}-V_{T-}$	R _X D(P3 ₄), S _{CLK} (P3 ₆)	Function input level	0.3		'	V
$V_{T+}-V_{T-}$	Hysterisis RESET				0.7	٧
$V_{T+}-V_{T-}$	Hysterisis X _{IN}		0.1		0.5	V
	"L" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇					
I _{IL}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇	V _I =V _{SS}	-5		5	μA
	P6 ₀ ∼P6 ₇ , RESET, X _{IN}					
	"H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇					
I _{IH}	P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇	V _i =V _{cc}	-5		5	μA
	P6₀∼P6 ₇ , RESET, X _{IN}					
V _{RAM}	RAM retention voltage	At stop mode	2			V
		At system operation			10	
Icc	Supply current	f(X _{IN})=10MHz		6	10	mA
	•	At stop mode (Note 5)		1	10	μΑ

Note 5: The terminals $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{R/W}}$, SYNC, RESET_{OUT}, ϕ , D-A₁ and D-A₂ are all open. The other ports, which are in the input mode, are connected to V_{SS}. A-D converter is in the A-D completion state. The current through ADV_{REF} and DAV_{REF} is not included(Fig.6).

A-D CONVERTER CHARACTERISTICS

 $(V_{CC} = AV_{CC} = 5V, V_{SS} = AV_{SS} = 0V, T_a = 25^{\circ}C, f(X_{IN}) = 10 MHz, unless otherwise noted)$

Symbol	Parameter	Test conditions	Limits			Unit
Symbol	Parameter		Min.	Тур.	Max.	Unit
_	Resolution	·	}		8	Bits
_	Absolute accuracy	V _{CC} =AV _{CC} =ADV _{REF} =5.12V		±1.5	±3	LSB
t _{CONV}	Conversion time				49	$t_{\rm C}(\phi)$
VIA	Analog input voltage		AVss		AVCC	V
V _{ADVREF}	Reference input voltage		2		Vcc	٧
RLADDER	Ladder resistance value	ADV _{REF} =5V	2	7.5	10	kΩ
IIADVREF	Reference input current	ADV _{REF} =5V	0.5	0.7	-2.5	mA
VAVCC	Analog power supply input voltage			V _{CC}		٧
V _{AVSS}	Analog power supply input voltage			0		V

Symbol	Parameter	Test condition		Limits			
Syllibol	Farameter	Test condition	Min.	Тур.	Max.	Unit	
	Resolution				8	Bits	
_	Abusolute accuracy	V _{CC} =DAV _{REF} =5.12V			1.0	%	
t _{su}	Setup time				3	μs	
Ro	Output resistance		. 1	2	4	kΩ	
VAVSS	Analog power supply input voltage			0		V	
V_{DAVREF}	Reference input voltage		4		V _{CC}	٧	
IDAVREF	Reference power input current		. 0	2.5	5	mA	

EPROM VERSION of M37450M4-XXXSP/FP

TIMING REQUIREMENTS

Port/single-chip mode (V_{cc}=5V±5%, V_{ss}=0V, T_a=-10~70°C, unless otherwise noted)

Comb.d	Parameter	Test condition		Limits		Unit
Symbol	Parameter	rest condition	Min.	Тур.	Max.	Unit .
t _{SU(POD-ø)}	Port P0 input setup time		200 ·			ns
t _{SU(P1D} -ø)	Port P1 input setup time		200			ns
tsu(P2D-ø)	Port P2 input setup time		200			ns
tsu(P3D-ø)	Port P3 input setup time],	200	1		ns
tsu(P4D-ø)	Port P4 input setup time		200			ns
t _{SU(P5D-ø)}	Port P5 input setup time		200			ns
t _{SU(P6D-ø)}	Port P6 input setup time		200			ns
th(ø-POD)	Port P0 input hold time	·	40			ns
th(ø-PID)	Port P1 input hold time		40			ns
th(ø-P2D)	Port P2 input hold time	Fig. 3	40			ns
th(ø-P3D)	Port P3 input hold time		40			ns
th(ø-P4D)	Port P4 input hold time		40			ns
th(\$-P5D)	Port P5 input hold time		40			ns
th(ø-P6D)	Port P6 input hold time		40			ns
t _C (X _{IN})	External clock input cycle time		100		1000	ns
$t_W(X_{iN}L)$	External clock input "L" pulse width		30			ns
tw(XINH)	External clock input "H" pulse width		30			ns
t _r (X _{IN})	External clock rising edge time				20	ns
tf(XIN)	External clock falling edge time				20	ns

0	D	Test condition		Unit		
Symbol	Parameter	. Test condition	Min.	Тур.	Max.	Unit
tsu(cs-R)	CS setup time		0			ns
tsu(cs-w)	CS setup time		0			ns
th(R-cs)	CS hold time		0			ns
th(w-cs)	CS hold time	,	0			ns
t _{SU(A-R)}	A ₀ setup time		40			ns
t _{SU(A-W)}	A ₀ setup time	Fig. 3	40			ns
th(R-A)	A ₀ hold time		10			ns
th(w-A)	A ₀ hold time		10			ns
t _{W(R)}	Read pulse width		160			ns
t _{w(w)}	Write pulse width		160			ns
t _{su(D-w)}	Date input setup time before write		100			ns
th(w-p)	Date input hold time after write	,	10			ns

Master CPU bus interface timing (R/W type mode)

(V_{cc}=5V±5%, V_{ss}=0V, T_a=-10~70°C, unless otherwise noted)

Cumb al	Donom A	T-st-sandition		Unit		
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
tsu(CS-E)	CS setup time		0			ns
th(E-CS)	CS hold time		0			ns
tsu(A-E)	A ₀ setup time		40			ns
th(E-A)	A ₀ hold time		10			ns
tsu(RW-E)	R/W setup time		40			ns
th(E-RW)	R/W hold time	F:- 4	10			ns
t _{W(EL)}	Enable clock "L" pulse width	Fig. 4	160			ns
t _{W(EH)}	Enable clock "H" pulse width		160			ns
t _{r(E)}	Enable clock rising edge time			1	25	ns
t _{f(E)}	Enable clock falling edge time	•			25	ns
t _{SU(D-E)}	Data input setup time before write		100			ns
th(E-D)	Data input hold time after write		10			ns



M37450E4-XXXSP/FP M37450E4SS/FS

EPROM VERSION of M37450M4-XXXSP/FP

Local bus/memory expansion mode, microprocessor mode

 $(V_{CC}=5V\pm5\%, V_{SS}=0V, T_a=-10\sim70\%$, unless otherwise noted)

Symbol	Parameter	Test condition		Limits	Max.	Unit
Symbol	Parameter	rest condition	Min.	Тур.	Max.	Unit
t _{Su(D−ø)}	Data Input setup time		130			ns
th(ø—□)	Data input hold time	, , , , , , , , , , , , , , , , , , ,	0			ns
t _{SU(D-RD)}	Data input setup time	Fig. 5	130			ns
th(RD-D)	Data input hold time		0			ns

M37450E4-XXXSP/FP M37450E4SS/FS

EPROM VERSION of M37450M4-XXXSP/FP

SWITCHING CHARACTERISTICS

Port/single-chip mode (V_{cc}=5V±5%, V_{ss}=0V, T_a=-10~70°C, unless otherwise noted)

Suma had	D	Test condition			Unit	
Symbol.	Parameter	lest condition	Min.	Тур.	Max.	Unit
td(ø-POQ)	Port P0 data output delay time	·			200	ns
td(ø-P1Q)	Port P1 data output delay time				200	ns
. td(ø-P2Q)	Port P2 data output delay time.			1	200	ns
td(ø-P3Q)	Port P3 data output delay time				200	ns
td(ø-P5Q)	Port P5 data output delay time				200	ns
td(≠-P6Q)	Port P6 data output delay time	Fig. 3			200	ns
t _{C(φ)}	Cycle time		400		4000	ns
t _{W(øH)}	φ clock pulse width ("H" level)		190			ns
t _{W(øL)}	φ clock pulse width ("L" level)	·	170			ns
t _{r(ø)}	ϕ clock rising edge time				20	ns
t _{f(φ)}	φ clock falling edge time				20	ns

Master CPU bus interface (\overline{R} and \overline{W} separation type mode)

 $(V_{CC}=5V\pm5\%, V_{SS}=0V, T_a=-10\sim70^{\circ}C, \text{ unless otherwise noted})$

Symbol	Parameter	Test condition	Limits			Unit
Symbol	Farameter	rest condition ,	Min.	Тур.	Max.	Unit
ta(R-D)	Data output enable time after read				120	ns
t _{V(R-D)}	Data output disable time after read	Fig. 4	7 10		85	ns
t _{PLH(R-PR)}	P _{RDY} output transmission time after read	Fig. 4			150	ns
t _{PLH(W-PR)}	P _{RDY} output transmission time after write				150	ns

Master CPU bus interface (R/W type mode) ($v_{cc}=5v\pm5\%$, $v_{ss}=0v$, $v_{a}=-10\sim70^{\circ}$ C, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
ta(E-D)	Data output enable time after read				120	ns
t _{V(E-D)}	Data output disable time after read	Fig. 4	10		85	ns
t _{PLH(E-PR)}	PRDY output transmission time after E clock				150	ns

Local bus/memory expansion mode, microprocessor mode

 $(V_{CC}=5V\pm5\%, V_{SS}=0V, T_a=-10\sim70^{\circ}C, unless otherwise noted)$

Symbol	Parameter	Test condition	Limits			Unit
Symbol	Parameter	lest condition	Min.	Тур.	Max.	Unit
t _{d(≠-A)}	address delay time after ϕ				150	ns
t _{∨(φ-A)}	address effective time after ϕ		10			ns
t _{V(RD-A)}	address effective time after RD		10			ns
t _{V(WR-A)}	address effective time after WR		10			ns
t _{d(∳D)}	data output delay time after ϕ				160	ns
td(wn-D)	data output delay time after WR	Fi. 5			160	ns
t _{∨(<i>φ</i>−□)}	data output effective time after ϕ	Fig. 5	20			ns .
t _{V(WR-D)}	data output effective time after WR		20			ns
td(ø−RW)	R/W delay time after ∅	· · ·			150	ns
td(ø-sync)	SYNC delay time after ϕ			-	150	ns
t _{W(RD)}	RD pulse width		170			ns
t _{W(WR)}	WR pulse width		170			ns

EPROM VERSION of M37450M4-XXXSP/FP

TEST CONDITION

Input voltage level: VIH 2.4V

V_{IL} 0.45V

Output test level: VOH 2.0V

Vol 0.8V





Fig. 3 Test circuit in single-chip mode



ig. 4 Master CPU bus interface test circuit




Fig. 5 Local bus test circuit





Fig. 6 I_{CC} (at STOP mode) test condition

TIMING DIAGRAM


Port/single-chip mode timing diagram



Note : V_{IH} =0.8 V_{CC} , V_{IL} =0.16 V_{CC} of X_{IN}


Master CPU bus interface/ \overline{R} and \overline{W} separation type timing diagram

Read




EPROM VERSION of M37450M4-XXXSP/FP

Write



Master CPU interface/ R/W type timing diagram




M37450E4-XXXSP/FP M37450E4SS/FS

tv(wn-A)

tv(wR-D)

EPROM VERSION of M37450M4-XXXSP/FP

Local bus timing diagram





CPU read

WR

 $td(w_R-D)$

APPENDICES

6



SERIES MELPS 740 MASK ROM ORDERING METHOD

Mitsubishi Electric corp. accepts order to transfer EPROM supplied program data into the mask ROM in single-chip 8-bit microcomputers.

When placing such order, please submit the information described below.

- (2) Data to be written into mask ROM····· EPROM (Please provide three sets containing the identical data.)
- (3) Mark specification form······1 set

NOTES

- (1) Acceptable EPROM type
 - Any EPROM made by Mitsubishi that is listed in the mask ROM confirmation form may be used.
- (2) EPROM window labeling Please write the model name and the identification code (A, B, C) on the label for each of the three sets of data EPROMs provided.
- Example: label

 M50747
 -XXXSP

 M50747
 -XXXSP

 B

 Identification code for each of three sets

- (3) Calculation and indication of checksum code Please calculate the total number of data in words in the EPROM, and write the number in 4-digit hexadecimal form in the checksum code field of the mask ROM confirmation form.
- (4) Options
 - Refer to the appropriate data book entry and write the desired options on the mask ROM confirmation form.
- (5) Mark specification method The permissible mark specifications differ depending on the shape of package. Please fill out the mark specification form and attach it to the mask ROM confirmation form.

OUTLINE OF ORDER PROCESSING

Mitsubishi will produce the mask ROM if at least two of the three EPROM sets submitted contain identical data.


If we find error when the submitted EPROMs are compared, we will contact your representative.

Thus, we assume responsibility only when we produce the mask ROM that contain data other than the data correctly provided by the customer.

Mitsubishi uses an automatic mask ROM design program to generated the following:

- 1. Drafting data for mask ROM production;
- ROM code listing or EPROM for mask ROM production error check work;
- 3. Mask ROM test program.

The chart below shows the flow of mask ROM production.



GZZ-SH00-68A (55B0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50708-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number								
	Date :							
Receipt	Section head signature	Supervisor signature						
Rec								

					•	Note	: Please	e fill in all iten	ns marked%.
		Company			TEL			Responsible officer	Supervisor
*	Customer	name			()	ance ature		
		Date issued	Date :				lssu sign		

%1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name:	☐ M50708-XXXSP [☐ M50	0708-XXXFF	•		
Checksum code	e for entire EPROM areas	3 .			(hexadecimal	notation)

EPROM type

□ 2764	□ 27128	□ 27256	□ 27512		
0000 0800 data 6K	0000 2800 — 6K 3FFF —	0000 6800 GK 7FFF J	0000 data FFFF GK		

'Set "FF16" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50708-XXXSP; 72P6 for M50708-XXXFP) and attach to the mask ROM confirmation form.



GZZ-	·SH00—68A < 55B0 >								
※4.	Port P0 pull-up transistor (if built-in is des	sired v	vrite 1	, if no	t write	0)			
		P0 _o	P0 ₁	P0 ₂	P0 ₃	P0 ₄	P0 ₅	P0 ₆	P0 ₇
					-				
※ 5.	Port P1 pull-up transistor (if built-in is des	sired v	vrite 1	, if no	t write	0)			
		P1 ₀	P1 ₁	P1 ₂	P1 ₃	P1₄	P1 ₅	P1 ₆	P1 ₇
※ 6.	Port P2 pull-up transistor (if built-in is des	sired v	vrite 1	, if no	t write	0)			
		P2 ₀	P2 ₁	P2 ₂	P2 ₃	P2 ₄	P2 ₅	P2 ₆	P2 ₇
· ※ 7 .	Port P3 pull-up transistor (if built-in is des	ired v	vrite 1	if no	t write	0)			
	Torrio pun up transistor (ii built iii is dec								
		P3 _o	P3 ₁	P3 ₂	P3 ₃	P3 ₄	P3 ₅	P3 ₆	P3 ₇
*8.	Port P4 pull-down transistor (if built-in is	desire	d writ	e 1, if	not w	rite 0)			
		P4 ₀	P4 ₁	P4 ₂	P4 ₃	P4 ₄	P4 ₅	P4 ₆	P4 ₇
※ 9.	Port P5 pull-up transistor (if built-in is des	ired v	vrite 1	, if no	t write	0)			
		P5 ₀	P5 ₁	P5 ₂	P5 ₃	P5 ₄	P5 ₅	P5 ₆	P5 ₇
※10.	Port P6 pull-up transistor (if built-in is des	ired v	vrite 1	, if no	t write	0)			-
		P6 ₀	P6 ₁	P6 ₂	P6 ₃	P6 ₄	P6 ₅	P6 ₆	P6 ₇

GZZ-SH00-47A (3XB0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50740A-XXXSP/FP MITSUBISHI FLECTRIC

Mask F	OM number									
	Date :									
ta.	Section head signature	Supervisor signature								
Receipt										
ď										
		,								

								Note	Please	fill in all iten	ns marked*
į		Company			-	TEL				Responsible officer	Supervisor
ĸ	Customer	name				()	ance		
		Date issued	Date:				,		Issua		

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum of EPROM type	ode for entire EPROM areas	W50/40A-XXXFP	exadecimal notation)
☐ 2732	2764	□ 27128	□ 27256
000 400 3K FFF	0000 data 1400 — 3K	0000 3400 3 3FF 3K	0000 7400 7FFF 3K
			•

Set "FF₁₆" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (52P4B for M50740A-XXXSP; 50P6 for M50740A-XXXFP) and attach to the mask ROM confirmation form.



MITSUBISHI MICROCOMPUTERS

GZZ-	-SH00-47A < 3XB0 >										•
%4.	Port P0 pull-up transisto	r (if built-in is de	esired	write 1	, if no	t write	e 0)				
			P0 ₀	P0 ₁	P0 ₂	P0 ₃	P0 ₄	P0 ₅	P0 ₆	P0 ₇	
% 5.	Port P1 pull-up transisto	r (if built-in is de	esired	write 1	, if no	t write	0)				
			P1 ₀	P1 ₁	P1 ₂	P1 ₃	P1 ₄	P1 ₅	P1 ₆	P1 ₇	
			Ĺ		_	L	L	_			
%6.	Port P2 pull-up transisto	r (if built-in is de	esired	write 1	, if no	t write	e 0)				
			P2 ₀	P2 ₁	P2 ₂	P2 ₃	P2 ₄	P2 ₅	P2 ₆	P2 ₇	
							I]
% 7.	Port P3 pull-down transi	stor (if built-in is	desire	ed writ	te 1, if	not w	rite 0)			
			P3 ₀	P3 ₁	P3 ₂	P3 ₃	P3 ₄	P3 ₅	P3 ₆	P3 ₇	
						l	L				
%8.	Port R I/O mode (if por	_	d as an	input	port	only w	rite 1,	othe	wise	O. If th	ne M50790P is to be cor
	nected, this entry must	be 0.)									
			R								

C77	CHUU	41 1	< 32B0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50741-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number								
	Date:							
td.	Section head signature	Supervisor signature						
Receipt								
_ ~								

Note: Please fill in all items marked **

		Company		TEL		Responsible officer	Supervisor
*	Customer	name		()	ance		,
		Date issued	Date :	,	Issu		

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomp	outer name:	☐ M50741-XXXSP		M50741-XX	XFP	
	Checksum c	ode for entire EPROM	areas			(hexadecimal notation)
EPROM type						

□ 2732	□ 2764	□ 27128	□ 27256
data 000 4K	0000 1000 — 4K 1FFF —	0000 3000 4K 3FFF	0000 7000 77FF 4K

Set "FF16" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (52P4B for M50741-XXXSP; 50P6 for M50741-XXXFP) and attach to the mask ROM confirmation form.



GZZ-SH00-54A (3ZB0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50742-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number					
Date:					
Section head signature	Supervisor signature				
	Section head				

Note:	Please	fill	in all	items	marked *

		Company		•	TEL		ΦΦ	Responsible officer	Supervisor
*	Customer	name			()	uanc natur		,
		Date issued	Date:				Issi		

※1. Confirmation

EPROM type

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name:	☐ M50742-XXXSP	☐ M5	0742-XXXF	P	,
Checksum co	de for entire EPROM are	as			(hexadecimal notation)

,,		*	· · · · · · · · · · · · · · · · · · ·
□ 2732	□ 2764	□ 27128	□ 27256
data 000 4K	0000 1000 — 4K	0000 data 3000 4K	7000 data 77FF 4K

Set "FF₁₆" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50742-XXXSP; 72P6 for M50742-XXXFP) and attach to the mask ROM confirmation form.



		P0 _o	PO ₁	PO ₂	$P0_3$	P0₄	P05	P0 ₆	P0 ₇
			-						
									L
€5.	Port P1 pull-up transistor (if bu	ilt-in is desired v	vrite 1	, if no	t write	0)			
		P1 ₀	P1 ₁	P1 ₂	P1 ₃	P1 ₄	P1 ₅	P1 ₆	P1 ₇
	•		-						
			<u></u>						
6.	Port P2 pull-up transistor (if bu	ilt-in is desired v	vrite 1	, if no	t write	0)			
		P2 ₀	P2 ₁	P2 ₂	P2 ₃	P2 ₄	P2 ₅	P2 ₆	P2 ₇
								L	
7.	Port P3 pull-up transistor (if bu	ilt-in is desired v	vrite 1	, if no	t write	0)			
	•	P3 ₀	P3 ₁	P3 ₂	P3 ₃	P3₄	P3 ₅	P3 ₆	P3 ₇
									}
				L			L	l	ı
8.	Port P4 pull-down transistor (if	built-in is desire	d writ	e 1, if	not w	rite 0)			
		P4 ₀	P4 ₁	P4 ₂	P4 ₃	P4 ₄	P4 ₅	P4 ₆	P4 ₇
	•								
									Ļ
9.	Port P5 pull-up transistor (if bu	ilt-in is desired v	vrite 1	, if no	t write	0)			
		P5 ₀	P5 ₁	P5 ₂	P5 ₃	P5 ₄	P5 ₅	P5 ₆	P5 ₇
				İ		l,	<u> </u>		
	Port P6 pull-up transistor (if bu	ilt-in is desired v	vrite 1	, if no	t write	0)			
10.									
10.		P6 _o	P6 ₁	P6 ₂	P6 ₃	P6 ₄	P6 ₅	P6 ₆	P6 ₇

GZZ-SH00-61A(4YB0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50743-XXXSP/FP MITSUBISHI FL FCTRIC

-	Date :		
t ta		Supervisor signature	
Receipt			
ď			

				•		I	Vote	: Please	fill in all item	ıs marked ※ .
		Company				TEL		ο ο	Responsible officer	Supervisor
*	Customer	name			(Č)	Janc		
		Date issued	Date :					Issu		

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name:	☐ M50743-XXXSP ☐	M50743-XXXFP	
	code for entire EPROM areas	(h	exadecimal notation)
PROM type	□ 2764	77128	27256
			
data 000 —	0000 1000 data 4K	3000 4K	7000

Set "FF₁₆" in the shaded area.

*** 2.** Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50743-XXXSP; 72P6 for M50743-XXXFP) and attach to the mask ROM confirmation form.

※ 3. Comments

G77_	CHOO	601/	EVRO	\

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50744-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number					
	- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	1.			
	Date :				
	Section head signature	Supervisor signature			
Receipt					
Rec					

						Note		fill in all item	
		Company			TEL			Responsible officer	Supervisor
* Customer	Customer	name		*	()	ance ature		
		Date issued	Date:		 		Issu		

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum o	code for entire EPROM areas	(I	hexadecimal notation)
EPROM type			
□ 2732	□ 2764	□ 27128	□ 27256
data 000 —	0000 1000 data 4K	0000 3000 dK	7000

Set "FF₁₆" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50744-XXXSP; 72P6 for M50744-XXXSP) and attach to the mask ROM confirmation form.

%3. Comments

% 4. STP instruction option (if enable is desired write 1, if not write 0)



GZZ-SH01-42A(81A0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50744T-XXXSP MITSUBISHI ELECTRIC

Mask R	OM number		
	Date :		
Į į	Section head signature	Supervisor signature	
Receipt			
Rec			

Note: Please fill in all items marked*

	Company name	TEL			Responsible officer	Supervisor
			()	ance		
Gasionio	Date issued	Date:		Issua		

※1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name : ☐ M50744T-XXXSP

Checksum code for entire EPROM areas			(hexadecimal notation)

EPROM type

2732	□ 2764	□ 27128	□ 27256
data 000 — 4K	0000 data 1000 4K	0000 3000 4K 3FFF -J	0000 data 7000 4K

Set "FF16" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50744T-XXXSP) and attach to the mask ROM confirmation form.

% 3. Comments

	S	ı	۲	
Γ				٦
l				l
П				1

GZZ-SH00-46A (37B0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50745-XXXSP/FP MITSUBISHI ELECTRIC

Mask R	OM number	
	Date :	

	Date:					
	Section head signature	Supervisor signature				
Receipt	To set to be					

Note: Please fill in all items marked%

		and the second			 		14010		iiii iii aii itoii	io markoane.
		Company		-		TEL			Responsible officer	Supervisor
* Custom	Customer	namė				(.)	lance	,	
		Date issued	Date :					Issu	e ette bore.	grefs"

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name:	M50745-XXXSP	M50745-XXXFP	
*			

Checksum code for entire EPROM areas (hexadecimal notation)

EPROM type

□ 2764	□ 27128	□ 27256	□ 27512
0000 0080 data 6K	0000 2800 — 6K 3FFF —	0000 6800 – 6K 7FFF –	0000 E800 FFFF GK

Set "FF16" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50745-XXXSP; 60P6 for M50745-XXXFP) and attach to the mask ROM confirmation form.

MITSUBISHI MICROCOMPUTERS

GZZ-SH00-46A (37B0)								
¾ 4. Port P0 pull-up transistor (if built-in is de	sired v	vrite 1	, if no	t write	0)			
	PO ₀	P0 ₁	P0 ₂	P0 ₃	P0₄	P0 ₅	·P0 ₆	P0 ₇
	,	<u> </u>						
•								
st 5.Port P1 pull-up transistor (if built-in is de	sired v	write 1	, if no	t write	0)			
	P1 _o	P1₁	P1 ₂	P1 ₃	P1₄	P1 ₅	P1 ₆	P1 ₇
※ 6. Port P2 pull-up transistor (if built-in is de	sired v	write 1	, if no	t write	0)			
	P2 ₀	P2 ₁	P2 ₂	P2 ₃	P2 ₄	P2 ₅	P2 ₆	P2 ₇
					i			
	L	l						
※ 7. Port P3 pull-up transistor (if built-in is de	sired v	vrite 1	, if no	t write	(0)			
	P3 ₀	P3 ₁	P3 ₂	P3 ₃	P3 ₄	P3 ₅	P3 ₆	P3 ₇
8 . Port P4 pull-down transistor (if built-in is	desire	d writ	e 1, if	not w	rite 0))		
	P4 ₀	P4 ₁	P4 ₂	P4 ₃	P4 ₄	P4 ₅	P4 ₆	P4 ₇
·		ļ		l		<u> </u>		
$st\!$	sired v	vrite 1	, if no	t write	0)			
	P5 ₀	P5 ₁	P5 ₂	P5 ₃	P5 ₄	P5 ₅	P5 ₆	P5 ₇

*					·	 ,			
ZZ—SH00—70	A〈5XBO〉								
			0 MASK ROM C			VI	Mask F	ROM number	
S	INGLE-CH		CROCOMPUTER		5-XXXSP/FP			Date :	
.,		M	ITSUBISHI ELEC	TRIC				Section head	Superviso
			•				Receipt	signature	signature
							Rec		
								l	
,			. •						
	7				TE.		Please	e fill in all iten Responsible	
	Company				TEL		. 0 0	officer	Supervis
Customer	name				. ()	Issuance signature		
	Date	: Dat	e:	•			Issu		
	issued						<u> </u>	1. 1.1	
MICIOCO	omputer nan Check		☐ M50746-XXXSI		M50746-XXXFP	· ·	hexade	ecimal notation	on)
EPROM type			**************************************						
	2764		27128		<u> </u>	56		☐ 275 1	12
data	0000 0080 — 1FFF —] 6K]	0000 2800 data 3FFF		data 6	800 — 6K		///////	000 800 _6K FFF _6K
Set "FF ₁₆	" in the shad	led area	ı.						
	fication must		mitted using the correct						
3. Comment	ts ,								
4. STP instri	uction option	(if enat	ole is desired write 1, if	not write 0) .				
		,	STP						



GZZ-SH00-57A (44B0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50747-XXXSP/FP MITSUBISHI FLECTRIC

Mask ROM number							
Tarage.							
	Date:						
Receipt	Section head signature	Supervisor signature					

Note:	Please	fill in	all items	marked*

		Company		TEL			Responsible officer	Supervisor
*	Customer	name		()	ance		
		Date issued	Date :			Issua		

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name:	. 🗆	M50747-XXXSP		M50747-XXX	FP	
Checksum o	code fo	or entire EPROM are	eas			(hexadecimal notation

EPROM type

□ 2764	□ 27128	27256	□ 27512
0000 - 8K	0000 2000 — 8K 3FFF	0000 data 6000 8K	0000 data E000 8K

Set "FF16" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50747-XXXSP; 72P6 for M50747-XXXFP) and attach to the mask ROM confirmation form.

GZZ-SH01-27A (7ZA0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50747H-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number								
	Date:							
<u> </u>	Section head signature	Supervisor signature						
Receipt								
l &								

				Note: P	'lease	fill in all item	is marked%.
		Company	-	TEL	•	Responsible officer	Supervisor
×	Customer	name	<i>)</i>	()	₫ ₫		
		Date issued	Date:	8	sign		

	-		_							
※	1	_	C_{ℓ}	าทา	fir	m	เลเ	tic	٦n	۱

Specify the name of the product being ordered and the type of EPROMs submitted.

☐ M50747H_VVVSD

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

☐ M50747H_YYYED

whorocompater name :			
Checksum c	ode for entire EPROM areas	(h	exadecimal notation)
EPROM type			
□ 2764	□ 27128	□ 27256	□ 27512
data 0000 —	0000 2000— data 8K	0000 data 8K	0000 E000 -8K

Set "FF16" in the shaded area.

Microcomputor namo

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50747H-XXXSP; 72P6 for M50747H-XXXFP) and attach to the mask ROM confirmation form.

G77-SH01-26A (77A0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50747T-XXXSP MITSUBISHI ELECTRIC

Mask ROM number								
	Date:							
Į.	Section head signature	Supervisor signature						
Receipt								
, ž								

Note: Please fill in all items marked%.

		Company		TEL	υ 0	Responsible officer	Supervisor
*	Customer	name		• (Jance		
		Date issued	Date:		Issu		

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

				, ,
Checksum code for entire EPROM areas				(hexadecimal notation)
	ļ	1	ì	

EPROM type

□ 2764	□ 27128	□ 27256	□ 27512
data 0000 — 8K	0000 2000 8K 3FFF	0000 6000 data 7FFF 8K	data E000 BK

Set "FF16" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50747T-XXXSP) and attach to the mask ROM confirmation form.

GZZ-SH00-65A (52B0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50752-XXXSP MITSUBISHI ELECTRIC

Mask R		
	Date:	
±	Section head signature	Supervisor signature
Receipt		
%		

Note: Please fill in all items marked*

	and the second of the second		. 1				
		Company		TEL	ΦΦ	Responsible officer	Supervisor
*	Customer	name		()	Jance		
		Date issued	Date:		Issi		

※1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

					46 4 1
Checksum code for entire EPROM areas	1				(hexadecimal notation)
	l		1	1 1	

EPROM type

□ 2732	□ 2764	□ 27128	□ 27256
data 000 —	0000 data 1FFF -	0000 3000 4K 3FFF	7000 data 77000 4K

Set "FF16" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (52P4B for M50752-XXXSP) and attach to the mask ROM confirmation form.



GZZ-SH00-52A (3ZB0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50753-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number						
	Date :					
Į ta	Section head signature	Supervisor signature				
Receipt						
Ě						

				Note	: Please	fill in all item	is marked%.
	Company		ŢEL		ου	Responsible officer	Supervisor
ustomer	name		()	uanc natur		
	Date issued	Date:			Iss		

***1.** Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcom	puter name:		M50753-XXXSP		M50753	-XXXF	Р	
	Checksum c	ode fo	or entire EPROM a	reas				(hexadecimal notation)
FPROM type								•

Li itom type			the state of the s
□ 2764	□ 27128	□ 27256	□ 27512
0000 0080 data 6K	0000 2800 — 6K 3FFF —	0000 6800 6K 7FFF	data E800 GK

Set "FF $_{16}$ " in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50753-XXXSP; 60P6 for M50753-XXXFP) and attach to the mask ROM confirmation form.

3ZZ—	SH00	—52A	√3ZB()>												
¥4.	Port	Р0 р	ull-up	trar	nsisto	or (if	built	-in is d	esired v	write 1	, if no	t write	0)			
									P0 ₀	P0 ₁	P0 ₂	P0 ₃	P0 ₄	P0 ₅	P0 ₆	P0 ₇
									-							
					١					L		<u> Li</u>	L	L	L	
₹5.	Port	Р1 р	ull-up	trar	nsisto	or (If	built	-ın is d	esired v	write 1	, if no	t write	90)			
									P1 ₀	P1 ₁	P1 ₂	P1 ₃	P1₄	P1 ₅	P1 ₆	P1 ₇
												1			,	
€6.	Port	P2 p	ull-up	trar	nsisto	or (if	built-	-in is d	esired v	write 1	, if no	t write	0)			
									P2 ₀	P2 ₁	P2 ₂	P2 ₃	P2₄	P2 ₅	P2 ₆	P2 ₇
															<u></u>	
₹7.	Port	P3 p	ull-up	trar	nsisto	or (if	built	-in is d	esired v	vrite 1	, if no	t write	0)			
									P3 _o	P3₁	P3 ₂	P3 ₃	P3 ₄	P3 ₅	P3 ₆	P3 ₇
8 .	Port	P4 p	ull-do	wn t	transi	stor	(if bu	uilt-in i	s desire	d writ	e 1, if	not w	rite 0))	. *	
									P4 ₀	P4 ₁	P4 ₂	P4 ₃				
€9.	Port	PWN	/ pull-	-up 1	trans	istor	(if b	uilt-in i	s desire	d writ	e 1, if	not w	rite 0) .		
			•						PWM	1						
			٠.													
													,			

GZZ-SH01-38A (81A0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50753T-XXXSP MITSUBISHI ELECTRIC

Mask ROM number					
Date :					
Section head signature	Supervisor signature				
	Date :				

				Note	: Please	fill in all item	ns marked※.
		Company		TEL		Responsible officer	Supervisor
«	Customer	name		()	iance iature		
		Date issued	Date:		Issu		

duce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the

※1. Confirmation

EPROMs submitted.

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we pro-

Checksum code for entire EPROM areas			(hexadecimal notation)

EPROM type

□ 2764	□ 27128	□ 27256	□ 27512
0000	0000	0000	0000
0080	2800	6800 GK	data E800
data 6K	data 6K	7FFF	FFFF GK

Set "FF16" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50753T-XXXSP) and attach to the mask ROM confirmation form.

C77 CUO1 004/0140\								
GZZ—SH01—38A < 81A0 >	المحادث				. 0)			
※ 4. Port P0 pull-up transistor (if built-in is de	sirea v	vrite 1	, it no	t write	9 ()			
	P0 _o	P0 ₁	PO ₂	P0 ₃	P0 ₄	P0 ₅	P0 ₆	P0 ₇
		į						7
	<u></u>	L	L	L		L	L	L
※ 5. Port P1 pull-up transistor (if built-in is de	sired v	vrite 1	, if no	t write	0).			
	P1o	P1 ₁	P1 ₂	P1 ₃	P1₄	P1 ₅	P1 ₆	P1 ₇
		· · ·	1 12	1 13	14	1 15	1 16	. 17
※ 6 . Port P2 pull-up transistor (if built-in is de	-:d.		:4	A!A.	. 0\			-
* 0. For F2 pull-up transistor (ii built-iii is de	sireu v	wille i	, 11 110	t Write	; 0)			
•	P2 ₀	P2 ₁	P2 ₂	P2 ₃	P2 ₄	P2 ₅	P2 ₆	P2 ₇
	L	L	L	L		1		L:
※ 7. Port P3 pull-up transistor (if built-in is de	sired v	vrite 1	, if no	t write	0)			
	P3 ₀	P3 ₁	P3 ₂	P3 ₃	P3 ₄	P3 ₅	P3 ₆	P3 ₇
•								
		<u> </u>	L					
leph 8 . Port P4 pull-down transistor (if built-in is	desire	d writ	e 1, if	not w	rite 0))		
	P4 _o	P4 ₁	P4 ₂	P4 ₃				
st 9 . Port PWM pull-up transistor (if built-in is	desire	d writ	e 1, if	not w	rite 0)		
<u> </u>	PWM							
			-					

GZZ-SH00-64A (52B0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50754-XXXSP/FP/GP MITSUBISHI ELECTRIC

Mask I	ROM number	
		
ł	Date:	
ta.	Section head signature	Supervisor signature
Receipt		

			·	No	te : Please	e fill in all iten	ns marked※.
		Company		TEL	Φ Φ	Responsible officer	Supervisor
*	Customer	name		()	nanc	· .	,
		Date issued	Date :		lss sig		

	4	_		
Ж		('Or	htirm	nation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomp	uter name:		M50754-XXXSP		M50754-	XXXF	· [M50754-XXXGP	
	Checksum co	de fo	or entire EPROM are	eas				(hexadecimal notation	ı)

EPROM type

□ 2764	□ 27128	□ 27256	□ 27512
0000 0080 data 6K	0000 2800 6K 3FFF	0000 6800 6K 7FFF	0000 data E800 6K

Set "FF16" in the shaded area.

$\ensuremath{\,\times\,} 2$. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50754-XXXSP; 72P6 for M50754-XXXFP; 64P6W for M50754-XXXGP) and attach to the mask ROM confirmation form.

 $\fint 3$. Comments

% 4. ϕ output halt option (if output halt is desired write 1, if not write 0.)

F1110

GZZ-SH00-60A (44B0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50757-XXXSP MITSUBISHI ELECTRIC

Mask F	ROM number						
	Date :						
±	Section head signature	Supervisor signature					
Receipt							
<u>«</u>							
i	1 .						

Note: Please fill in all items marked%

			<u>'</u>				io markeam.
	,	Company		TEL	ο ο	Responsible officer	Supervisor
*	Customer	name		. (,)	uanc natur		;
		Date issued	Date:		Issu	. •	

%1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM areas			(hexadecimal notation)
	l.		

EPROM type

□ 2732	2764	□ 27128	□ 27256
0000 400 3K FFF	0000 1400 data 3K	0000 data 3400 3K	0000 7400 data 7FFF 3K

Set "FF₁₆" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (52P4B for M50757-XXXSP) and attach to the mask ROM order confirmation form.

GZZ-SH00-63A (4ZB0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50758-XXXSP MITSUBISHI ELECTRIC

Mask	ROM number	
	Date:	
ta	Section head signature	Supervisor signature
Receipt		

Note: Please fill in all items marked*.

				 					io markoami
		Company			TEL			Responsible officer	Supervisor
*	Customer	name			()	uan natu		
		Date issued	Date :				Issi	-	

※1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM areas			(hexadecimal notation)
Checkball code for chare El Hely areas			(Hoxadoomiai Hotalion)

EPROM type

□ 2732	□ 2764	□ 27128	□ 27256
000 400 data 3K	0000 data 1400 3K	0000 3400 3K	0000 7400 data 7FFF 3K

Set "FF16" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (52P4B for M50758-XXXSP) and attach to the mask ROM order confirmation form.

GZZ-SH00-71A < 5XB0 >

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50930-XXXFP MITSUBISHI ELECTRIC

Mask R		
	Date :	
 	Section head signature	Supervisor signature
Receipt	Control of the second	

Note: Please fill in all items marked%

								· · · · · · · · · · · · · · · · · · ·	io mamoam.
		Company			TEL		υ Φ	Responsible officer	Supervisor
*	Customer	name			. ()	Janc		
		Date issued	Date :				Issu		

%1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM areas			(hexadecimal notation)

EPROM type

□ 2764	□ 27128	□ 27256	☐ 27512
0000 1000 data 4K	0000 3000 — 4K 3FFF —	0000 7000 data 7FFF	0000 data F000 3K

Set "FF16" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (80P6 for M50930-XXXFP) and attach to the mask ROM order confirmation form.



377-	-SH00—71A < 5XB0 >								
	Port P0 pull-up transistor (if built-in is de	agirad v	write 1	if no	t write	a (1)			
	Torrio pun-up translator (ii bunt-iii ia ut	Jonea 1	WIIIC I	, 11 110	· will				
		P0 _o	P0₁	P0 ₂	P0 ₃	P0 ₄	P0 ₅	P0 ₆	P0 ₇
		L	L			L	l	l	
% 5.	Port P1 pull-up transistor (if built-in is de	esired v	vrite 1	, if no	t write	e 0)			
		P1 _o	P1 ₁	P1 ₂	P1。	P1 ₄	P1 ₅	P1 ₆	P1 ₇
		1.10	T	1 12	13	4	''5	1	
· · ·	Post PO college Acceptate (M.h. Webs to d								
% Ь.	Port P2 pull-up transistor (if built-in is de	esired v	vrite 1	, it no	t write	e O)			
		P2 ₀	P2 ₁	P2 ₂	P2 ₃	P2 ₄	P2 ₅	P2 ₆	P2 ₇
				L	İ	L	L		L
×7.	Port P3 pull-up transistor (if built-in is de	esired v	vrite 1	, if no	t write	e 0)			
							D 0	D0	50
		P3 ₀	P3 ₁	P3 ₂	P3 ₃	P3 ₄	P3 ₅	P3 ₆	P3 ₇
		L	L	L	L	L	L		
×8.	Port P3 ₅ /S _{OUT} output type (if Nch open	drain is	desir	ed wr	ite 1,	if CM	OS wr	ite 0)	
		Sout							•
	•								

GZZ-SH01-37A (81A0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50930T-XXXFP MITSUBISHI ELECTRIC

Mask R	OM number	
	Date :	
#	Section head signature	Supervisor signature
Receipt	i v _i ov .	

						Note	: Please	fill in all item	ıs marked ※ .
	Company				TEL			Responsible officer	Supervisor
Customer	name				()	iance iature		
	Date issued	Date :	:1.	 			lssu sign	,	

X 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted. Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM areas		•	(hexadecimal notation)

EPROM type

2764	☐ 27128 <u></u>	□ 27256	□ 27512
0000 1000 — data 4K	0000 3000— data 4K	0000 7000 data 7FFF 4K	0000 data F000 4K

Set "FF16" in the shaded area.

% 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (80P6 for M50930T-XXXFP) and attach to the mask ROM order confirmation form.



GZZ–	-SH01—37A〈81A0〉		,						
※4.	Port P0 pull-up transistor (if built-in is de	sired v	vrite 1	, if no	t write	0)			
		P0 _o	P0 ₁	PO ₂	P0 ₃	P0 ₄	P0 ₅	P0 ₆	P0 ₇
※ 5.	Port P1 pull-up transistor (if built-in is de	sired v	vrite 1	, if no	t write	0)			
		P1 ₀	P1 ₁	P1 ₂	P1 ₃	P1 ₄	P1 ₅	P1 ₆	P1 ₇
※6.	Port P2 pull-up transistor (if built-in is de	sired v	vrite 1	, if no	t write	0)			
		P2 ₀	P2 ₁	P2 ₂	P2 ₃	P2 ₄	P2 ₅	P2 ₆	P2 ₇
※7.	Port P3 pull-up transistor (if built-in is de	sired v	vrite 1	, if no	t write	0)			
		P3 ₀	P3 ₁	P3 ₂	P3 ₃	P3₄	P3 ₅	P3 ₆	P3 ₇
※8.	Port P3 ₅ /S _{OUT} output type (if Nch open d	rain is	desir	ed wr	ite 1, i	f CM	OS wr	ite 0)	
		S _{out}							

GZZ-SH01-17A (7YA0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50931-XXXFP MITSUBISHI ELECTRIC

	Mask ROM number						
		Date :					
	Į.	Section head signature	Supervisor signature				
ı	Receipt						
.	æ						

Note: Please f	ill in all items	marked*
----------------	------------------	---------

		Company				TEL		υ υ	Responsible officer	Supervisor
*	Customer	name		*		()	Jano		
		Date issued	Date:					Issi		

※ 1. Confirmation

EDDOM

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM areas	<u> </u>	1	(hexadecin	nal notati	on)
	L				•

ЕРНОМ туре			
□ 2764	□ 27128	□ 27256	☐ 27512
0000 1000 data 4K	0000 3000 data 4K	0000 7000 data 7FFF	0000 data F000 4K

Set "FF16" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (80P6 for M50931-XXXFP) and attach to the mask ROM order confirmation form.

MITSUBISHI MICROCOMPUTERS

GZZ—SH01—17A〈7YA0〉								
※ 4 . Port P0 pull-up transistor (if built-in is desired write 1, if not write 0)								
	PO ₀	P0 ₁	P0 ₂	P0 ₃	P0 ₄	P0 ₅	P0 ₆	P0 ₇
	* .	ŀ						* -
						L		
	ired v	vrite 1	, if no	t write	0)			
	P1 _o	P1 ₁	P1 ₂	P1 ₃	P1 ₄	P1 ₅	P1 ₆	P1 ₇
lepha 6. Port P2 pull-up transistor (if built-in is des	ired v	vrite 1	, if no	t write	0)			
	P2 _o	P2 ₁	P2 ₂	P2 ₃	P2 ₄	P2 ₅	P2 ₆	P2 ₇
※ 7 . Port P3 pull-up transistor (if built-in is des	ired v	rite 1	, if no	t write	0)			
en en en en en en en en en en en en en e	P3 ₀	P3 ₁	P3 ₂	P3 ₃	P3₄	P3 ₅	P3 ₆	P3 ₇
· .								
$\ensuremath{\times} 8$. Port $P3_5/S_{OUT}$ output type (if Nch open dr	ain is	desire	ed wr	ite 1, i	f CM	OS wri	ite 0)	
	Sout							
.	-							

GZZ-SH00-88A (72B0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50932-XXXFP MITSUBISHI ELECTRIC

Mask ROM number							
	Date:						
	Section head signature	Supervisor signature					
Receipt							
å.							
ı	1						

Note: Please fill in all items marked.

	:	Company		TEL	1	Responsible officer	Supervisor
_*	Customer	name		()	ance		
	,	Date issued	Date:		Issu		

※1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM areas	l		(hexadecimal notation)

EPROM type

□ 2764	□ 27128	□ 27256	☐ 27512
data 0000 — 8K	0000 2000 — 8K 3FFF	0000 6000 - 8K 7FFF - S	0000 data E000 8K

Set "FF₁₆" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (80P6 for M50932-XXXFP) and attach to the mask ROM order confirmation form.

	-SH00—88A〈72B0〉	ilain in donius d		ie		. 0)			
4.	Port P0 pull-up transistor (if but	iit-iii is desired v	vrite i	, ii no	t write	(U			•
		P0 _o	P0 ₁	PO ₂	P0 ₃	P0 ₄	P0 ₅	P0 ₆	P0 ₇
							j		
€5.	Port P1 pull-up transistor (if bu	ilt-in is desired v	vrite 1	, if no	t write	0)			,
	•	P1 ₀	P1 ₁	P1 ₂	P1 ₃	P1 ₄	P1 ₅	P1 ₆	P1 ₇
6.	Port P2 pull-up transistor (if but	It-in is desired v	vrite 1	, if no	t write	0)			
		P2 ₀	P2 ₁	P2 ₂	P2 ₃	P2 ₄	P2 ₅	P2 ₆	P2 ₇
7.	Port P3 pull-up transistor (if bui	ilt-in is desired v	vrite 1	, if no	t write	0)			
		P3 ₀	P3 ₁	P3 ₂	P3 ₃	P3 ₄	P3 ₅	P3 ₆	P3 ₇
						l	l		
8.	Port P3 ₅ /S _{OUT} output type (if N	ch open drain is	desir	ed wr	ite 1, i	if CM	OS wr	ite 0)	
		_							
		S _{out}							
		S _{OUT}							
		Sout		•					
	CNTR pin pull-up transistor (if		d write	e 1, if	not w	rite 0)			
	CNTR pin pull-up transistor (if		d write	e 1, if	not w	rite 0)			
	CNTR pin pull-up transistor (if	built-in is desire	d writ	e 1, if	not w	rite 0)			

GZZ-SH01-11A (7YA0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50940-XXXSP/FP MITSUBISHI ELECTRIC

Mask F	ROM number	
	,	<u> </u>
) '	Date:	
<u>iā</u>	Section head signature	Supervisor signature
Receipt		
<u> </u>		

Note: Please fill in all items marked%.

	:	Company		•	TEL			Responsible officer	Supervisor
*	Customer	name	•		()	uanc natur		
		Date issued	Date:				lss sig		

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name:		M50940-XXXSP	l	M50940-XXXFP	
Checksum co	de fo	or entire EPROM areas			(hexadecimal notation)

EPROM type

□ 2732	□ 2764	□ 27128	□ 27256
data 000 —	0000 data 1000 4K	0000 3000 data 3FFF	0000 0000 7000 data 7FFF 4K

Set "FF16" in the shaded area.

% 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50940-XXXSP; 72P6 for M50940-XXXFP) and attach to the mask ROM confirmation form.

%3. Comments



MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ-SH01-11A(7YA0)

※ 4. Port P3 pull-up transistor (if built-in is desired write 1, if not write 0)

P3 ₀	P3 ₁	P3 ₂	P3 ₃	P3₄	P3 ₅	P3 ₆	P3 ₇
					7		

 $\frak{\%}$ 5 . Port P4 pull-up transistor (if built-in is desired write 1, if not write 0)

	P4 ₀	P4 ₁	P4 ₂	P4 ₃	P4 ₄	P4 ₅	P4 ₆	P4 ₇
1								

GZZ-SH01-10A (7YA0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50941-XXXSP/FP MITSUBISHI ELECTRIC

Mask	ROM number	,
		7
	Date:	-
ot	Section head signature	Supervisor signature
Receipt		
R.		٠

Note: Please fill in all items marked.

		Company		TEL	συ συ	Responsible officer	Supervisor
*	Customer	name		()	Jance Jature		-
	-	Date issued	Date :		Issu		

※1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name:	M50941-XXXSP	M50941-XXXFP
· · · · · · · · · · · · · · · · · · ·		

Checksum code for entire EPROM areas (hexadecimal notation)

EPROM type

□ 2764	□ 27128	□ 27256	☐ 27512
data 0000 — 8K	0000 2000 data 8K	0000 6000 8K 7FFF SK	0000 data FFFF 3K

Set "FF₁₆" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50941-XXXSP; 72P6 for M50941-XXXFP) and attach to the mask ROM confirmation form.

%3. Comments



MITSUBISHI MICROCOMPUTERS

SERIES MELPS 740 MASK ROM ORDERING METHOD

\sim	77	<u>_</u> S	· 🗆 /	٦-1	40	١٨.	771	<i>ا</i> ۸	n	٦

※ 4. Port P3 pull-up transistor (if built-in is desired write 1, if not write 0)

							. 11	: day	50 %
$P3_0$	P3 ₁	$P3_2$	$P3_3$	P3₄	P3 ₅	P3 ₆	P3 ₇		
				1			1 15		
		1				1 1			
					١,	1 1	1		

※ 5. Port P4 pull-up transistor (if built-in is desired write 1, if not write 0)

	P4 ₀	P4 ₁	P4 ₂	P4 ₃	P4 ₄	P4 ₅	P4 ₆	P4 ₇
					,			
1								<u> </u>

GZZ-SH01-12A (7YA0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50943-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number										
	Date:									
ta.	Section head signature	Supervisor signature								
Receipt										
A.	Rec									

Note ' Places fill in all itams marked%

					NOLE	· Ficase	ini ili ali iteli	is markeum.
		Company		TEL			Responsible officer	Supervisor
*	Customer	name		()	ance ature		
		Date issued	Date:			lssu sign		

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

witcrocomputer name .	☐ M30943-XXXSP	☐ MOU94	43-8886	
	,			
Checksum co	ode for entire EPROM a	reas		(hexadecimal notation)

EPROM type

□ 2764	□ 27128	□ 27256	☐ 27512
0000 — 8K	0000 data 8K	0000 data 7FFF 3K	0000 E000 BK

Set "FF $_{16}$ " in the shaded area.

% 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50943-XXXSP; 60P6 for M50943-XXXFP) and attach to the mask ROM confirmation form.

 \divideontimes 3. Comments



	Port P0 pull-	-up trans	sistor (11	built-i	n is de:	sired v	vrite 1	, if no	t write	e 0)			
						P0 _o	P0 ₁	P0 ₂	P0 ₃	P0₄	P0 ₅	P0 ₆	P0 ₇
													. ;
5.	Port P1 pull-	up trans	sistor (if	built-i	n is de	sired v	write 1	, if no	t write	e 0)			
						· P1 ₀	P1 ₁	P1 ₂	P1 ₃	P1 ₄	P1 ₅	P1 ₆	P1 ₇
6.	Port P2 pull-	up trans	sistor (if	built-i	n is de	sired v	vrite 1	, if no	t write	e 0)			
						P2 ₀	P2 ₁	P2 ₂	P2 ₃	P2 ₄	P2 ₅	P2 ₆	P2 ₇
7.	Port P3 pull-	up trans	sistor (if	built-i	n is de	sired v	vrite 1	, if no	t write	e 0)		, .	
						P3 ₀	P3 ₁	P3 ₂	P3 ₃	P3 ₄	P3 ₅	P3 ₆	P3 ₇
								l			<u> </u>	l	
8.	Port P4 pull-	up trans	sistor (if	built-i	n is de	sired v	vrite 1	, if no	t write	e 0)			
8.	Port P4 pull-	-up trans	sistor (if	built-i	n is de				• •	e 0)			
	Port P4 pull-					P4 ₀	P4 ₁	P4 ₂	P4 ₃)		
						P4 ₀	P4 ₁	P4 ₂	P4 ₃				
						P4 ₀	P4 ₁	P4 ₂	P4 ₃				
9.		ull-up tra	ansistor	(if bui	It-in is	P4 ₀ desire	P4 ₁	P4 ₂	P4 ₃	rite 0)			
9.	Port PWM p	ull-up tra	ansistor	(if bui	It-in is	P4 ₀ desire	P4 ₁	P4 ₂	P4 ₃	rite 0)			
9.	Port PWM p	ull-up tra	ansistor	(if bui	It-in is	P4 ₀ desire	P4 ₁	P4 ₂	P4 ₃	rite 0)			
9.	Port PWM p	ull-up tr	ansistor	(if bui	lt-in is ilt-in is	P4 ₀ desire	P4 ₁	P4 ₂ ee 1, if	P4 ₃	rite 0) vrite 0) .	rite 0)	
9.	Port PWM p	ull-up tr	ansistor	(if bui	lt-in is ilt-in is	P4 ₀ desire	P4 ₁	P4 ₂ ee 1, if	P4 ₃	rite 0) vrite 0) .	rite 0)	

GZZ-SH01-18A (7YA0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50944-XXXSP/FP MITSUBISHI ELECTRIC

Mask R	OM number	
*		
	Date:	

	Date:	
pt	Section head signature	Supervisor signature
Receipt		
Œ		

Note: Please fill in all items marked%

				 		14010	· i icasc	iii iii ali iteli	3 markeum.
		Company			TEL		o o	Responsible officer	Supervisor
*	Customer	name			()	anc]
		Date issued	Date:				Issu		

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name:	M50944-XXXSP	M50944-XXXFP

,		i	
Checksum code for entire EPROM areas	l		(hexadecimal notation

EPROM type

□ 27128	□ 27256	□ 27512
0000 1000 12K 3FFF	0000 5000 12K	0000 D000 12K

Set "FF16" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50944-XXXSP; 64P6S for M50944-XXXFP) and attach to the mask ROM confirmation form.

% 3. Comments

GZZ–	-SH01—18A〈7YA0〉							\	
※4.	Port P0 pull-up transistor (if built-in is des	ired v	vrite 1	, if no	t write	0)			
		D 0	D 0		50				
		P0 _o	. P0 ₁	P0 ₂	P0 ₃	P0₄	P0 ₅	P0 ₆	P0 ₇
	•								
			_		l				L
※ 5.	Port P1 pull-up transistor (if built-in is des	ired v	vrite 1	, if no	t write	0)			
		P1 _o	P1 ₁	P1 ₂	P1 ₃	P1₄	P1 ₅	D1	D1
	· ·	1 10	1 11	F 12	F 13	Г14	F15	P1 ₆	P1 ₇
	'								
× 6.	Port P2 pull-up transistor (if built-in is des	ired v	vrite 1	, if no	t write	• O')			
	•	P2 _o	P2 ₁	P2 ₂	P2 ₃	P2 ₄	P2 ₅	P2 ₆	P2 ₇
* 7	Dort DO well on two states (if he this is it					۵۱			
× /.	Port P3 pull-up transistor (if built-in is des	irea v	vrite 1	, it no	t write	(0)			
	•	P3 ₀	P3 ₁	P3 ₂	P3 ₃	P3 ₄	P3 ₅	P3 ₆	P3 ₇
* 8 .	Port P4 pull-up transistor (if built-in is des	ired w	vrite 1	if no	t write	(0)			
	Total up denoted (ii balk iii ib dee	iiou v		, 11 110	Winte	. 07			
	r	P3 ₀	P3 ₁	P3 ₂	P3 ₃	P3 ₄	P3 ₅	P3 ₆	P3 ₇
*9.	Clock source option at reset (if X _{CIN} write	1, if)	K _{IN} wri	ite 0)					
		CLK -							
	·								
	· · · · · · · · · · · · · · · · · · ·								
%10.	STP instruction option (if enable is desired	d write	e 1, if	not w	rite 0)				
		STP							
	· 	317							

GZZ-SH00-73A (61B0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50950-XXXSP MITSUBISHI ELECTRIC

Mask ROM number							
Receipt	Date : Section head signature	Supervisor signature					

Note: Please fill in all items marked %.

				11010		iiii iii aii itoii	
		Company		TEL	ω Φ	Responsible officer	Supervisor
*	Customer	name	l V	(uance		·
~,	Customer	Date issued	Date :		Issi		

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM areas		l !	(hexadecimal notation)
•	 L		

EPROM type

□ 2764	□ 27128	□ 27256	□ 27512
0000 0080 data 6K	0000 2800 — 6K 3FFF —	0000 6800 — 6K 7FFF —	0000 data E800 GK

Set "FF16" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (52P4B for M50950-XXXSP) and attach to the mask ROM order confirmation form.

%3. Comments



GZZ-SH00-74A (61B0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50951-XXXSP MITSUBISHI ELECTRIC

Mask ROM number	

	Date :	
둺	Section head signature	Supervisor signature
Receipt		
ď		
}	,	
	,	

Note: Please fill in all items marked%

							, an 10011	io ilianito a ili
		Company		TEL			Responsible officer	Supervisor
_*	Customer	name		. ()	ance ature		
		Date issued	Date:			Issu		

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM areas		į		(hexadecimal notation)
		i .	1	

EPROM type

□ 2764	□ 27128	□ 27256
0000 1000 data 4K	0000 data 3000 4K	0000 7000 – 4K 7FFF – 4K

Set "FF16" in the shaded area.

% 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (52P4B for M50951-XXXSP) and attach to the mask ROM confirmation form.

%3. Comments

G77-SH01-13A (7YA0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50954-XXXSP/FP/GP MITSUBISHI ELECTRIC

Mask F	OM number	
	Date:	
<u>p</u>	Section head signature	Supervisor signature
ecei		
l å		

Note: Please fill in all items marked*.

		Company		TEL			Responsible officer	Supervisor
*	Customer	name		. (•)	nance nature		
		Date issued	Date :			Issu		

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcom	puter name .		M50954-XXXSP M50954-XXXGP		MOUS	954-8	XXFP	
	Checksum co	ode fo	or entire EPROM ar	eas				(hexadecimal notation
EPROM type								•

□ 27128	27256	□ 27512
0000	0000	0000
2000 - 8K	6000 8K	E000 8K
3FFF	7FFF	FFFF

Set "FF16" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50954-XXXSP; 72P6 for M50954-XXXFP; 64P6W for M50954-XXXGP) and attach to the mask ROM confirmation form.

%3. Comments

% 4. ϕ output halt option (if output halt is desired write 1, if not write 0.)

	РΗ	IU
I		
- 1		
- 1		



GZZ-SH01-14A (7YA0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50955-XXXSP/FP/GP MITSUBISHI ELECTRIC

Mask ROM number					
		· · · · · · · · · · · · · · · · · · ·			
	Date:				
<u>_</u>	Section head signature	Supervisor signature			
Receipt					
œ					
ĺ					
l	1				

Note: Please fill in all items marked*

		Company			TEL		Φ Φ	Responsible officer	Supervisor
*	Customer	name	•		()	uano natur	•.	
		Date issued	Date :				lssi sigi	.*	

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name:	M50955-XXXSP	M50955-XXXFP
	M50955-XXXGP	

Checksum code for entire EPROM areas (hexadecimal notation)

EPROM type

27128	□ 27256	27512
0000 1800 10K 3FFF	0000 5800 10K	D800 10K

Set "FF16" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50955-XXXSP; 72P6 for M50955-XXXFP; 64P6W for M50955-XXXGP) and attach to the mask ROM confirmation form.

\ensuremath{st} 3. Comments

 \times 4. ϕ output halt option (if output halt is desired write 1, if not write 0.)

PHIO

G77-SH01-15A (7YA0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50957-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number	

	Date:	
	Section head signature	Supervisor signature
Receipt		
Re		. *

Note: Please fill in all items marked%

						14010	· i icasc	ini in an iten	is markeum.
		Company			TEL		o 0	Responsible officer	Supervisor
*	Customer	name			(,) .	iance nature		
ĺ	Customer	Date issued	Date :				Issusign		

X1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name:		M50957-XXXSP	☐ M50957-XXXFP
---------------------	--	--------------	----------------

Checksum code for entire EPROM areas (hexadecimal notation)

EPROM type

□ 27128	□ 27256	□ 27512
0000 1800 data 10K	0000 data 7FFF 10К	D800 10K

Set "FF16" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50957-XXXSP; 72P6 for M50957-XXXFP) and attach to the mask ROM confirmation form.

***3.** Comments

4. ϕ output halt option (if output halt is desired write 1, if not write 0.)

$\overline{}$	77	_9H0	٦.	10	 71/8	^	١

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50959-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number							
,	Date :						
₫	Section head signature	Supervisor signature					
Receipt							
<u>~</u>							
,							

				· · · · · · · · · · · · · · · · · · ·		Note	: Please	fill in all item	s marked*
	-	Company			TEL		ө ө	Responsible officer	Supervisor
$_{*} $	Customer	name			()	natur		
		Date issued	Date:				Issusign		-

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name .	☐ M50959-XXXSP ☐	M50959-XXXFP	
Checksum	code for entire EPROM areas		(hexadecimal notation)
ROM type			
□ 27128	□ 27256	□ 27512	
0000	0000	0000	

16K

Set "FF₁₆" in the shaded area.

SEEE

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50959-XXXSP; 72P6 for M50959-XXXFP) and attach to the mask ROM confirmation form.

%3. Comments

 \times 4. ϕ output halt option (if output halt is desired write 1, if not write 0.)



data

GZZ—SH00—85A (71B0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50963-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number								
	Date:							
ipt	Section head signature	Supervisor signature						
Receipt								
<u> </u>								

				Note: Please fill	l in all items marked%.
		Company			esponsible ficer Supervisor
*	Customer	name	ly.	() matur	
	·	Date issued	Date:	Issi	

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name	□ M50963-XXXSP □	M50963-XXXFP	
Checksum c	ode for entire EPROM areas		(hexadecimal notation)
PROM type	·		
☐ 27128	□ 27256	□ 27512	
0000 1800 data 10K	0000	0000	

Set "FF16" in the shaded area.

% 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50963-XXXSP; 72P6 for M50963-XXXFP) and attach to the mask ROM confirmation form.

%3. Comments

* 4. STP instruction option (if enable is desired write 1, if not write 0.)



GZZ-SH01-83A (6ZB0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M50964-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number							
	Date :						
ta.	Section head signature	Supervisor signature					
Receipt							

Nieto	Diagon	£:11	:	-11	:+			J 32
note:	Please	TIII	ın	all	items	mar	κeα	1 ×

								io mamoam.
		Company			TEL	0 0	Responsible officer	Supervisor
*	Customer	name		•	()	Janc		
		Date issued	Date:	,		Issi		

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name:	M50964-XXXSP	M50964-XXXFP

Checksum code for entire EPROM areas (hexadecimal notation)

EPROM type

□ 2764	□ 27128	□ 27256	□ 27512
0000	0000	0000	0000
0080	2800	6800	E800
data 6K	data 6K	6K	FFFF GK

Set "FF₁₆" in the shaded area.

\ensuremath{st} 2 . Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M50964-XXXSP; 72P6 for M50964-XXXFP) and attach to the mask ROM confirmation form.

※ 3. Comments

* 4. STP instruction option (if enable is desired write 1, if not write 0.)

SIP

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37410M3-XXXFP MITSUBISHI ELECTRIC

Mask ROM number	

Date:	
Section head signature	Supervisor signature
	Section head

Note: Please fill in all items marked %.

		Company				Responsible officer	Supervisor	
*	Customer	name		()	ance ature		
		Date issued	Date:			Issu sign		

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM areas			(hexadecimal notation)
		1	

EPROM type

□ 27128	□ 27256	□ 27512
address 0000 Port P0 pull-up 0001 Port P1 pull-up 0002 Port P2 pull-up 0003 Port P3 pull-up 0004 Port P4 pull-up 0005 Port P4 pull-up 0005 Port P4 yell-up 0006 Port P4 yell-up 0007 P4 yell-up 0007 P5 y	address 0000 Port P0 pull-up 0001 Port P1 pull-up 0002 Port P2 pull-up 0003 Port P3 pull-up 0004 Port P4 pull-up 0005 Port P5 pull-up 0006 Port P8 ty on wake-up 0007 R6800 ROM(6K)	address 0000 Port P0 pull-up 0001 Port P1 pull-up 0002 Port P2 pull-up 0003 Port P3 pull-up 0004 Port P4 pull-up 0005 Port P4 pull-up 0006 Port P5 pull-up 0006 Port P4 vey on wake-up 0007 E800 ROM(6K)

Set "FF₁₆" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (80P6S for M37410M3-XXXFP) and attach to the mask ROM order confirmation form.

%3. Comments



Please write the option data also at the specifie	ed add	ress i	n the	EPRO	M			
※ 1. Port P0 pull-up transistor (if built-in is desired write 1, if not write 0)								
•	P0 ₇	P0 ₆	P0 ₅	P0 ₄	P0 ₃	P0 ₂	P0 ₁	P0 _o
address 0000 ₁₆								
※2. Port P1 pull-up transistor (if built-in is desi	ired w	rite 1.	if not	write	0)		1	
	P1 ₇	P1 ₆	P1 ₅	P1₄	P1 ₃	P1 ₂	P1 ₁	P1 ₀
address 0001 ₁₆								
%3. Port P2 pull-up transistor (if built-in is design.)	red w	rite 1,	if not	write	0)		L	
	P2 ₇	P2 ₆	P2 ₅	P2 ₄	P2 ₃	P2 ₂	P2 ₁	P2 _o
address 0002 ₁₆								
4. Port P3 pull-up transistor (if built-in is desired write 1, if not write 0)								
	P3 ₇	P3 ₆	P3 ₅	P3₄	P3 ₃	P3 ₂	P3 ₁	P3 ₀
address 0003 ₁₆				,				
₹ 5. Port P4 pull-up transistor (if built-in is des ** ** ** ** ** ** ** ** **	sired v	vrite 1	, if no	t write	0)			
					P4 ₃	P4 ₂	P4 ₁	P4 ₀
address 0004 ₁₆	0	0	0					
% 6. Port P5 pull-up transistor (if built-in is des	sired v	rite 1	, if no	t write	0)	l		
	P5 ₇	P5 ₆	P5 ₅	P5 ₄	P5 ₃	P5 ₂	P5₁	P5 _o
address 0005 ₁₆						-		
7. Port P2 key on wake-up (if built-in is des	ired w	rite 1,	if not	write	0)	۲		
	KW ₇	KW ₆	KW ₅	KW ₄	KW ₃	KW ₂	KW ₁	ΚWο
address 0006 ₁₆					-			
					L	<u> </u>		

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37410M4-XXXFP MITSUBISHI ELECTRIC

Mask F	Mask ROM number					
}	Date:					
t ta	Section head signature	Supervisor signature				
Receipt						

Note: Please fill in all items marked%

									·
		Company		-	TEL		φ φ	Responsible officer	Supervisor
*	Customer	name			()	anc		
	Gustomer	Date issued	Date:	:			lssu sign		•

※1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

OI I FERROM			(1)
Checksum code for entire EPROM areas			(hexadecimal notation)
	1	l	

EPROM type

□ 27128	□ 27256	□ 27512
address 0000 0001 Port P1 pull-up 0002 Port P2 pull-up 0003 Port P3 pull-up 0004 Port P3 pull-up 0004 Port P4 pull-up 0005 Port P5 pull-up 0006 Port P5 pull-up 0007 Port P5 pull-up 0008 Rome P5 P5 pull-up 0008 Port P5 pull-up 0008 Port P5 pull-up 0008 Port P5 pull-up 0008 Port P5 pull-up 0008 Port P5 pull-up 0008 Port P5 pull-up 0008 Port P5 pull-up	address 0000 Port PO pull-up 0001 Port PT pull-up 0002 Port P2 pull-up 0003 Port P3 pull-up 0004 Port P4 pull-up 0006 Port P5 pull-up 0006 Port P5 pull-up 0006 Port P5 pull-up 0007 ROM(8K)	address 0000 Port P0 pull-up 0001 Port P1 pull-up 0002 Port P2 pull-up 0003 Port P3 pull-up 0004 Port P4 pull-up 0005 Port P5 pull-up 0006 Port P5 pull-up 0007 Port P5 pull-up 0007 ROM(8K)

Set "FF16" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (80P6S for M37410M4-XXXFP) and attach to the mask ROM order confirmation form.

※ 3. Comments



							,	
Please write the option data also at the specifie	ed add	dress	in the	EPRO	M			
※ 1. Port P0 pull-up transistor (if built-in is desired write 1, if not write 0)								
	P0 ₇	P0 ₆	P0 ₅	P0₄	P0 ₃	P0 ₂	P0 ₁	P0 _o
address 0000 ₁₆								
W2 Port D1 pull up transister (if built in its days					۵)			
※2. Port P1 pull-up transistor (if built-in is des				write	0)			t.
	P1 ₇	P1 ₆	P1 ₅	P1 ₄	P1 ₃	P1 ₂	P1 ₁	P1 ₀
address 0001 ₁₆								
%3. Port P2 pull-up transistor (if built-in is des	ired w	rite 1,	if not	write	0)			
	P2 ₇	P2 ₆	P2 ₅	P2 ₄	P2 ₃	P2 ₂	P2 ₁	P2 _o
address 0002 ₁₆								
※ 4. Port P3 pull-up transistor (if built-in is det	sired v	write 1	, if no	t write	(0 €	l	L	
	P3 ₇	P3 ₆	P3 ₅	P3₄	P3 ₃	P3 ₂	P3 ₁	P3 _o
address 0003 ₁₆								
	sired v	write 1	if no	t write	, n)		l	L
and the first in pair up translated (in built-iii) is det	mea v	viile i	, 11 110	V WIIIC		5 4		
		_	I .		P4 ₃	P4 ₂	· P4 ₁	P4 ₀
address 0004 ₁₆	0	0	0	0				
lpha 6. Port P5 pull-up transistor (if built-in is des	sired v	vrite 1	, if no	t write	0)			
	P5 ₇	P5 ₆	P5 ₅	P5₄	P5 ₃	P5 ₂	P5 ₁	P5 _o
address 0005 ₁₆								
* 7. Port P2 key on wake-up (if built-in is desired write 1, if not write 0)								
	KW ₇			KW ₄		K/W	K/W	KW
address 0006 ₁₆		11446	1.445	1344	17443	11112	KW ₁	KWo
address 0000 ₁₆			<u> </u>					
			4.					

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37415M4-XXXFP MITSUBISHI FLECTRIC

Mas	sk ROM numbe	er

	Date:	
ŧ	Section head signature	Supervisor signature
Receipt		
Re		

Note: Please fill in all items marked%.

*	Customer	Company name		TEL ()	ance	Responsible officer	Supervisor
^^	Customer	Date issued	Date:		Issua		

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

		i i		1 1	1	
			1 .		1	
Checksum code for entire EPROM areas (hexadecimal not	Checksum code for entire EPROM at	reas				(hexadecimal notation

EPROM type

□ 27128	27256	□ 27512
address 0000 Port P0 pull-up 0001 Port P1 pull-up 0002 Port P2 pull-up Port P3 pull-up Port P3 pull-up Port P3 pull-up 0005 O005 Port P2 key on wake up 0007 2800 ROM(6K)	address 0000 Port P0 pull-up 0001 Port P1 pull-up 0002 Port P2 pull-up 0003 Port P2 pull-up 0004 P35 output type 0005 CNTR pull-up 0006 Port P2 key on wake up 0007 R800 ROM(6K)	address 0000 Port P0 pull-up 0001 Port P1 pull-up 0002 Port P2 pull-up 0003 Port P3 pull-up 0004 P35 output type 0005 CNTR pull-up 0006 Port P2 key on wake up 0007 E800 ROM(6K)

Set " FF_{16} " in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (80P6 for M37415M4-XXXFP) and attach to the mask ROM order confirmation form.

%3. Comments



Please write the option data also at the specifie	d add	ress i	n the	EPRO	M			
lepha 1 . Port P0 pull-up transistor (if built-in is des	sired v	vrite 1	, if no	t write	0)			
	P0 ₇	P0 ₆	P0 ₅	P0 ₄	P0 ₃	P0 ₂	P0 ₁	P0 _o
address 0000 ₁₆								
※2. Port P1 pull-up transistor (if built-in is desi	ired w	rite 1,	if not	write	0)			
	P1 ₇	P1 ₆	P1 ₅	P1 ₄	P1 ₃	P1 ₂	P1 ₁	P1 _o
address 0001 ₁₆								
*3. Port P2 pull-up transistor (if built-in is desi	red w	rite 1,	if not	write	0)			
	P2 ₇	P2 ₆	P2 ₅	P2 ₄	P2 ₃	P2 ₂	P2 ₁	P2 ₀
address 0002 ₁₆								
※ 4. Port P3 pull-up transistor (if built-in is des	sired v	vrite 1	, if no	t write	0)			
	P3 ₇	P3 ₆	P3 ₅	P3 ₄	P3 ₃	P3 ₂	P3 ₁	P3 ₀
address 0003 ₁₆								
※ 5. Port P3₅ output type (if Nch open drain is)	s desi	red w	rite 1,	if CM	IOS w	rite 0))	
								P3 ₅
address 0004 ₁₆	0	0	0	0	0	0	0	
	desire	d writ	e 1, if	not w	rite 0)			
	,							CNTR
address 0005 ₁₆	0	0	0	0	0	0	0	

GZZ-SH00-95A (75B0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37450M2-XXXSP/FP MITSUBISHI ELECTRIC

Mask R	OM number	
Receipt	Date : Section head signature	Supervisor signature

Note: Please fill in all items marked:	Note	:	Please	fill	in	all	items	marked?
--	------	---	--------	------	----	-----	-------	---------

_						mi in an iton	is markeum.
		Company		TEL	ΦΦ	Responsible officer	Supervisor
. I	Customer	name		().	uanc		
		Date issued	Date:		Issi		

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name	☐ M37450M2-XXXSP	☐ M37450	M2-XXXFP	
Checksum c	ode for entire EPROM areas		. (hexadecimal notation
· ·				

EPROM type

□ 2764	□ 27128	□ 27256
0000 1000 data 4K	0000 data 3000 4K	0000 data 7000 4K

Set "FF₁₆" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37450M2-XXXSP; 80P6 for M37450M2-XXXFP) and attach to the mask ROM confirmation form.

%3. Comments



GZZ-SH00-99A (75B0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37450M4-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number									
	Date:								
±	Section head signature	Supervisor signature							
Receipt	signature	signature							
Re									

				No	te : Please	e fill in all item	ns marked%.
		Company		TEL	φ φ	Responsible officer	Supervisor
ا ؛	Customer	name	,	(Jano		
		Date [.] issued	Date:		Issi	,	

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name:	☐ M37450M4-XXXSP	⊔ M	//37450M4-XXXFP	,
Checksum co	ode for entire EPROM areas			(hexadecimal notation)

EPROM type

□ 2764	□ 27128	□ 27256
0000 — 8K	0000 0000 2000 - 8K	0000 data 7FFF 3K

Set "FF16" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37450M4-XXXSP; 80P6 for M37450M4-XXXFP) and attach to the mask ROM confirmation form.

%3. Comments

GZZ-SH01-00A (76B0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37450M8-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number								
	Date:							
ta.	Section head signature	Supervisor signature						
Receipt								
<u> </u>								

Note:	Please	fill	in a	ll items	marke	% h

		Company		TEL	υ 0	Responsible officer	Supervisor
*	Customer	name		()	natur		
		Date issued	Date:		Issi	·	

X 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.


Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name:	M37450M8-XXXSP	M37450M8-XXXF

Checksum code for entire EPROM areas (hexadecimal notation)

EPROM type



Set "FF₁₆" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37450M8-XXXSP; 80P6 for M37450M8-XXXFP) and attach to the mask ROM confirmation form.

*3. Comments



SERIES MELPS 8-48 AND MELPS 8-41 MASK ROM ORDERING METHOD

Mitsubishi Electric corp. accepts order to transfer EPROM supplied program data into the mask ROM in single-chip 8-bit microcomputers.


When placing such order, please submit the information described below.

- (2) Data to be written into mask ROM EPROM (Please provide three sets containing the identical data.)
- (3) Mark specification form1 set

NOTES

- (1) Acceptable EPROM type
 - Any EPROM made by Mitsubishi that is listed in the mask ROM confirmation form may be used.
- (2) EPROM window labeling

Please write the model name and the identification code (A, B, C) on the label for each of the three sets of data EPROMs provided.



- (3) Calculation and indication of checksum code Please calculate the total number of data in words in the EPROM, and write the number in 4-digit hexadecimal form in the checksum code field of the mask ROM order confirmation form.
- (4) Options

Refer to the appropriate data book entry and write the desired options on the mask ROM order confirmation form.

(5) Mark specification method

The permissible mark specifications differ depending on the shape of package. Please fill out the mark specification form and attach it to the mask ROM confirmation form.

OUTLINE OF ORDER PROCESSING

Mitsubishi will produce the mask ROM if at least two of the three EPROM sets submitted contain identical data.


If we find error when the submitted EPROMs are compared, we will contact your representative.

Thus, we assume responsibility only when we produce the mask ROM that contain data other than the data correctly provided by the customer.

Mitsubishi uses an automatic mask ROM design program to generated the following:

- 1. Drafting data for mask ROM production:
- ROM code listing or EPROM for mask ROM production error check work;
- 3. Mask ROM test program.

The chart below shows the flow of mask ROM production.



GZZ-SH01-21A (7ZA0)

SERIES MELPS 8-48 and MELPS 8-41 MASK ROM CONFIRMATION FORM SINGLE-CHIP 8-BIT MICROCOMPUTER M5L8048-XXXP M5L8041A-XXXP M5L8041AH-XXXP MITSUBISHI ELECTRIC

Mask ROM number							
Receipt	Date : Section head signature	Supervisor signature					

						Note	: Please	fill in all item	ıs marked፠.
		Company			TEL			Responsible officer	Supervisor
l	Customer	name			()	uanc		
		Date issued	Date:				lss sig		

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name:		M5L8048-XXXP M5L8041A-XXXP M5L8041AH-XXXP	
Checksum c	ode for entire EPROM areas	(h	exadecimal notation)
□ 2732	□ 2764	□ 27128	☐ 8741 ☐ 8741A ☐ 8748 ☐ 8748H
data 3FF 1K	data 00000 1K 03FF 1FFF	data 0000 1K	data 3FF 1K

Set "FF16" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (40P4) and attach to the mask ROM confirmation form.

- * 3. Outline of the final products (Please enter as far as to be allowed)
- **% 4.** Comments



GZZ-SH01-22A (7ZA0)

SERIES MELPS 8-48 and MELPS 8-41 MASK ROM CONFIRMATION FORM SINGLE-CHIP 8-BIT MICROCOMPUTER M5L8042-XXXP M5L8049-XXXP-6 M5L8049H1-XXXP M5M80C49A-XXXP, M5M80C49H-XXXP M5MC49A-XXXFP. M5MC49H-XXXFP

MITSUBISHI ELECTRIC

Mask F			
	Date:		
eipt	Section head signature	Supervisor signature	
Receipt			

						Note	· Please	till in all iten	ns marked*.
		Company			TEL			Responsible officer	Supervisor
*	Customer	name			· (,)	uance nature		
		Date issued	Date:				Issu sign		. '

※1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

☐ M5L8042-XXXP☐ M5L8049-XXXP☐ M5L8049-XXXP-6☐ M5L8049H1-XXXP	 □ M5M80C49A-XXXP □ M5M80C49H-XXXP □ M5MC49A-XXXFP □ M5MC49H-XXXFP 	
ode for entire EPROM areas	(h	exadecimal notation)
☐ 2764	□ 27128	□ 8742 □ 8749 □ 8749H
data 0000 2K 07FF 2K	0000 07FF 2K	data 7FF 2K
	☐ M5L8049-XXXP ☐ M5L8049-XXXP-6 ☐ M5L8049H1-XXXP ode for entire EPROM areas ☐ 2764 ☐ data	□ M5L8049-XXXP □ M5M80C49H-XXXP □ M5L8049-XXXP-6 □ M5MC49A-XXXFP □ M5L8049H1-XXXP □ M5MC49H-XXXFP ode for entire EPROM areas □ (h □ 2764 □ 27128 □ data 0000 07FF 2K 0000 07FF 2K 0000 07FF

Set "FF₁₆" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (42P6 for M5MC49A-XXXFP and M5MC49H-XXXFP, and 40P4 for other type) and attach to the mask ROM confirmation form.

- * 3. Outline of the final products (Please enter as far as to be allowed)
- **% 4.** Comments



GZZ-SH01-23A < 7ZA0 >

SERIES MELPS 8-48 and MELPS 8-41 MASK ROM
CONFIRMATION FORM
SINGLE-CHIP 8-BIT MICROCOMPUTER
M5M8050H-XXXP
M5M8050L-XXXP
MITSUBISHI ELECTRIC

Mask ROM number											
Receipt	Date : Section head signature	Supervisor signature									

				 1	lote:	Please	fill in all item	is marked%.
		Company		TEL		ļ	Responsible officer	Supervisor
*	Customer	name	•	()	iance iature		İ
		Date issued	Date:			Issus		

※1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name:		M5M8050HXXXP M5M8050L-XXXP	
Checksum c	ode for entire EPROM areas		(hexadecimal notation)
EPROM type			<u> </u>
□ 2732	□ 2764	□ 27128	
data 000 4K	data 0000 4K	data 0000 4K	

Set "FF16" in the shaded area.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (40P4) and attach to the mask ROM confirmation form.

- \divideontimes 3. Outline of the final products (Please enter as far as to be allowed)



MITSUBISHI MICROCOMPUTERS

MARK SPECIFICATION FORM

MARK SPECIFICATION FORM

Mark specification form differs depending on the package type. Fill out the mark specification form for the package type being ordered, and submit the form with the mask ROM confirmation form.



40P4 (40-PIN DIP) MARK SPECIFICATION FORM


- 1. Standard Mitsubishi mark
- 2. Standard mark+Customer's parts number
- 3. Special mark required

For 2:

								<u> </u>									← Up to 17 characters
Mitsubishi IC catalog name																	

- 2 -a. Mitsubishi logo required
- 2 -b. Mitsubishi logo not required
- Note 1: The mark field should be written to the right.
 - 2: The identification mark can be up to 17 alphanumeric characters (except J, I and O) and hyphens.


- Note 3: If the special character fonts (ex. customer's trademark logo) must be used in special mark, a clean font original (ideally a logo drawing) must be submitted.
 - 4: If special mark is to be printed, indicate the desired layout on the package drawing below. The layout will be duplicated as closely as technically possible.



42P6 (42-PIN QFP) MARK SPECIFICATION FORM


- 1. Standard Mitsubishi mark
- 2. Standard mark+Customer's parts number
- 3. Special mark required

For 2:



- 2 -a. Mitsubishi logo required
- 2-b. Mitsubishi logo not required
- Note 1: The mark field should be written to the right.
 - 2: The identification mark can be up to 6 alphanumeric characters (except J, I and O) and hyphens.


- Note 3: If the special character fonts (ex. customer's trademark logo) must be used in special mark, a clean font original (ideally a logo drawing) must be submitted.
 - 4: If special mark is to be printed, indicate the desired layout on the package drawing below. The layout will be duplicated as closely as technically possible.



50P6 (50-PIN QFP) MARK SPECIFICATION FORM


- 1. Standard Mitsubishi mark
- 2. Standard mark+Customer's parts number
- 3. Special mark required

For 2:



- 2 -a. Mitsubishi logo required
- 2 -b. Mitsubishi logo not required
- Note 1: The mark field should be written to the right.
 - 2: The identification mark can be up to 10 alphanumeric characters (except J, I and O) and hyphens.

- Note 3: If the special character fonts (ex. customer's trademark logo) must be used in special mark, a clean font original (ideally a logo drawing) must be submitted.
 - 4: If special mark is to be printed, indicate the desired layout on the package drawing below. The layout will be duplicated as closely as technically possible.



MITSUBISHI MICROCOMPUTERS MARK SPECIFICATION FORM

52P4B (52-PIN SHRINK DIP) MARK SPECIFICATION FORM


- 1. Standard Mitsubishi mark
- 2. Standard mark+Customer's parts number
- 3. Special mark required

For 2:

- 2 -a. Mitsubishi logo required
- 2 -b. Mitsubishi logo not required
- Note 1: The mark field should be written to the right.
 - 2: The identification mark can be up to 18 alphanumeric characters (except J, I and O) and hyphens.

- Note 3: If the special character fonts (ex. customer's trademark logo) must be used in special mark, a clean font original (ideally a logo drawing) must be submitted.
 - 4: If special mark is to be printed, indicate the desired layout on the package drawing below.


 The layout will be duplicated as closely as technically possible.



60P6 (60-PIN QFP) MARK SPECIFICATION FORM


- 1. Standard Mitsubishi mark
- 2. Standard mark+Customer's parts number
- 3. Special mark required

For 2:



- 2 -a. Mitsubishi logo required
- 2 -b. Mitsubishi logo not required
- Note 1: The mark field should be written to the right.
 - 2: The identification mark can be up to 12 alphanumeric characters (except J, I and O) and hyphens.

- Note 3: If the special character fonts (ex. customer's trademark logo) must be used in special mark, a clean font original (ideally a logo drawing) must be submitted.
 - 4: If special mark is to be printed, indicate the desired layout on the package drawing below. The layout will be duplicated as closely as technically possible.





MITSUBISHI MICROCOMPUTERS MARK SPECIFICATION FORM

64P4B (64-PIN SHRINK DIP) MARK SPECIFICATION FORM


- 1. Standard Mitsubishi mark
- 2. Standard mark+Customer's parts number
- 3. Special mark required

For 2:

												← Up to 19 characters
				Mits	ubisł	ni IC (catal	og na	me		1	

- 2 -a. Mitsubishi logo required
- 2 -b. Mitsubishi logo not required
- Note 1: The mark field should be written to the right.
 - 2: The identification mark can be up to 19 alphanumeric characters (except J, I and O) and hyphens.


- Note 3: If the special character fonts (ex. customer's trademark logo) must be used in special mark, a clean font original (ideally a logo drawing) must be submitted.
 - 4: If special mark is to be printed, indicate the desired layout on the package drawing below. The layout will be duplicated as closely as technically possible.



64P6S (64-PIN QFP) MARK SPECIFICATION FORM


- 1. Standard Mitsubishi mark
- 2. Standard mark+Customer's parts number
- 3. Special mark required

For 2:



- 2 -a. Mitsubishi logo required
- 2 -b. Mitsubishi logo not required
- Note 1: The mark field should be written to the right.
 - 2: The identification mark can be up to 10 alphanumeric characters (except J, I and O) and hyphens.


- Note 3: If the special character fonts (ex. customer's trademark logo) must be used in special mark, a clean font original (ideally a logo drawing) must be submitted.
 - 4: If special mark is to be printed, indicate the desired layout on the package drawing below. The layout will be duplicated as closely as technically possible.



64P6W (64-PIN QFP) MARK SPECIFICATION FORM

- 1. Standard Mitsubishi mark
- 2. Standard mark+Customer's parts number
- 3. Special mark required


For 2:



- 2 -a. Mitsubishi logo required
- 2-b. Mitsubishi logo not required
- Note 1: The mark field should be written to the right.
 - 2: The identification mark can be up to 12 alphanumeric characters (except J, I and O) and hyphens.

- Note 3: If the special character fonts (ex. customer's trademark logo) must be used in special mark, a clean font original (ideally a logo drawing) must be submitted.
 - 4: If special mark is to be printed, indicate the desired layout on the package drawing below.


 The layout will be duplicated as closely as technically possible.



72P6 (72-PIN QFP) MARK SPECIFICATION FORM

- 1. Standard Mitsubishi mark
- 2. Standard mark+Customer's parts number
- 3. Special mark required

For 2:



- 2 -a. Mitsubishi logo required
- 2 -b. Mitsubishi logo not required


Note 1: The mark field should be written to the right.

2: The identification mark can be up to 12 alphanumeric characters (except J, I and O) and hyphens.

For 3:

Note 3: If the special character fonts (ex. customer's trademark logo) must be used in special mark, a clean font original (ideally a logo drawing) must be submitted.


4: If special mark is to be printed, indicate the desired layout on the package drawing below. The layout will be duplicated as closely as technically possible.



80P6 (80-PIN QFP) MARK SPECIFICATION FORM

- 1. Standard Mitsubishi mark
- 2. Standard mark+Customer's parts number
- 3. Special mark required


For 2:



- 2 -a. Mitsubishi logo required
- 2 -b. Mitsubishi logo not required
- Note 1: The mark field should be written to the right.
 - 2: The identification mark can be up to 12 alphanumeric characters (except J, I and O) and hyphens.

- Note 3: If the special character fonts (ex. customer's trademark logo) must be used in special mark, a clean font original (ideally a logo drawing) must be submitted.
 - 4: If special mark is to be printed, indicate the desired layout on the package drawing below.


 The layout will be duplicated as closely as technically possible.



80P6S (80-PIN QFP) MARK SPECIFICATION FORM


- 1. Standard Mitsubishi mark
- 2. Standard mark+Customer's parts number
- 3. Special mark required

For 2:



- 2 -a. Mitsubishi logo required
- 2 -b. Mitsubishi logo not required
- Note 1: The mark field should be written to the right.
 - 2: The identification mark can be up to 10 alphanumeric characters (except J, I and O) and hyphens.

- Note 3: If the special character fonts (ex. customer's trademark logo) must be used in special mark, a clean font original (ideally a logo drawing) must be submitted.
 - 4: If special mark is to be printed, indicate the desired layout on the package drawing below. The layout will be duplicated as closely as technically possible.



CONTACT ADDRESSES FOR FURTHER INFORMATION

.ΙΔΡΔΝ =

Semiconductor Marketing Division Mitsubishi Electric Corporation 2-3. Marunouchi 2-chome Chiyoda-ku, Tokyo 100, Japan 24532 MELCO J

Telephone: (03) 218-3473

(03) 218-3499 (03) 214-5570 Facsimile:

Overseas Marketing Manager Kita-Itami Works 4-1, Mizuhara, Itami-shi,

Hyogo-ken 664, Japan Telex: 526408 KMELCO J Telephone: (0727) 82-5131

(0727) 72-2329 Facsimile:

HONG KONG =

MITSUBISHI ELECTRIC (H.K.) LTD. 25 Floor, Leighton Centre, 77, Leighton Road. Causeway Bay. Hong Kong

60800 MELCO HX Telex:

Telephone: (5) 773901-3 Facsimile: (852) 123-4345

SINGAPORE =

MELCO SALES SINGAPORE PTE.

230 Upper Bukit Timah Road #03-01/ 15 Hock Soon Industrial Complex

Singapore 2158

RS 20845 MELCO

Telephone: 4695255 Facsimile: 4695347

TAIWAN =

MELCO-TAIWAN CO., Ltd. 1st fl., Chung-Ling Bldg., 363, Sec. 2, Fu-Hsing S Road, Taipei R.O.C. Telephone: (02) 735-3030 Facsimile: (02) 735-6771

Facsimile:

25433 CHURYO "MELCO-Telex: TAIWAN"

U.S.A. = NORTHWEST

Mitsubishi Electronics America, Inc. 1050 East Arques Avenue Sunnyvale, CA 94086, U.S.A.

Twx.

172296 MELA SUVL 910-339-9549

Telephone: (408) 730-5900 Facsimile: (408) 730-4972

SOUTHWEST

Mitsubishi Electronics America, Inc. 991 Knox Street

Torrance, CA 90502, U.S.A.
Telex: 664787 MELA TRNC
Telephone: (213) 515-3993

Facsimile: (213) 324-6578

SOUTH CENTRAL

Mitsubishi Electronics America, Inc. 2105 Luna Road, Suite 320 Carrollton, TX 75006, U.S.A. Telephone: (214) 484-1919 Facsimile: (214) 243-0207

NORTHERN

Mitsubishi Electronics America Inc. 15612 Highway 7 #243 Minnetonka, MN 55345, U.S.A 291115 MELA MTKA Telex: Telephone: (612) 938-7779

Facsimile: (612) 938-5125

NORTH CENTRAL

Mitsubishi Electronics America, Inc. 800 N. Bierman Circle Mt. Prospect, IL 60056, U.S.A.
Telex: 270636 MESA CHIMPCT

Telephone: (312) 298-9223 Facsimile: (312) 298-0567

NORTHEAST

Mitsubishi Electronics America, Inc. 200 Unicorn Park Drive Woburn, MA 01801, U.S.A. Telex: 951796 MELA WOBN

710-348-1229 Twx. Telephone: (617) 938-1220 Facsimile: (617) 938-1075

MID ATLANTIC

Mitsubishi Electronics America, Inc. 45 Knightsbridge Road Plscataway, NJ 08854, U.S.A.

Telephone: (201) 981-1001 Facsimile: (201) 981-1218

SOUTH ATLANTIC

Mitsubishi Electronics America, Inc. 6100 Atlantic Blvd. P.O. Box 2447

Norcross, GA 30091 Telephone: (404) 368-4850 Facsimile: (404) 662-5206

SOUTHEAST

Mitsubishi Electronics America, Inc. Town Executive Center 6100 Glades Road #210 Boca Raton, FL 33433, U.S.A. 510-953-7608

Telephone: (305) 487-7747 Facsimile: (305) 487-2046

WEST GERMANY =

Mitsubishi Electric Europe GmbH Headquarters:

Gothear Str. 6

4030 Ratingen 1, West Germany Telex: 8585070 MED D Telephone: (02102) 4860

(02102) 486-115

Facsimile: Munich Office:

Arabellastraße 31

8000 München 81, West Germany

Telex: 5214820

Telephone: (089) 919006-09 Facsimile: (089) 9101399

FRANCE =

Mitsubishi Electric Europe GmbH 55, Avenue de Colmar 92563 Rueil Malmaison Cedex

632326 Telex: Telephone: 47087871 Facsimile: 47513622

ITAL V -

Mitsubishi Electric Europe GmbH Centro Direzionale Collegni Palazzo Cassiopea 1 20041 Agrate Brianza I-Milano Telephone: (039) 636011

Facsimile: (039) 6360120

Mitsubishi Electric Europe GmbH Lastbilsvägen 6B 5-19149 Sollentuna, Sweden Telex: 10877 (meab S) Telephone: (08) 960468 Facsimile: (08) 966877

Mitsubishi Electric (U.K.) Ltd. Travellers Lane

Hatfield

SWEDEN :

Herts AL10 8XB, England, U.K. Telephone: (0044) 7072 76100 Facsimile: (0044) 7072 78692

AUSTRALIA =

Mitsubishi Electric Australia Pty. Ltd. 73-75, Epping Road, North Ryde, P.O. Box 1567, Macquarie Centre, N.S.W., 2113, Australia

Telex: **MESYD AA 26614** Telephone: (02) (888) 5777 Facsimile: (02) (887) 3635

MITSUBISHI DATA BOOK SINGLE-CHIP 8-BIT MICROCOMPUTERS

January, First Edition 1989

Editioned by

Committee of editing of Mitsubishi Semiconductor Data Book

Published by

Mitsubishi Electric Corp., Semiconductor Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

© 1989 MITSUBISHI ELECTRIC CORPORATION Printed in Japan

MITSUBISHI SEMICONDUCTORS SINGLE-CHIP 8-BIT MICROCOMPUTERS



These products or technologies are subject to Japanese and/or COCOM strategic restrictions, and diversion contrary thereto is prohibited.