# MITSUBISHI 1987 SEMICONDUCTORS

## SINGLE-CHIP 8-BIT MICROCOMPUTERS Vol.2

VIV BOOK



All values shown in this catalogue are subject to change for product improvement. 83.1

ann.

The information, diagrams and all other data included herein are believed to be correct and reliable. However, no responsibility is assumed by Mitsubishi Electric Corporation for their use, nor for any infringements of patents or other rights belonging to third parties which may result from their use. . .

~

### MITSUBISHI MICROCOMPUTERS DEVELOPMENT SUPPORT SYSTEMS

### **Development Support Systems**

Development Support systems		Debugg		ng machine	Evaluation boards	
Туре		Host machine	Maın unit	Option board	with EPROM	
		M5M80C49A-XXXP M5M80C49H-XXXP			-	PCA8403
8-bit		M5M80C39AP				_
		M5M80C39HP				_
CMOS		M5MC49A-XXXFP		^ 		-
		M5MC49H-XXXFP				-
	Series MELPS 8-48	M5L8048-XXXP	-	PC4000		PCA8403
		M5L8035LP			DO AD 400	-
		M5L8049-XXXP M5L8049-XXXP-6			FORGEO	PCA8403
		M5L8039P-11				-
		M5L8039P-6				-
8-bit NMOS		M5M8050H-XXXP				PCA8403
		M5M8040HP			_	
		M5L8049H1-XXXP			-	-
		M5L8039HLP-14				-
		M5L8041A-XXXP		_	_	-
han.	Series MELPS 8-41	M5L8041AH-XXXP	M5L8041AH-XXXP	-	-	-
		8-41 M5L8042-XXXP		-	_	-



### MITSUBISHI MICROCOMPUTERS PACKAGE OUTLINES







### MITSUBISHI MICROCOMPUTERS PACKAGE OUTLINES





### MITSUBISHI MICROCOMPUTERS LETTER SYMBOLS FOR THE DYNAMIC PARAMETERS

b) those that are characteristics of the memory. The letter symbols so far proposed for memory circuits are listed in sub-clauses 3.1 and 3.2 below. All subscripts A should be in lower-case.

### 3.1. Timing Requirements

The letter symbols for the timing requirements of semiconductor memories are as follows :

Term	Subscript
Cycle time	с
Time interval between two signal events	d
Fall time	f
Hold time	h
Precharging time	рс
Rise time	r
Recovery time	rec
Refresh time interval	rf
Setup time	su
Transition time	t
Pulse duration (width)	w

### 3.2. Characteristics

The letter symbols for the dynamic characteristics of semiconductor memories are as follows :

Characteristic	Subscript
Access time	а
Disable time	dis
Enable time	en
Propagation time	Р
Recovery time	rec
Transition time	т
Valid time	v
Note Recovery time for use as a charact	eristic is limited to sense recovery time

4. SUBSCRIPTS B AND D

### (For Signal Name or Terminal Name)

The letter symbols for the signal name or the name of the terminal are as given below.

All subscripts B and D should be in upper-case.

Signal or terminal	Subscript
Address	А
Clock	С
Column address	CA
Column address strobe	CAS
Data input	D
Data input/output	Σ DΩ
Chip enable	E

-	
Erasure	ER
Output enable	G
Program	PR
Data output	Q
Read	R
Row address	RA
Row address strobe	RAS
Refresh	RF
Read/Write	RW
Chip select	S
Write (write enable)	W

Note 1 In the letter symbols for time intervals, bars over the subscripts, for example CAS, should not be used

2 It should be noted, when further letter symbols are chosen, that the subscript should not end with H, K, V, X, or Z (See clause 5)

3 If the same terminal, or signal, can be used for two functions (for example Data input/output, Read/Write) the waveform should be labelled with the dual function, if appropriate, but the symbols for the dynamic parameters should include only that part of the subscript relevant to the parameter

### 5. SUBSCRIPTS C AND E (For Transition of Signal)

The following symbols are used to represent the level or state of a signal :

Transition of signal	Subscript
High logic level	н
Low logic level	L
Valid steady-state level (either low or high)	v
Unknown, changing, or 'don't care' level	х
High-impedance state of three-state output	Z

The direction of transition is expressed by two letters, the direction being from the state represented by the first letter to that represented by the second letter, with the letters being as given above.

When no misunderstanding can occur, the first letter may be omitted to give an abbreviated symbol for subscripts C and E as indicated below.

~ .

· . .

All subscripts C and E should be in upper-case.

		Subscript
Examples	Full	Abbreviated
Transition from high level to low level	HL	L
Transition from low level to high level	ĹH	н
Transition from unknown or changing state to valid state	xv	v
Transition from valid state to unknown or changing state	vx	x
Transition from high-impedance state to valid state	zv	v
Note Since subscripts 'C and E may be abbreviated	I, and since	subscripts B and D

Since subscripts C and E may be abbreviated, and since subscripts B and D may contain an indeterminate number of letters, it is necessary to put the restriction on the subscripts B and D that they should not end with H, L, V, X, or Z, so as to avoid possible confusion



MITSUBISHI MICROCOMPUTERS

SYMBOLOGY

### FOR DIGITAL INTEGRATED CIRCUITS

New symbol	Former symbol	Parameter-definition
		•
C		Input capacitance
Co		Output capacitance
C <sub>1/0</sub>		Input/output terminal capacitance
$C_{i(\phi)}$		Input capacitance of clock input
		Frequency
<sup>†</sup> (φ)		Clock frequency
		Current-the current into an integrated circuit terminal is defined as a positive value and the current out of a terminal is defined as a negative value
∣вв		Supply current from V <sub>BB</sub>
BB(AV)		Average supply current from V <sub>BB</sub>
1cc		Supply current from Vcc
CC(AV)		Avarage supply current from Vcc
CC(PD)		Power-down supply current from Vcc
DD		Supply current from V <sub>DD</sub>
DD(AV)		Average supply current from V <sub>DD</sub>
GG		Supply current from V <sub>GG</sub>
GG(AV)		Average supply current from V <sub>GG</sub>
Ц		Input current
Чн		High-level input current-the value of the input current when V <sub>OH</sub> is applied to the input considered
1 IL		Low-level input current-the value of the input current when V <sub>OL</sub> is applied to the input considered
Гон		High-level output current—the value of the output current when $V_{OH}$ is applied to the output considered
IOL		Low-level output current-the value of the output current when VOL is applied to the output considered
lloz		Off-state (high-impedance state) output current-the current into an output having a three-state capability with input condition so applied that
		it will establish according to the product specification, the off (high-impedance) state at the output
Iоzн		Off-state (high-impedance state) output current, with high-level voltage applied to the output
IOZL		Off-state (high-impedance state) output current, with low-level voltage applied to the output
los		Short-circuit output current
Iss		Supply current from $V_{SS}$
Pd		Power dissipation
NEW		Number of erase/write cycles
NRA		Number of read access unrefreshed
R		Input resistance
RL		External load resistance
ROFF		Off-state output resistance
R <sub>ON</sub>		On-state output resistance
ta		Access time-the time interval between the application of a specified input pulse during a read cycle and the availability of valid data signal at an output
t <sub>a(A)</sub>	t <sub>a(AD)</sub>	Address access time-the time interval between the application of an address input pulse and the availability of valid data signals at an output
ta(CAS)		Column address strobe access time
t <sub>a(E)</sub>	t <sub>a(CE)</sub>	Chip enable access time
t <sub>a(G)</sub>	t <sub>a(OE)</sub>	Output enable access time
t <sub>a(PR)</sub>		Data access time after program
t <sub>a(RAS)</sub>		Row address strobe access time
t <sub>a(S)</sub>	ta(cs)	Chip select access time
t <sub>c</sub>		Cycle time
t <sub>cR</sub>	t <sub>C(RD)</sub>	Read cycle time-the time interval between the start of a read cylce and the start of the next cycle
t <sub>crf</sub>	t <sub>c(REF)</sub>	Refresh cycle time-the time interval between successive signals that are intended to restore the level in a dynamic memory cell to its original level
t <sub>CPG</sub>	t <sub>C(PG)</sub>	Page-mode cycle time
t <sub>crmw</sub>	t <sub>c(RMR)</sub>	Read-modify-write cycle time-the time interval between the start of a cycle in which the memory is read and new data is entered, and the start of
		the next cycle
tcw	t <sub>c(wr)</sub>	Write cycle time-the time interval between the start of a write cycle and the start of the next cycle



### MITSUBISHI MICROCOMPUTERS

### **SYMBOLOGY**

/	Formeraunt	Parameter defectors
ivew symbol	⊢ormer symbol	rarameter-optinition
t <sub>su(D)</sub>	t <sub>su(DA)</sub>	Data-in setup time
t <sub>su(D-E)</sub>	t <sub>su(da-ce)</sub>	Chip enable setup time before data-in
t <sub>su(D-W)</sub>	t <sub>su(da-wr`</sub>	Write setup time before data-in
t <sub>su(E)</sub>	t <sub>su(CE)</sub> ,	Chip enable setup time
t <sub>su(E-P)</sub>	t <sub>su(CE-P)</sub>	Precharge setup time before chip enable
t <sub>su(G-E)</sub>	t <sub>su(OE-CE)</sub>	Chip enable setup time before output enable
t <sub>su(P-E)</sub>	t <sub>su(P⁺CE)</sub>	Chip enable setup time before precharge
t <sub>su(PD)</sub>		Power-down setup time
t <sub>su(R)</sub>	t <sub>su(RD)</sub>	Read setup time
t <sub>su(R-CAS)</sub>	t <sub>su(RA-CAS)</sub>	Column address strobe setup time before read
t <sub>su (RA-CAS)</sub>		Column address strobe setup time before row address
t <sub>su(s)</sub>	t <sub>su(CS)</sub>	Chip select setup time
t <sub>su(s-w)</sub>	t <sub>su(cs-wr)</sub>	Write setup time before chip select
t <sub>su(w)</sub>	t <sub>su(wR)</sub>	Write setup time
t <sub>THL</sub>		High-level to low-level transition time the time interval between specified reference points on the edge of the output pulse when the output is going to the low (high) level and when a specified input signal is applied through a specified network and
t <sub>TLH</sub>		Low-level- to high-level transition time the output is loaded by another specified network
t <sub>v(A)</sub>	t <sub>dv(AD)</sub>	Data valid time after address
t <sub>v(E)</sub>	t <sub>dv(CE)</sub>	Data valid time after chip enable
t <sub>v(E)PR</sub>	t <sub>v(CE)PR</sub>	Data valid time after chip enable in program mode
t <sub>v(G)</sub>	t <sub>v(OE)</sub>	Data valid time after output enable
t <sub>v(PR)</sub>		Data valid time after program
t <sub>v(S)</sub>	t <sub>v(CS)</sub>	Data valid time after chip select
t <sub>w</sub>		Pulse width (pulse duration) the time interval between specified reference points on the leading and training edges of the waveforms
t <sub>w(E)</sub>	t <sub>w(CE)</sub>	Chip enable pulse width
t <sub>w(EH)</sub>	t <sub>w(CEH)</sub>	Chip enable high pulse width
tw(EL)	t <sub>w(EL)</sub>	Chip enable low pulse width
t <sub>w(PR)</sub>		Program pulse width
<sup>L</sup> W(R)	<sup>L</sup> w(RD) <sup>+</sup>	
<sup>t</sup> w(s) ↓	<sup>L</sup> w(CS)	Chip select puise wrath
<sup>L</sup> W(W)	<sup>t</sup> w(WR)	Clock pulse width
$w(\phi)$		
Topr		
Teta		
VBB		
Vec		
Vpp		
VGG		V <sub>GG</sub> supply voltage
V		Input voltage
VIH		High-level input voltage-the value of the permitted high-state voltage at the input
VIL		Low-level input voltage-the value of the permitted low-state voltage at the input
vo		Output voltage
V <sub>OH</sub>		High-level output voltage—the value of the guaranteed high-state voltage range at the output
VOL		Low-level output voltage-the value of the guaranteed low-state voltage range at the output
Vss	i	V <sub>SS</sub> supply voltage
1	1	





Fig.1 FLOW CHART OF QUALITY ASSURANCE SYSTEM



### **3 RELIABILITY TEST RESULTS**

The reliability test results for Mitsubishi Single-chip 8-bit Microcomputers are shown in Table 2, Table 3 and Table 4. Table 2 shows the result of endurance tests of steady-state operation life and high temperature storage life test for rep<sub>7</sub> resentative types of Single-chip 8-bit Microcomputers, MELPS 740, MELPS 8-48, MELPS 8-41, and Peripheral LSIs. From Table 2, the combined failure rate of Mitsubishi Single-chip 8-bit Microcomputers is calculated 0.16% /1000hours at 125  $^\circ\!\!\!C$  ambient temperature operation.

Table 3 shows the result of environment test of temperature cycling, high temperature/high humidity and pressure cooker test for the same type of products as of endurance tests. Table 4 shows the results of mechanical tests for representative products of various package types.

	Table 2	ENDURANC	E TEST RESULTS
--	---------	----------	----------------

Test	Sorian	Type Number	Test C	Condition Number of Device Hours		Number of	
Test	Series	Type Number	T <sub>a</sub> (℃)	$V_{CC}(volt)$	Samples	(Hours)	Failures
High Temperature	MELPS 740	M50740-XXXSP	125	7	1084	1,816,000	4
Operation Life		M50743-XXXSP		6	36	36,000	0
		M50744-XXXSP		7	132	180,000	0
		M50745-XXXFP		6	48	96,000	0
		M50747-XXXSP		7	480	732, 000	2
		M50753-XXXFP		6	48	48,000	0
		M50754-XXXSP		6	120	186,000	0
		M50757-XXXSP		6	48	48,000	0
		M50931-XXXFP		6	48	72,000	0
		M50943-XXXFP		6	36	36,000	0
		M50950-XXXSP		6	36	72,000	0
		M50734SP		6	84	132,000	0
		M50747ES	125	7	38	38,000	- 0
		M50747E-XXXSP		7	140	280,000	1
	MELPS 8-48	M5L8049-XXXP	125	5.5	66	66,000	0
		M5L8050H-XXXP		5.5	72	72,000	0
		M5M80C49-XXXP		5.5	170	170,000	0
1	MELPS 8-41	M5L8041A-XXXP	125	5.5	44	44,000	0
		M5L8042-XXXP		5.5	88	88,000	0
	Peripheral	M5L8243P	125	5.5	44	44,000	0
		M5M82C43P		5.5	66	66,000	0
High Temperature	MELPS 740	M50740-XXXSP	150	_	448	448,000	0
Storage Life		M50744-XXXSP			120	120,000	0
		M50747-XXXSP			360	720,000	0
		M50753-XXXFP			32	32,000	<b>0</b>
		M50754-XXXSP			60	60,000	0
		M50931-XXXFP			32	32,000	0
		M50943-XXXFP			22	22,000	0
		M50734SP			48	48,000	0
		M50747ES	250	_	44	44,000	0
		M50747E-XXXSP	175		66	66,000	0
	MELPS 8-48	M5L8049-XXXP	150	_	66	66,000	0
	1	M5L8050H-XXXP		1	66	66,000	0
		M5M80C49-XXXP			88	88,000	0
	MELPS 8-41	M5L8041A-XXXP	150	_	44	44,000	0
		M5L8042-XXXP			88	88,000	0
1	Peripheral	M5L8243P	150	-	44	44,000	0
		M5M82C43P			66	66,000	0
Low Temperature	MELPS 740	M50740-XXXSP	-55	5.5	48	44,000	0
Storage Life		M50744-XXXSP		5.5	36	36,000	0
		M50747-XXXSP		5.5	36	36,000	0
]					22	22,000	0
		M50753-XXXSP		5.5	36	36,000	0
		M50757-XXXSP		5.5	48	48,000	0
		M50950-XXXSP		5.5	24	24,000	0
		M50734SP	1	-	22	44,000	0
		M50747E-XXXSP	-55	5.5	44	44,000	0
	MELPS 8-48	M5L8049-XXXP	-55	-	22	22.000	0
		M5M80C49-XXXP			22	22,000	0
	MELPS 8-41	M5L8042-XXXP	-55	-	22	22,000	0
L <del>a</del>					<u></u>	,000	



			1	Number of	Numb	per of Fa	ulures
Test	Series	Type Number	Test Condition	Samples	10Cycles	100Cycles	500Cycles
Temperature Cycling	MELPS 740	M50740-XXXSP	—65℃, 30mın	220	0	0	1
		M50743-XXXSP	150°C, 30min	38	0	0	0
		M50744-XXXSP		120	0	0	0
	-	M50745-XXXFP		38	0	0	0
		M50747-XXXSP		400	0	0	0
		M50747-XXXFP	/	38	0	0	0
		M50753-XXXFP		38	0	0	0
		M50754-XXXSP		88	0	0	0
		M50754-XXXFP		96	0	0	0
		M50931-XXXFP		38	0	0	0
		M50734SP		72	0	0	0
		M50747ES	—65℃, 30min	38	0	0	0
		M50747E-XXXSP	150℃, 30min	38	0	0	0
	MELPS 8-48	M5L8049-XXXP	-65℃, 30min	88	0	0	0
		M5L8050H-XXXP	150°C, 30min	76	0	0	0
		M5M80C49-XXXP		220	0	0	0
		M5MC49-XXXFP		50	0	0	0
	MELPS 8-41	M5L8041A-XXXP	-65℃, 30min	82	0	0	0
		M5L8042-XXXP	150℃, 30mın	50	0	0	0
	Peripheral	M5L8243P	—65℃, 30min	38	0	0	0
		M5M82C43P	150℃, 30min	38	0	0	0





Fig.7 Enlarged micrograph of corroded Aluminum bonding pad



Fig.8 Cl distribution on corroded Aluminum bonding pad

(3) Destructive Failure by Electrical Overstress Surge voltage marginal tests have been performed to reproduce the electrical overstress failure in field uses. Figure 9 and Figure 10 are an example of failure observed by surge voltage test. The trace of destruction is verified as the aluminum bridge by X ray micro analysis.



Fig.9 Micrograph of surge voltage destruction



Fig.10 Aluminum trace of destructive spot

#### (4) Aluminum Electromigration

Figure 11 shows an open circuit of aluminum metallization in high current density region caused by accelerated operation life test. This failure is due to aluminum electromigration. Voids and hillock have been formed in aluminum metallization by high current density operation.



Fig.11 Voids and hillocks formation by Aluminum electromigration

#### **5 SUMMARY**

The Mitsubishi quality assurance system and examples of reliability control have been discussed. Customer's interest and requirement for high reliable IC & LSI are increasing significantly. To satisfy customer's expectancy. Mitsubishi as an IC vendor, would like to make perpetual efforts in the following areas.

- Emphasis on built-in reliability at design stage and reliability evaluation to investigate latent failure modes and acceleration factors.
- (2) Execution of periodical endurance, environment and mechanical test to verify reliability target and realize higher reliability.
- (3) Focus on development of advanced failure analysis techniques. Detail failure analysis, intensive corrective action, and quick response to customer's analysis request.
- (4) Collection of customer's quality data in qualification, incoming inspection, production and field use to improve PPM, fraction defective and FIT, failure rate.

Mitsubishi would highly appreciate if the customer would provide quality and reliability data of incoming inspection or field failure rate essential to verify and improve the quality/ reliability of IC & LSI.



} . .

• 

### SERIES MELPS 8-48 MICROCOMPUTERS

### FUNCTION OF SERIES MELPS 8-48 MICROCOMPUTERS

### M5L8048-XXXP Block Diagram



### M5L8049-XXXP Block Diagram





### FUNCTION OF SERIES MELPS 8-48 MICROCOMPUTERS

### BASIC FUNCTION BLOCKS Program Memory (ROM)

The M5L8048-XXXP contain 1024 bytes of ROM. The M5L8049-XXXP contains 2048 bytes of ROM. The program for the users application is stored in this ROM. Addresses 0, 3, 7 of the ROM are reserved for special functions. Table 1 shows the meaning and function of these three special addresses.

#### Table 1 Reserved, defined addresses and their meanings and functions

Address	Meaning and function
0	The first instruction executed after a system reset
3	The first instruction executed after an external interrupt is accepted.
7	The first instruction executed after a timer interrupt is accepted.

The ROM can be used to store constants and other 8-bit fixed data in addition to the program. Instructions such as MOVP A, @A and MOVP3 A, @A can be used to access the constants and data. The data could be in the form of tables, and can be easily looked up.

#### Data Memory (RAM)

The M5L8048-XXXP and M5L8748S contain 64 bytes of RAM. The M5L8049-XXXP contains 128 bytes of RAM. The RAM is used for data storage and manipulation and is divided into sections for more efficient processing. Addresses  $0\sim7$  and  $24\sim31$  form two banks of general purpose registers that can be directly addressed. Addresses  $0\sim7$  compose bank 0 and are numbered R $0\sim$ R7. Addresses  $24\sim31$  compose bank 1 and are also numbered R $0\sim$ R7. Only one bank is active at a time. The instructions SEL RB0 and SEL RB1 are used to select the working bank. Fig. 1 shows the division of the RAM and its mapping.

Addresses  $8\sim 23$  compose an 8-level program counter stack. The details for using the stack will be found in the "Program Counter and Stack" section. Please refer to that section for details.

The remaining section, addresses 32 and above, must be accessed indirectly using the general-purpose registers R0 or R1. Of course all addresses can be indirectly addressed using the general-purpose registers R0 and R1. A good practice to simplify programming is to reserve general-purpose register bank 0 for use of the main program and register bank 1 for interrupt programs. For example if register bank 0 (addressed  $0\sim7$ ) is reserved for processing data by the main program, when an interrupt is accepted the first instruction would be to switch the working registers from bank 0 to bank 1. This would save the data of the main program (addresses  $0\sim7$ ). The interrupt program can then freely use register bank1 (addresses  $24\sim31$ ) without destroying or altering data of the main program. When the interrupt processing is complete and control is returned to the main program by the RETR instruction, register bank 0 (in this example) is automatically restored as the working register bank at the same time the main program counter is restored.

Addresses  $0^{-31}$  have special functions, but when not all of the registers are required, the ones not needed can be used for general storage. This includes both banks of general-purpose registers and the stack.



Fig. 4 Data memory (RAM)

#### PROGRAM COUNTER (PC) AND STACK (SK)

The Series MELPS8-48 program counter is composed of a 12-bit binary counter as shown in Fig. 5. The low-order 10 bits can address 1024 bytes of memory. When the high-order 2 bits are zero, the internal, on chip memory is accessed. The high-order 2 bits can have the values  $1\sim3$ , which allows the user to add up to three banks of 1024 bytes. The program counter can address up to 4096 bytes of memory.



### **SERIES MELPS 8-48 MICROCOMPUTERS**

#### FUNCTION OF SERIES MELPS 8-48 MICROCOMPUTERS

### **I/O PORTS**

The Series MELPS8-48 has three 8-bit ports, which are called data bus, port 1 and port 2.

#### Port 1 and Port 2

Ports 1 and 2 and both 8-bit ports with identical properties. The output data of these ports are retained and do not change until another output is loaded into them. When used as inputs the input data is not retained so the input signals must be maintained until an input instruction is executed and completed.

Ports 1 and 2 so-called quasi-bidirectional ports have a special circuit configuration to accomplish this. The special circuit is shown in Fig. 8. All terminals of ports 1 and 2 can be used for input or output.



Fig. 8 I/O ports 1 and 2 circuit

Internal on chip pull-up resistors are provided for all the ports. Through the use of pull-up resistors, TTL standard high-level or low-level signals can be supplied. Therefore each terminal can be used for both input and output. To shorten switching time from low-level to high-level, when 1s are output, a device of about  $5k\Omega$  or lower is inserted for a short time (about 500ns when using a 6MHz crystal oscillator).

A port used for input must output all 1s before it reads the data from the input terminal. After resetting, a port is set to an input port and remains in this state, therefore it is not necessary to output all 1s if it is to be used for input. In short a port being used for output must output 1s before it can be used for input.

The individual terminals of quasi-bidirectional ports can be used for input or output. Therefore some terminals can be in the input mode while the remaining terminals of a port are in the output mode. This capability of ports 1 and 2 is convenient for inputting or outputting 1-bit or data with few bits. The logical instructions ANL and ORL can easily be used to manipulate the input or output of these ports.

#### Data Bus (Port 0)

The data bus is an 8-bit bidirectional port, which is used with I/O strobed signals. When the data bus is used for output the output data is latched, but if it is used for input the data is not latched. Unlike ports 1 and 2, which can have individual terminals in the input or output mode, all terminals of the data bus are in the input or output mode.

When the data bus is used as a static port the OUTL instruction can be used to output data and the INS instruction to input data. Strobe pulse  $\overline{RD}$  is generated while the INS instruction is being executed or  $\overline{WR}$  while OUTL is being executed.

The data bus read/write using MOVX instructions, but then the data bus is a bidirectional port. To write into the data bus a  $\overline{WR}$  signal is generated and the data is valid when  $\overline{WR}$  goes high. When reading from the data bus, an  $\overline{RD}$  signal is generated. The input levels must be maintained until  $\overline{RD}$  goes high. When the data bus is not reading/writing, it is in the high-impedance state.

## CONDITIONAL JUMPS USING TERMINALS T\_0, T\_1 and $\overline{\text{INT}}$

Conditional jump instructions are used to alter program depending on internal and external conditions (states). Details of the jump instructions for the Series MELPS8-48 can be found in the section on machine instructions.

The input signal status of  $T_0$ ,  $T_1$  and  $\overline{INT}$  can be checked by the conditional jump instructions. These input terminals, through conditional jump instructions such as JTO and JNTO, can be used to control a program. Programs and processing time can be reduced by being able to test data in input terminal rather than reading the data into a register and then testing it in the register.

Terminal  $T_0$ ,  $T_1$  and  $\overline{INT}$  have other functions and uses that are not related to conditional jump instructions. The details of these other functions and uses can be found in the section on terminal functions.



### FUNCTION OF SERIES MELPS 8-48 MICROCOMPUTERS

The STRT T instruction is used to change the counter to a timer. The internal clock signal becomes the input to the timer. The internal clock is 1/32 of 400kHz (when using 6MHz crystal) or 12.5kHz. The timer is therefore counted up every  $80\mu$ s. Fig. 9 shows the timer/event counter.

The counter can be initialized by executing an MOV T, A instruction. The timer can be used to measure  $80\mu s \sim 20ms$  in multiples of  $80\mu s$ . When it is necessary to measure over 20ms (maximum count  $256\times80\mu s$ ) of delay time the number of overflows, one every 20ms, can be counted by the program. To measure times of less than  $80\mu s$ ; external clock pulses can be input through T<sub>1</sub> while the counter is in the event counter mode. Every third (or more) ALE signal can be used instead of an external clock.

#### CRYS-1/15 1/32 TAL CONDITIONA ACCUMU osciĩ COUNTER COUNTER LATOR JUMP LATOR STRT READ/WRITE STRT CN TIMER DETECTING OVERFLOW EDGE CYCLE OUNTER FLAG (8 BITS) STOP T INTERRUPT ENABLE INTERRUPT REQUEST

Fig. 9 Timer/event counter

#### **SERIES MELPS8-48 CYCLE TIMING**

The output of the state counter is 1/3 the input frequency from the oscillator. When a 6MHz crystal is used for input, the output would be 2MHz (500ns). A CLK signal is generated every 500ns (one state cycle) which is used for the demarcation of each machine state. The instruction ENT0 CLK will output the CLK signal through terminal  $T_0$ . The input of the cycle counter is CLK (state cycle) and the output is an ALE signal which is generated every 5 state cycles.

Fig. 11 Shows the relationship between clock and generated cycles.

One machine cycle contains 5 states with a CLK signal for demarcation of each state. The Series MELPS8-48 instructions are executed in one machine cycle or two machine cycles. An instruction cycle can be one or two machine cycles as shown in Fig. 12.



Fig.10 Clocking cycle generation



Fig.11 Clock and generated cycle signals



Fig.12 Instruction execution timing



### MITSUBISHI MICROCOMPUTERS SERIES MELPS 8-48 MICROCOMPUTERS

#### FUNCTION OF SERIES MELPS 8-48 MICROCOMPUTERS

A type D flip-flop with preset and reset terminals, as shown in Fig. 11, is used to generate the signal for  $\overline{SS}$ . When the preset terminal goes to low-level, SS goes to high-level, which puts the CPU in RUN mode. When the preset terminal is grounded it goes to high-level. Then SS goes to lowlevel. When SS goes to low-level, the CPU stops. Then when the push-button switch is pushed, a pulse is sent to the clock terminal of the type D flip-flop which turns SS to high-level. When SS goes to high-level the CPU fetches the next instruction and begins to execute it, but then an ALE signal is sent to the reset terminal of the type D flip-flop which turns  $\overline{SS}$  to low-level. The CPU again stops as soon as execution of the current instruction is completed. When the push-button switch is again pushed, the cycle is repeated and the CPU is in single-step operation as shown in Fig. 12. While the CPU is stopped in single-step operation, the data bus and the low-order 4 bits of port 2 are used to output the memory address of the next instruction to be fetched. This interferes with input and output, but essential input/output can be latched by using the rising edge of ALE as clock.

#### **Central Processing Unit (CPU)**

Central Processing Unit (CPU) is composed of an 8-bit parallel arithmetic unit, accumulator, flag flip-flop and instruction decoder. The 8-bit parallel arithmetic unit has circuitry to perform the four basic arithmetic operations (plus, minus, multiply and divide) as well as logical operations such as AND and OR. The flag flip-flop is used to indicate status such as carry and zero. The accumulator contains one of the operations and the result is usually retained in the accumulator.



Fig. 15 CPU operation in single-step mode

### MITSUBISHI MICROCOMPUTERS SERIES MELPS 8-48 MICROCOMPUTERS

### FUNCTION OF SERIES MELPS 8-48 MICROCOMPUTERS

Item	Mnemonic	Instruction code	, Uaua	ytes	/cles	Function	E	ffect carry	ed	- Description
Type		D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0	decimal	8	G		с	AC	Note	
	ANL A, ≭n	0 1 0 1 0 0 1 1 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	53 n	2	2	$(\mathbf{A}) \leftarrow (\mathbf{A}) \wedge \mathbf{n}$				The logical product of the contents of regis- ter A and data n, is stored in register A
	ANL A, Rr	0 1 0 1 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	58 + r	1	1	$(A) \leftarrow (A) \land (Rr)$ r = 0 ~ 7				The logical product of the contents of register A and the contents of register $R_{r,}$ is stored in register A
	ANL A, @Rr	0101 000 r <sub>0</sub>	50 + r	1	1	$(A) \leftarrow (A) \land (M(R_{\Gamma}))$ r = 0 ~ 1				The logical product of the contents of register A and the contents of memory loca- tion, of the current page, whose address is in register R <sub>r</sub> , is stored in register A
	ORL A, ≍n	0 1 0 0 0 0 1 1 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	4 3 n	2	2	(A) ← (A) Vn				The log-cal sum of the contents of register A and data n, is stored in register A
	ORL A, Rr	0 1 0 0 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	4 8 + r	1	1	$(A) \leftarrow (A) \lor (Rr)$ r = 0 ~ 7				The logical sum of the contents of register A and the contents of register ${\sf R}_r$ is stored in register A
	ORL A, @Rr	0100 000r <sub>0</sub>	4 0 + r	1	1	$(\mathbf{A}) \leftarrow (\mathbf{A}) \vee (\mathbf{M}(\mathbf{Rr}))$ r = 0 ~ 1				The logical sum of the contents of register A and the contents of memory location, of the current page, whose address is in register $R_{\rm r}$ , is stored in register A
	XRL A, ¤n	1 1 0 1 0 0 1 1 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	D 3 n	2	2	(A)←(A) <del>V</del> n				The exclusive OR of the contents of register A and data n, is stored in register A
netic	XRL A, Rr	1 1 0 1 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	D 8 + r	1	1	$(A) \leftarrow (A) \forall (Rr)$ r = 1 ~ 7				The exclusive OR of the contents of register A and the contents of register $R_{\rm r}$ is stored in register A
Arithr	XRL A, @Rr	1101 000 r <sub>0</sub>	D 0 + r	1	1	$(A) \leftarrow (A) \forall (M(Rr))$ r = 0 ~ 1				The exclusive OR of the contents of register A and the contents of memory location, of the current page, whose address is in register $R_r$ , is stored in register A
	INC A	00010111	17	1	1	(A) ← (A) + 1				Increments the contents of register A by 1 The result is stored in register A, and the car- ries are unchanged
	DEC A	0000 0111	07	1	1	$(\mathbf{A}) \leftarrow (\mathbf{A}) - 1$				Decrements the contents of register A by 1 The result is stored in register A, and the car- ries are unchanged
	CLR A	00100111	27	1	1	(A) ← 0				Clears the contents of register A, resets to $\bar{0}$
	CPL A	00110111	37	1	1	$(\overline{A}) \leftarrow (\overline{\overline{A}})$				Forms 1's complement of register A, and stores it in register A
	DA A	0101 0111	57	1	1	(A) ← (A) 10 Hexadecimal	0	0	1	The contents of register A is converted to binary coded decimal notion, and it is stored in register A If the contents of register A are more than 99 the carry flags are set to 1 otherwise they are credit to 0
	SWAP A	0100 0111	4 7	1	1	$(A_4 - A_7) \longleftrightarrow (A_0 - A_3)$				Exchanges the contents of bits 0~3 of regis- ter A with the contents of bits 4~7 of regis- ter A
	RL A	1 1 1 0 0 1 1 1	E 7	1	1	$(A_{n+1}) \leftarrow (A_n)$ $(A_0) \leftarrow (A_7) \qquad n = 0 \sim 6$				Shifts the contents of register A left one bit $A_7$ the MSB is rotated to $A_0$ the LSB
	RLC A	1111 0111	F7	1	1	$ \begin{array}{l} (A_{n+1}) \leftarrow (A_{n}) \\ (A_{0}) \leftarrow (C) \\ (C) \leftarrow (A_{7})  n = 0 \sim 6 \end{array} $	0			Shifts the contents of register A left one bit $A_7$ the MSB is shifted to the carry flag and the carry flag is shifted to $A_0$ the LSB
	RR A	01110111	77	1	1	$(A_n) \leftarrow (A_{n+1})$ $(A_7) \leftarrow (A_0)  n = 0 \sim 6$				Shifts the contents of register A right one bit $A_0$ the LSB is rotated to $A_7$ the MSB
	RRC A	01100111	67	1	1	$\begin{array}{l} (A_n) \leftarrow (A_{n+1}) \\ (A_7) \leftarrow (C) \\ (C) \leftarrow (A_0)  n = 0 \sim 6 \end{array}$	0			Shifts the contents of register A right one bit $A_0$ the LSB is shifted to the carry flag and the carry flag is shifted to $A_7$ the MSB
metic	INC Br	0 0 0 1 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	18 + r	1	1	$(Rr) \leftarrow (Rr) + 1$ r = 0 ~ 7				Increments the contents of register $R_r$ by 1. The result is stored in register $R_r$ and the carries are unchanged
ster anithi	INC @Rr	0001000r <sub>0</sub>	10 + r	1	1	$(M(Rr)) \leftarrow (M(Rr)) + 1$ r = 0 ~ 1				Increments the contents of the memory location, of the current page, whose address is in register $R_r$ by 1. Register $R_r$ uses bit $0{\sim}5$
Regi	DEC Rr	1 1 0 0 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	C 8 + r	1	1	$(\mathbf{Rr}) \leftarrow (\mathbf{Rr}) - 1$ $\mathbf{r} = 0 \sim 7$				Decrements the contents of register $R_r$ by 1. The result is stored in register $R_r$ and the carries are unchanged.



### MITSUBISHI MICROCOMPUTERS SERIES MELPS 8-48 MICROCOMPUTERS

### FUNCTION OF SERIES MELPS 8-48 MICROCOMPUTERS

ltem				ffort	ad 1							
	Mnemonic	Instruction coo	e	tes	cles	Function	с 	carry		carry		Description
Туре		D7 D6 D5 D4 D3 D2 D1 D	Hexa- decimal	By	Ś		с	AC	Note	·		
call	CALL m	m <sub>10</sub> m <sub>9</sub> m <sub>8</sub> 1 0 1 0 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m	1 4 + (m <sub>8</sub> ⊸m <sub>10</sub> ) ×2 m	2	2	$\begin{array}{l} ((SP)) \leftarrow (PC) \ (PSW_4 \sim PSW_7) \\ (SP) \ \leftarrow (SP) + 1 \\ (PC_{0-10}) \leftarrow m \\ (PC_{11}) \leftarrow MBF \end{array}$				Calls subroutine from address m. The program counter and the 4 high-order bits of the PSW are stored in the address indicated by the stack pointer (SP). The SP is incremented by 1 and m is transferred to $PC_{10} \sim PC_{10}$ and the MBF is transferred to $PC_{11}$ .		
Subroutine	RET	1000 0011	83	1	2	(SP) ← (SP)-1 (PC) ← ((SP))				The SP is decremented by 1 The program counter is restored to the saved setting in the stack indicated by the stack pointer The PSW is not changed and interrupt dis- abled is maintained		
	RETR	10010011	93	1	2	(SP) ← (SP) – 1 (PC) (PSW₄~PSW7) ← ((SP))				The SP is decremented by 1 The program counter and the 4 high-order bits of the PSW are restored with the saved data in the stack indicated by the stack pointer. The interrupt becomes enabled after the execu- tion is completed.		
	IN A, Pp	0000 10p1p	08 + P	1	2	$(A) \leftarrow (Pp)$ $p = 1 \sim 2$				. Loads the contents of $P_{p}$ to register A		
	OUTL Pp, A	0011 10P1Pc	38 + p	1	2	$(P_p) \leftarrow (A)$ $p = 1 \sim 2$				Output latches the contents of register A to $P_p$		
	ANL Pp, ♯n	1001 10P1P n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n	98 98 p n	2	2	$(Pp) \leftarrow (Pp) \land n$ $p = 1 \sim 2$				Logical ANDs the contents of $P_p$ and data n Outputs the result to $P_p$		
	ORL Pp, ♯n	1000 10 р <sub>1</sub> р <sub>0</sub> n <sub>7</sub> n <sub>8</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n	88 + p n	2	2	(Pp)←(Pp)∨n p=1~2				Logical ORs the contents of $P_{p}$ and data n Outputs the result to $P_{p}$		
	INS A, BUS	0000 1000	08	1	2	(A) ← (BUS)				Enters the contents of data bus (port 0) to register A		
2	OUTL BUS, A	0 0 0 0 0 0 1 0	0 2	1	2	(BUS) ← (A)				Output latches the contents of register A data to data bus (port 0)		
tput cont	ANL BUS, ♯n	1001 1000 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n	98 n	2	2	(BUS) ← (BUS) ∧ n				Logical ANDs the contents of data bus (port 0) and data n. Outputs the result to data bus (port 0)		
Input/Ou	ORL BUS, ♯n	1 0 0 0 1 0 0 0 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n	88 n	2	2	(BUS) ← (BUS) V n				Logical ORs the contents of data bus (port 0) and data n Outputs the result to data bus (port 0)		
	MOVD A, Pp	0000 1 1 Pipi	O C + P1P0	1	2	$(A_0 \sim A_3) \leftarrow (Pp_0 \sim Pp_3)$ $(A_4 \sim A_7) \leftarrow 0  p = 4 - 7$				Inputs the contents of P <sub>p</sub> to the low-order 4 bits of register A and inputs 0 for multi- plying 8243 potts a P		
	MOVD Pp, A	0011 11P1P	3 C + P1Po	1	2	$(Pp_0 \sim Pp_3) \leftarrow (A_0 \sim A_3)$ p = 4 ~ 7				Outputs the low-order 4 bits of register A to $P_p$ dence to $p_2$ ,		
	ANLD Pp, A	1001 11p <sub>1</sub> p <sub>0</sub>	9 C + P1P0	1	2	$(Pp_0 \sim Pp_3) \leftarrow (Pp_0 \sim Pp_3) \land (A_0 \sim A_3)$ $p = 4 \sim 7$				Logical ANDs the 4 low- order bits of register A and the contents of P <sub>p</sub> $P_p$ contains the result P <sub>1</sub> is shown below P <sub>p</sub> P <sub>p</sub> P <sub>p</sub> P <sub>p</sub> P <sub>p</sub> P <sub>p</sub> = 00 P5 $p_1p_2 = 01$ P6 $p_1p_2 = 10$		
	ORLD Pp, A	1000 11p <sub>1</sub> p	8 C + P1Po	1	2	$(Pp_0 \sim Pp_3) \leftarrow (Pp_0 \sim Pp_3) \lor (A_0 \sim A_3)$ $p = 4 \sim 7$				Logical ORs the 4 low- order bits of register A and the contents of P <sub>p</sub> P <sub>p</sub> contains the result $P7 = p_1p_2 = 11$		



.

### SERIES MELPS 8-48 MICROCOMPUTERS

### FUNCTION OF SERIES MELPS 8-48 MICROCOMPUTERS

Item	D	etails of execution
RESET input low level	TF(Timer Flag) ← 0	
	TIRF(Timer INT Request FF) ← 0	
	TCNTF(Timer INT Enable FF) ← 0	
	INTE(External INT Enable FF) ← 0	
	IFF(INT Enable FF) ← 1	
JTF execution	TF(Timer Flag) ← 0	
Timer/event counter	TF(Timer Flag) ← 1	L
overflow	When TIRF(Timer INT Request FF) ← 1	TCNTF(Timer INT Enable FF) = 1
EN TCNTI execution	TCNTF(Timer INT Enable FF) ← 1	
DIS TCNTI execution	TCNTF(Timer INT Enable FF) ← 0	
EN I execution	INTF(External INT Enable FF) ← 1	
DIS I execution	INTF(External INT Enable FF) ← 0	
RETR execution	IEF(INT Enable FF) ← 1	

Symbol	Meaning	Symbol	Meaning
Α	8-bit register (accumlator)	PC	Program counter
A <sub>0</sub> ~A <sub>3</sub>	The low-order 4 bits of the register A	PC0~PC7	The low-order 8 bits of the program counter
A4~A7	The high-order 4 bits of the register A	PC8~PC10	The high-order 3 bits of the program counter
$A_0 \sim A_n, A_{n+1}$	The bits of the register A	PSW	Program status word
b	The value of the bits 5 ${\sim}7$ of the first byte machine code		
b7b6b5	The bits 5 $\sim$ 7 of the first byte machine code	Rr	Register designator
BS	Register bank select	r	Register number
BUS	Corresponds to the port 0 (bus I/O port)	ro	The value of bit 0 of the machine code
		$r_2r_1r_0$	The value of bits 0 $\sim$ 2 of the machine code
AC	Auxiliary carry flag	S2S1S0	The value of bits 0 $\sim$ 2 of the stack pointer
С	Carry flag	SP	Stack pointer
DBB	Data bus buffer	ST4~ST7	Bits 4 $\sim$ 7 of the status register
		STS	System status
F <sub>0</sub>	Flag O	т	Timer/event counter
F1	Flag 1	To .	Test pin O
INTF	Interrupt flag	Т1	Test pin 1
IBF	Input buffer full flag	TONTE	Timer/event counter overflow interrupt flag
m	The value of the 11-bit address	TF	Timer flag
m7m6m5m4m3m2m1m0	The second byte (low-order 8 bits) machine code of the 11-bit address		
m10 m9 m8	The bits 5~7 of the first byte (high-order 3 bits)machine code of the 11-bit address	#	Symbol to indicate the immediate data
(M (A))	The content of the memory location addressed by the register A	@	Symbol to indicate the cuntent of the memory location
(M (Rr))	The content of rhe memory location addressed by the register Rr		address by the register
(Mx(Rr))	The content of the external memory location addressed by the register Br		Shows direction of data flow
MBF	Memory bank flag	$\leftrightarrow$	Exchanges the contents of data
n	The value of the immediate data	()	Contents of register, memory location or flag
n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	The immediate data of the second byte machine code	^	Logical AND
OBF	Output buffer full flag	v	Inclusive OR
		¥	Exclusive OR
p	Port number	-	Negation
гр	Port designator	0	Content of flag is set or reset after execution
P1P0	The bits of the machine code corresponding to the port number		



### MITSUBISHI MICROCOMPUTERS M5L8048-XXXP/M5L8035LP

TEST PIN 0 T<sub>0</sub> ↔ 1

CLOCK INPUT 1  $X_1 \rightarrow 2$ 

CLOCK INPUT 2  $\chi_2 \rightarrow 3$ 

RESET INPUT RESET -

INTERRUPT INT -> 6

READ RD + 8

ALE ← 11

 $D_0 \leftrightarrow 12$ 

D1 ++ 13 D<sub>2</sub> ↔ 14

D<sub>3</sub> ↔ 15

D₄ ↔ 16

 $D_6 \leftrightarrow 18$ 

20

D₅ ↔ 17

D7 + 19

(0V) V<sub>SS</sub>

SINGLE-STEP INPUT SS --- 5

EXTERNAL ACCESS EA → 7

PROGRAM PSEN ← 9 STORE ENABLE WRITE WR ← 10

DATA BUS

ADDRESS

FUNCTION

SINGLE-CHIP 8-BIT MICROCOMPUTER

M5L8048-XXXF

40

38 ↔ P2<sub>7</sub> 37 ↔ P2<sub>6</sub>

36 ↔ P25

35 ↔ P2₄

34 ↔ P17

33 ↔ P1<sub>6</sub>

32 ↔ P15

31 ↔ P1₄

30 ↔ P1<sub>3</sub>

29 ↔ P12 28 ↔ P1<sub>1</sub> 27 ↔ P1₀

24 ↔ P2<sub>3</sub>

23 ↔ P2<sub>2</sub>

22 ++ P21

21 ++ P20

 $V_{DD}$  (5V)

 $20 \rightarrow PROG EXTERNAL$   $24 \leftrightarrow P2_{3} CONTROL$ 

26

 $V_{CC}$  (5V)

39 ← T<sub>1</sub> TEST PIN 1

I/O PORT 2

I/O PORT 1

OUTPUT

I/O PORT 2

PIN CONFIGURATION (TOP VIEW)

### DESCRIPTION

The M5L8048-XXXP and M5L8035LP are 8-bit parallel microcomputer fabricated on a single chip using highspeed N-channel silicon-gate ED-MOS technology.

M5L8048-XXXP	Built-in ROM (1K bytes)
M5L8035LP	External ROM

#### **FEATURES**

- Single 5V power supply
- Instruction cycle ..... 2.5µs (min) 1-byte instructions: 68 2-byte instructions: 28 . Direct addressing ..... up to 4096 bytes (for M5L8048-XXXP only) Internal RAM ..... 64 bytes
- Built-in timer/event counter ..... 8 bits
- Easily expandable Memory and I/O
- External and timer/event counter interrupt . 1 level each
- Low power standby mode
- Interchangeable with i8048 and i8035L in pin configuration and electrical characteristics

### APPLICATION

• Control processor or CPU for a wide variety of applications

The M5L8048-XXXP and M5L8035LP are integrated 8-bit CPU, with memory (ROM, RAM) and timer/event counter interrupt all contained on a single chip.

Outline 40P4





### SINGLE-CHIP 8-BIT MICROCOMPUTER

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
Vcc	Supply voltage		-0.5~7	V
V <sub>DD</sub>	Supply voltage	1	$-0.5 \sim 7$	V
Vi	Input voltage	With respect to V <sub>SS</sub>	-0.5-7	V
Vo	Output voltage		$-0.5 \sim 7$	V
Pd	Power dissipation	Ta=25℃	1.5	w
Topr	Operating free-air temperature range		-20~75	°C
Tstg	Storage temperature range		$-65 \sim 150$	ΰ

### **RECOMMENDED OPERATING CONDITIONS** ( $Ta = -20 \sim 75 \degree$ , unless otherwise noted)

Symbol	Parameter		Linut		
Symbol		Min	Nom	Max	Unit
Vcc	Supply voltage	4.5	5	5.5	V
V <sub>DD</sub>	Supply voltage	4.5	5	5.5	V
Vss	Supply voltage		0	,	V
V <sub>IH1</sub>	High-level input voltage, except X1, X2 and $\overline{\text{RESET}}$	2		Vcc	V
V <sub>IH2</sub>	High-level input voltage, except X1, X2 and RESET	3.8		Vcc	v
VIL	Low-level input voltage	-0.5		0.8	v

### **ELECTRICAL CHARACTERISTICS** ( $Ta = -20 \sim 75 \text{ °C}$ , $V_{CC} = V_{DD} = 5V \pm 10\%$ , $V_{SS} = 0V$ , unless otherwise noted)

Cumbal	Parameter	Test send tions		1 last		
Symbol		lest conditions	Min	Тур	Max	Unit
V <sub>OL1</sub>	Low-level output voltage, BUS, RD, WR, PSEN, ALE	IOL=2mA			0.45	V
V <sub>OL2</sub>	Low-level output voltage, except the above and PROG	I <sub>OL</sub> =1.6mA			0.45	V
V <sub>OL3</sub>	Low-level output voltage, PROG	I <sub>OL</sub> =1mA			0.45	V
V <sub>OH1</sub>	High-level output voltage, BUS, RD, WR, PSEN, ALE	I <sub>OH</sub> =-100 μA	2.4			V
V <sub>OH2</sub>	High-level output voltage, except the above	$I_{OH} = -50 \mu A$	2.4			V
l <sub>1</sub>	Input leak current, T1, INT	V <sub>SS</sub> ≦V <sub>IN</sub> ≦V <sub>CC</sub>	- 10		10	μA
loz	Output leak current, BUS, T0 high-impedance state	$V_{SS} + 0.45 \le V_{IN} \le V_{CC}$	- 10		10	μA
I <sub>LI1</sub>	Input current during low-level input, port	V <sub>IL</sub> =0.8V		-0.2		mA
I <sub>LI2</sub>	Input current during low-level input, RESET, SS	V <sub>IL</sub> =0.8V		-0.05		mA
IDD	Supply current from V <sub>DD</sub>			10	20	mA
I <sub>DD</sub> +I <sub>CC</sub>	Supply current from $V_{\mbox{\scriptsize DD}}$ and $V_{\mbox{\scriptsize CC}}$			65	135	mA
,						

### TIMING REQUIREMENTS (Ta = $-20 \sim 75 \,^\circ$ C, V<sub>CC</sub> = V<sub>DD</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted)

Symbol	Parameter	Alternative				
		symbol	Min	Тур	Max	Unit
tc	Cycle time	t <sub>CY</sub>	2.5		15.0	//S
th (PSEN-D)	Data hold time after PSEN	t dr	0		200	ns
th (R-D)	Data hold time after RD	tor	0		200	ns
tsu (PSEN-D)	Data setup time after PSEN	t rd			500	ns
tsu (R-D)	Data setup time after RD	t <sub>RD</sub>			500	ns_
tsu (A-D)	Data setup time after address	t ad			950	ns
t <sub>su (PROG-D)</sub>	Data setup time after PROG	t <sub>PR</sub>			810	ns
th (PROG-D)	Data hold time before PROG	t <sub>PF</sub>	0		150	ns

Note 1 The input voltage level of the input voltage is VIL=0.45V and VIH=2.4V



.

### **MITSUBISHI MICROCOMPUTERS**

M5L8049-XXXP,P-6 M5L8039P-11,P-6

SINGLE-CHIP 8-BIT MICROCOMPUTER

#### DESCRIPTION

The M5L8049-XXXP, P-6 and M5L8039P-11, P-6 are 8bit parallel microcomputers fabricated on a single chip using high-speed N-channel silicon gate ED-MOS technology.

Speed ROM Type	Internal ROM Type	External ROM Type
11 MHz Type	M5L8049-XXXP	M5L8039P-11
6 MHz Type	M5L8049-XXXP-6	M5L8039P-6

#### FEATURES

- Single 5V power supply
- Instruction cycle

11MHz	8MHz	6MHz
$1.36\mu s(min)$	$1.875\mu s(min)$	2.5µs(min)

- - 2-byte instructions: 28
- Direct addressing ...... up to 4096 bytes
- Internal RAM ......128 bytes

- Easily expandable Memory and I/O:
- Subroutine nesting ..... 8 levels
- External and timer/event counter interrupt . 1 level each
- External RAM ..... 256 bytes
- M5L8049-XXXP/M5L8039P-11, P-6 are interchangeable with i 8049/i 8039, i 8039-6 in pin configuration and electrical characteristics.



### APPLICATION

 Control processor or CPU for a wide variety of applications





### **MITSUBISHI MICROCOMPUTERS** M5L8049-XXXP,P-6

## M5L8039P-11,P-6

### SINGLE-CHIP 8-BIT MICROCOMPUTER

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
Vcc	Supply voltage		-0.5~7	V
VDD	Supply voltage		-0.5~7	V
VI	Input voltage	With respect to V <sub>SS</sub>	-0.5-7	V
Vo	Output voltage	1	-0.5-7	V
Pd	Power dissipation	Ta = 25 °C	1.5	w
Tana		M5L8049-XXXP-6 M5L8039P-6	-20~75	*
Торг	Operating free-air temperature range	M5L8049-XXXP M5L8039-11	0~70	C
Tstg	Storage temperature range		- 65 ~ 150	ĉ

### RECOMMENDED OPERATING CONDITIONS (Ta=-20~75°C, unless otherwise noted)

Symbol	Parameter		Llaut		
Symbol	rarameter	Min	Nom	Max	Onit
Vcc	Supply voltage	4.5	5	5.5	V
V <sub>DD</sub>	Supply voltage	4.5	5	5.5	V
Vss	Supply voltage		0		V
V <sub>IH1</sub>	High-level input voltage, except for $X_1, X_2, \overline{\text{RESET}}$	2		Vcc	v
V <sub>IH2</sub>	High-level input voltage, $X_1$ , $X_2$ , $\overrightarrow{\text{RESET}}$	3.8		Vcc	v
VIL	Low-level input voltage	-0.5		0.8	V

### $\label{eq:constraint} ELECTRICAL \ CHARACTERISTICS \ (T_a = -20 \sim 75 °C, V_{CC} = V_{DD} = 5V \pm 10\%, \ V_{SS} = 0V, \ unless \ otherwise \ noted \ )$

Cumbal	Parameter	Test conditions			Upit	
Symbol		lest conditions	Min	Тур	Max	Unit
V <sub>OL1</sub>	Low-level output voltage, BUS, RD, WR, PSEN, ALE	IOL=2mA			0.45	V
V <sub>OL2</sub>	Low-level output voltage, except for the above and PROG	I <sub>OL</sub> =1.6mA			0.45	V
V <sub>OL3</sub>	Low-level output voltage PROG	I <sub>OL</sub> =1mA			0.45	V
V <sub>OH1</sub>	High-level output voltage, BUS, RD, WR, PSEN, ALE	$I_{OH} = -100 \mu A$	2.4			V
V <sub>OH2</sub>	High-level output voltage, except for the above	$I_{OH} = -50/t A$	2.4			V
կ	Input leak current, T1, INT	V <sub>SS</sub> ≦V <sub>IN</sub> ≦V <sub>CC</sub>	- 10		10	μA
loz	Output leak current, BUS, TO, high-impedance state	$V_{SS}$ +0.45 $\leq$ $V_{IN}$ $\leq$ $V_{CC}$	- 10		10	μA
I <sub>LI1</sub>	Input current during low-level input, port	V <sub>I</sub> _=0.8∨		-0.2		mA
I <sub>LI2</sub>	Input current during low-level input, RESET, SS	V <sub>IL</sub> =0.8V		-0.05	```````````````````````````````````````	mA
IDD	Supply current from VDD	Ta=25℃		25	50	mA
IDD+ICC	Supply current from V <sub>DD</sub> and V <sub>CC</sub>	Ta=25℃		100	170	mA

#### TIMING REQUIREMENTS (Ta=-20~75°C, $V_{CC} = V_{DD} = 5V \pm 10\%$ . $V_{SS} = 0V$ , unless otherwise noted)

			Limits									
Symbol	Parameter _	Alternative symbol	M5 M5	L 8049-X L 8039P-	XXP <sup>11</sup> (Note 2)	M5L M5L	8049-XX 8039P-8	XP-8	M5L M5L	.8049-XX .8039P-6	XP-6	Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
to	Cycle time	t <sub>CY</sub>	1.36		15.0	1.875		15.0	2.5		15.0	μs
th (PSEN-D)	Data hold time after PSEN	t <sub>DR</sub>	0		100	0		150	0		200	ns
th <sub>(R-D)</sub>	Data hold time after RD	t <sub>DR</sub>	0		100	0		150	0		200	ns
tsu (PSEN-D)	Data setup time after PSEN	t <sub>RD</sub>			200			350			500	ns
tsu <sub>(R-D</sub>	Data setup time after RD	t <sub>RD</sub>			200			350			500	ns
tsu <sub>(A-D)</sub>	Data setup time after address	t <sub>AD</sub>			400			650			950	ns
tsu (PROG-D)	Data setup time after PROG	t <sub>PR</sub>			650			700			810	ns
th (PROG-D)	Data hold time before PROG	t <sub>PF</sub>	0		150	0		150	0		150	ns

Note 1 : The input voltage are V<sub>IL</sub>=0.45V and V<sub>IH</sub>=2.4V. 2 : T\_a=0~70 °C



### MITSUBISHI MICROCOMPUTERS M5M8050H-XXXP/M5M8040HP

### SINGLE-CHIP 8-BIT MICROCOMPUTER

### DESCRIPTION

The M5M8050H-XXXP/M5M8040HP is an 8-bit parallel microcomputer fabricated on a single chip using N-channel silicon gate ED-MOS technology.

M5M8050H-XXXP	Internal ROM Type (4K Bytes)
M5M8040HP	External ROM Type

#### FEATURES

- Single 5V power supply
- Instruction cycle ..... 1.36µs (min)
- Basic machine instructions . . . 96 (1-byte instructions: 68)
  4K-bytes memory addressing possible
- (direct addressing possible in 2K bytes memory)

- Easily expandable Memory and I/O
- External and timer/event counter interrupt, 1 level each
- Low power standby mode

#### APPLICATION

Control processor or CPU for a wide variety of applications

#### FUNCTION

The M5M8050H-XXXP/M5M8040HP is an 8-bit CPU, with memory (ROM, RAM) and timer/event counter interrupt all contained a single chip.







### MITSUBISHI MICROCOMPUTERS M5M8050H-XXXP/M5M8040HP

### SINGLE-CHIP 8-BIT MICROCOMPUTER

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
Vcc	Supply voltage		-0.5~7	V
VDD	Supply voltage		-0.5~7	V
Vi	Input voltage	With respect to VSS	-0.5-7	V
Vo	Outprit voltage		-0.5~7	V
Pd	Power dissipation	T <sub>a</sub> =25℃	1.5	W
Topr	Operating free-air temperature range		0~70	r
Tstg	Storage temperature range		$-65 \sim 150$	Ĵ

### RECOMMENDED OPERATING CONDITIONS (T $_a$ = 0 $\sim$ 70 $^{\circ}\text{C}$ , unless otherwise noted)

0.1.1	Parameter		Limits				
Symbol			Nom	Max	Unit		
V cc	Supply voltage	4.5	5	5.5	V		
V DD	Supply voltage	4.5	5	5.5	۷.		
V ss	Supply voltage		0		V		
VIH1	High-level input voltage, except X $_{1}$ , X $_{2}$ and $\overrightarrow{\text{RESET}}$	2		Vcc	v		
V i H2	High-level input voltage, $X_1, X_2$ and $\overrightarrow{RESET}$	3.8		Vcc	v		
VIL1	Low-level input voltage, except X $_1$ , X $_2$ and $\overrightarrow{\text{RESET}}$	-0.5		08	v		
VIL2	Low-level input voltage, X $_1$ , X $_2$ and RESET	-05		0.6	v		

### $\label{eq:constraint} \textbf{ELECTRICAL CHARACTERISTICS} \; (\texttt{T}_a \doteq \texttt{0} \sim 70 \, \texttt{C}, \; \texttt{V}_{CC} = \texttt{V}_{DD} = \texttt{5V} \pm 10 \, \text{\%}, \; \texttt{V}_{SS} = \texttt{0V}, \text{unless otherwise noted})$

0	Parameter	Test conditions		110.4		
, ,			Min	Тур	Max	Unit
VOL	Low-level output voltage (BUS)	IOL = 2 mA			0.45	V
V OL 1	Low-level output voltage (RD, WR, PSEN, ALE)	IOL = 1.8mA			0.45	V
VOL2	Low-level output voltage (PROG)	I <sub>OL</sub> = 1 mA			0.45	V
VOL3	Low-level output voltage (for other outputs)	I <sub>OL</sub> = <b>1.6</b> mA			0.45	V
V он	High-level output voltage (BUS)	I <sub>OH</sub> = - <b>400</b> µА	2.4			V
V OH 1	High-level output voltage (RD, WR, PSEN, ALE)	$I_{OH} = -100 \mu A$	2.4			V
V OH2	High-level output voltage (for other outputs)	I <sub>OH</sub> = - 40µА	2.4			V
11	Input leak current ( $T_1$ , $\overline{INT}$ )	V <sub>SS</sub> ≦V <sub>IN</sub> ≦V <sub>CC</sub>	- 10		10	μA
loz	Output leak current (BUS, $T_0$ ) high-impedance state	$V_{SS} + 0.45 \leq V_{IN} \leq V_{CC}$	- 10		10	μA
111	Input leak current (PORT)	$V_{SS}$ + 0.45 $\leq$ $V_{IN} \leq$ $V_{CC}$	· · · ·	- 0.2	-0.5	mA
112	Input leak current (RESET, SS)	$V_{SS}$ +0.45 $\leq$ $V_{IN}$ $\leq$ $V_{CC}$		-0.05		mA
IDD	Supply current from VDD			10	20	mA
I DD +I CC	Supply current from $V_{\mbox{\scriptsize DD}}$ and $V_{\mbox{\scriptsize CC}}$			70	140	mA



### SINGLE-CHIP 8-BIT MICROCOMPUTER

### TIMING DIAGRAM



Write to External Data Memory

٦



Instruction Fetch from External Program Memory Port 2







M5M80C 15M80C 49 49 Ĭ Þ T × × MITSUBISHI MICROCOMPUTERS XXP XX ٦ M5M80C S **M80C 39HP** ü 9 ĂΡ

SINGLE-CHIP

8-BIT

0

SOW

MICROCOMPUTER

2-34

### M5M80C49A-XXXP/M5M80C39AP M5M80C49H-XXXP/M5M80C39HP

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
Vcc	Supply voltage		V <sub>ss</sub> -0.3~7	v
V,	Input voltage		$V_{ss} = -0.3 \sim V_{cc} + 0.3$	V
Vo	Output voltage		$V_{ss} = -0.3 \sim V_{cc} + 0.3$	V
Pd	Power dissipation	T <sub>a</sub> =25℃	1.5	W
Topr	Operating free-air temperature range		-20~75	ĉ
Tstg	Storage temperature range		65~150	°C

### **RECOMMENDED OPERATING CONDITIONS** ( $T_a = -20 \sim 75^{\circ}C$ , unless otherwise noted)

			Limits						
Symbol	Parameter	M5M M5M	80C49A 80C39A	-XXXP P	M5M M5M	Unit			
		Min	Nom	Max	Min	Nom	Мах		
V <sub>cc</sub>	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
Vss	Supply voltage		0			0		V	
V <sub>IH1</sub>	High-level input voltage, except EA, RESET, X1, X2	0.7V <sub>CC</sub>		V <sub>cc</sub>	2		Vcc	V	
V <sub>IH2</sub>	High-level input voltage, EA, RESET, X1, X2	0.8V <sub>CC</sub>		V <sub>cc</sub>	3.8		V <sub>cc</sub>	V	
VIL1	Low-level input voltage, except EA, RESET, X1, X2	Vss		0.3V <sub>CC</sub>	Vss		0.8	V	
VIL2	Low-level input voltage, EA, RESET, X1, X2	Vss		0.2V <sub>cc</sub>	Vss		0.6	V	

### 

	Parameter								
Symbol		Test conditions	M5M8	30C49A-	ХХХР	M5M80C49H-XXXP			Unit
			M5M8	30C39AF	>	M5M	30C39HF	>	0
			Min	Тур	Max	Min	Тур	Max	
Vol	Low-level output voltage	I <sub>OL</sub> =2mA			0.45			0.45	v
V <sub>OH1</sub>	High-level output voltage, except P10~P17, P20~P27	I <sub>OH</sub> =-400µА	0.75V <sub>CC</sub>			2.4			v
V <sub>OH2</sub>	High-level output voltage, P10~P17, P20~P27	(Note 1)	0.75V <sub>cc</sub>			2.4			v
I <sub>I</sub>	Input current, T1, INT, SS, EA, STBY	$V_{SS} \leq V_{IN} \leq V_{CC}$	-1		1	-1		1	μA
loz	Output current, BUS, T <sub>0</sub> , high impedance state	$V_{SS}{\leq}V_{iN}{\leq}V_{CC}$	-1		1	-1		1	μA
I <sub>I1</sub>	Input current during low level, Port	$V_{IL} = V_{SS}$		-40	-100		-200	-500	μA
I <sub>12</sub>	Input current during low level, RESET, SS	V <sub>IL</sub> =V <sub>SS</sub>		-40	-100		-40	-100	μA
I <sub>CC1</sub>	Supply current	at 11MHz		5	10		5	10	mA
I <sub>CC2</sub>	Supply current during HALT	at 11MHz(Note 2)		2.5	5		2.5	5	mA
I <sub>CC3</sub>	Supply current during STAND BY	(Note 3)		1	10		1	10	μA
V <sub>CC(STB)</sub>	Stand by power supply voltage		2			2 ,			v

Note 1 :  $I_{OH} = -5\mu A (M5M80C49A-XXXP, M5M80C39AP)$ 

I<sub>OH</sub>=-40μA (M5M80C49H-XXXP, M5M80C49HP)

2 :  $\frac{BUS, T_0, T_1, EA, INT=V_{CC} \text{ or } V_{SS}}{SS, RESET, STBY=V_{CC}}$ 

 $\begin{array}{l} 3 \hspace{0.1 cm}:\hspace{0.1 cm} \underset{RESET, \hspace{0.1 cm} \overline{STBY}=V_{SS}}{\text{BESET}, \hspace{0.1 cm} \overline{STBY}=V_{SS}} \end{array}$ 



### M5M80C49A-XXXP/M5M80C39AP M5M80C49H-XXXP/M5M80C39HP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### TIMING DIAGRAM







Port 1, Port 2







Fig.3 HALT instruction timming chert (Interrupt enable)

2--40

MITSUBISHI

M5M80C **M80C4** Ö Ö Ĭ ⋗ 1 XXXP MITSUBISHI MICROCOMPUTERS XXXP /M5M80C N<sub>5</sub> **M80C** 39 39 ĬP Р Р

(J

SINGLE-CHIP

**8-BIT CMOS** 

MICROCOMPUTER
## M5M80C49A-XXXP/M5M80C39AP M5M80C49H-XXXP/M5M80C39HP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER



Fig.6 Control circuit example for standby mode









M5MC49-XXXFP/M5MC49H-XXXFP MITSUBISHI MICROCOMPUTERS

SINGLE-CHIP

8-BIT

CMOS

MICROCOMPUTER

2-44

MITSUBISHI

## MITSUBISHI MICROCOMPUTERS M5MC49-XXXFP/M5MC49H-XXXFP

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V <sub>cc</sub>	Supply voltage		V <sub>ss</sub> -0.3~7	V
V <sub>1</sub>	Input voltage		$V_{ss}$ -0.3~ $V_{cc}$ +0.3	V
Vo	Output voltage		$V_{ss}$ -0.3~ $V_{cc}$ +0.3	V
Pd	Power dissipation	T <sub>a</sub> =25°C	0.3	Ŵ
Topr	Operating free-air temperature range		-20~75	ĉ
Tstg	Storage temperature range		-65~150	ç

#### **RECOMMENDED OPERATING CONDITIONS** $(T_a = -20 \sim 75^{\circ}C, unless otherwise noted)$

			Limits								
Symbol	Parameter	M5M	C49A-X	XXFP	M5M	Unit					
		Min	Nom	Max	Min	Nom	Max				
V <sub>cc</sub>	Supply voltage	4.5	5	5.5	4.5	5	5.5	V			
Vss	Supply voltage		0			0		V			
V <sub>iH1</sub>	High-level input voltage, except EA, RESET, X1, X2	0.7V <sub>CC</sub>		Vcc	2		Vcc	v			
V <sub>IH2</sub>	High-level input voltage, EA, RESET, X1, X2	0.8V <sub>CC</sub>		Vcc	3.8		Vcc	v			
V <sub>IL1</sub>	Low-level input voltage, except EA, RESET, X1, X2	V <sub>SS</sub>		0.3V <sub>CC</sub>	Vss		0.8	v			
VIL2	Low-level input voltage, EA, RESET, X1, X2	V <sub>SS</sub>		0.2V <sub>cc</sub>	Vss		0.6	V			

#### $\label{eq:characteristics} \textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} ~ (\textbf{T}_a = -20 \sim 75 ^{\circ} \text{C}, \textbf{V}_{cc} = 5 \text{V} \pm 10\%, \textbf{V}_{ss} = 0 \text{V}, \textbf{unless otherwise noted})$

				Limits								
Symbol	Parameter	Test conditions	M5M	C49A-X	XXFP	M5M	XXFP	Unit				
			Min	Тур	Max	Min	Тур	Max				
VOL	Low-level output voltage	I <sub>OL</sub> =2mA			0.45			0.45	V			
V <sub>OH1</sub>	High-level output voltage, except P10~P17, P20~P27	I <sub>OH</sub> =-400µА	0.75V <sub>cc</sub>			2.4			v			
V <sub>OH2</sub>	High-level output voltage, P10~P17, P20~P27	(Note 1)	0.75V <sub>CC</sub>			2.4			v			
- I <sub>I</sub>	Input current, T1, INT, SS, EA, STBY	$V_{SS} \leq V_{IN} \leq V_{CC}$	-1		1	-1		1	μA			
loz	Output current, BUS, T <sub>0</sub> , high impedance state	V <sub>SS</sub> ≦V <sub>IN</sub> ≦V <sub>CC</sub>	-1		1	1		1	μA			
l <sub>l1</sub>	Input current during low level, Port	VIL=VSS		-40	-100		-200	-500	μA			
I <sub>12</sub>	Input current during low level, RESET, SS	VIL=VSS		-40	-100		-40	-100	μA			
I <sub>CC1</sub>	Supply current	at 11MHz		5	10		5	10	mA			
I <sub>CC2</sub>	Supply current during HALT	at 11MHz(Note 2)		2.5	5		2.5	5	mA			
I <sub>CC3</sub>	Supply current during STAND BY	(Note 3)		1	10		1	10	μA			
V <sub>CC(STB)</sub>	Stand by power supply voltage		2			2			v			

Note 1 :  $I_{OH} = -5\mu A (M5MC49A-XXXFP)$ 

 $I_{OH} = -40 \mu A (M5MC49H-XXXFP)$ 

2 : BUS, T<sub>0</sub>, T<sub>1</sub>, EA,  $\overline{INT} = V_{CC}$  or V<sub>SS</sub> SS, RESET, STBY=V<sub>CC</sub>

3 : BUS,  $T_0$ ,  $T_1$ , EA,  $\overline{INT} = V_{CC}$  or  $V_{SS}$ 

 $\frac{1}{RESET} = V_{SS}$   $\frac{1}{SS} = V_{CC}$ 



## MITSUBISHI MICROCOMPUTERS M5MC49-XXXFP/M5MC49H-XXXFP

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### TIMING DIAGRAM



Write to External Data Memory ALE WR td(ALE-W) td(ALE-W) td(ALE-W) td(ALE-W) td(Q-W) td(Q-



Port 1, Port 2







M5MC49-XXXFP/M5MC49H-XXXF D

MITSUBISHI MICROCOMPUTERS

S

INGLE-CHIP 8-BIT CMOS

MICROCOMPUTER

2—50

MITSUBISHI LELECTRIC

## MITSUBISHI MICROCOMPUTERS M5MC49-XXXFP/M5MC49H-XXXFP

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER



Fig.6 Control circuit example for standby mode



Fig.7 Conditions of measurement  $I_{\rm CC}$  (at standby mode)



## MITSUBISHI MICROCOMPUTERS M5L8049H1-XXXP/M5L8039HLP-14

#### SINGLE-CHIP 8-BIT MICROCOMPUTER

#### **PIN DESCRIPTION**

Pin	Name	Input or output	Function
V <sub>ss</sub>	Ground		Normally connected to ground (0V)
V <sub>cc</sub>	Main power supply		Connected to 5V power supply
V <sub>DD</sub>	Power supply		$@Connected to 5V power supply @Used for memory hold when V_{CC} is cut.$
То	Test pin 0	Input	①Control signal from an external source for conditional jumping in a program Jumping is dependent on external conditions (JT0/JNT0)
-		Output	②Used for outputting the internal clock signal (ENT0 CLK)
X <sub>1</sub> , X <sub>2</sub>	Crystal inputs	Input	External crystal oscillator or RC circuit input for generating internal clock signals An external clock signal can be input through $X_1$ or $X_2$
RESET	Reset	Input	Control used to initialize the CPU
SS	Single step	Input	Control signal used in conjunction with ALE to stop the CPU through each instruction, in the single-step mode
INT	Interrupt	Input	①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JNI) ②Used for external interrupt to CPU
EA	External access	Input	$\textcircled{\tilde{T}}\$ Thormally maintained at 0V $\textcircled{\tilde{T}}\$ When the level is raised to 5V, external memory will be accessed even when the address is less than 400 <sub>16</sub> (2048) The M5L8039HLP-14 is raised to 5V
RD	Read control	Output	Read control signal used when the CPU requests data from external data memory or external device to be transferred to the data bus (MOVX A, @R <sub>r</sub> , and INS A, BUS)
PSEN	Program store enable	Output	Strobe signal to fetch external program memory
WR	Write control	Output	Write control signal used when the CPU sends data through the data bus to external data memory or external device. (MOVX @R <sub>r</sub> , A and OUTL BUS, A)
ALE	Address latch enable	Output	A signal used for latching the address on the data bus. An ALE signal occurs once during each cycle
			$\textcircled{\tilde{D}}$ Provides true bidirectional bus transfer of instructions and data between the CPU and external memory Synchronizing is done with signals $\overrightarrow{\text{RD}}/\overrightarrow{\text{WR}}$ . The output data is latched.
D <sub>0</sub> ~D <sub>7</sub>	Data bus	Input/output	$\textcircled{W}$ when using external program memory, the output of the low-order 8 bits of the program counter are synchronized with ALE. After that, the transfer of the instruction code or data from the external program memory is synchronized with $\overrightarrow{PSEN}$
			$\$ The output of addresses for data using the external data memory is synchronized with ALE After that, the transfer of data with the external data memory is synchronized with $\overline{\text{RD}}/\overline{\text{WR}}$ (MOVX A, $@R_r$ , and MOVX $@R_r$ , A)
		Input/output	$$ Quasi-bidirectional port When used as an input port, FF_{16} must first be output to this port. After reset, when not used as an output port, nothing needs to be output
P2₀~P2 <sub>7</sub>	Port 2	Output	$\text{PP}_0 \sim \text{PP}_3$ output high-order 4 bits of the program counter when using external program memory
		Input/output	$\ensuremath{\mathbb{3}P2_0}\xspace{-}\ensuremath{\mathbb{P}2_3}\xspace$ serve as a 4-bit I/O expander bus for the M5L8243P
PROG	Program	Output	Strobe signal for M5L8243P I/O expander
P10~P17	Port 1	Input/output	Quasi-bidirectional port When used as an input port, $FF_{16}$ must first be output to this port After reset, when not used as an output port, nothing needs to be output
Т	Test pin 1	Input	①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JT1/JNT1) ②When enabled, event signals are transferred to the timer/event counter (STRT CNT)



## MITSUBISHI MICROCOMPUTERS M5L8049H1-XXXP/M5L8039HLP-14

#### SINGLE-CHIP 8-BIT MICROCOMPUTER

#### TIMING REQUIREMENTS ( $T_a = 0 \sim 70^{\circ}$ C, $V_{CC} = V_{DD} = 5V \pm 10\%$ , $V_{SS} = 0V$ , unless otherwise noted)

		Relationship to	Alternative			Linit	
Symbol	Parameter	cycle time (t <sub>c</sub> )	symbol	Min Typ		Мах	Unit
t	Clock cycle	1/f <sub>XTAL</sub>	t	71.4		1000	ns
tc	Cycle time	15t	t <sub>CY</sub>	1.07		15	μs
th (PSEN-D)	Data hold time after PSEN	1.5t — 30	t <sub>DR</sub>	0		80	ns
th (R-D)	Data hold time after RD	1.5t — 30	t <sub>DR</sub>	0		80	ns
tsu (PSEN-D)	Data setup time after PSEN	4.5t — 170	t <sub>RD2</sub>			160	ns
tsu (R-D)	Data setup time after RD	6t — 170	t <sub>RD1</sub>			260	ns
	Data setup time after address	10 54 220	•			520	
tsu1 (A-D)	(external data memory read cycle)	10.51 - 220	LAD1			550	115
	Data setup time after address	7 5+ - 220	•			340	
(SU2 (A-D)	(external program memory read cycle)	7.51 - 220	LAD2			540	115
tsu (PROG-D)	Data setup time after PROG	8.5t — 120	t <sub>PR</sub>			530	ns
th (PROG-D)	Data hold time after PROG	1.5t	t <sub>PF</sub>	0		110	ns

Note 1 : The input voltage level is  $V_{\rm IL}=0.\,45V$  and  $V_{\rm IH}=2.\,4V$ 

2 : f<sub>XTAL</sub> is the oscillator frequency entered at the crystal input terminals (X1, X2)

#### **SWITCHING CHARACTERISTICS** ( $T_a = 0 \sim 70$ °C, $V_{cc} = V_{DD} = 5V \pm 10\%$ , $V_{ss} = 0V$ , unless otherwise noted)

Symbol	Parameter	Relationship to	Alternative	Limits			Linut
Symbol	Farameter	cycle time (t <sub>C</sub> )	symbol	Min	Тур	Max	Unit
tw (ALE)	ALE pulse width	3.5t - 170	tLL	80			ns
td (A-ALE)	Address to ALE signal delay time	2t - 110	t <sub>AL</sub>	30			ns
t <sub>V (ALE-A)</sub>	Address valid time after ALE	t — 40	t <sub>LA</sub>	30			ns
tw (PSEN)	PSEN pulse width	6t — 200	t <sub>CC2</sub>	225	·		ns
t <sub>w (R)</sub>	RD pulse width	7.5t — 200	t <sub>CC1</sub>	330			ns
tw (w)	WR pulse width	7.5t — 200	t <sub>cc1</sub>	330			ns
td (Q-W)	Data to WR signal delay time	6. 5t — 200	t <sub>DW</sub>	260			ns
t <sub>v (w-q)</sub>	Data valid time after WR	t — 50	t <sub>WD</sub>	20			ns
td (A-W)	Address to WR signal delay time	5t — 150	t <sub>AW</sub>	200			ns
td (AZ-R)	Address disable to RD signal delay time	2t — 40	t <sub>AFC1</sub>	100			ns
td (Az-w)	Address disable to WR signal delay time	2t - 40	t <sub>AFC1</sub>	100			ns
td (AZ-PSEN)	Address disable to PSEN signal delay time	0. 5t — 40	t <sub>AFC2</sub>	5			ns
td (ALE-R)	ALE to RD signal delay time	3t — 75	t <sub>LAFC1</sub>	140			ns
td (ALE-W)	ALE to WR signal delay time	3t — 75	t <sub>LAFC1</sub>	140			ns
td (ALE-PSEN)	ALE to PSEN signal delay time	1.5t — 75	t <sub>LAFC2</sub>	40			ns
td (R-ALE)	RD to ALE signal delay time	t - 65	t <sub>CA1</sub>	10			ns
td (W-ALE)	WR to ALE signal delay time	t — 65	t <sub>CA1</sub>	10			ns
td (PROG-ALE)	PROG to ALE signal delay time	t - 65	t <sub>CA1</sub>	10			ns
td (PSEN-ALE)	PSEN to ALE signal delay time	4t — 70	t <sub>CA2</sub>	210			ns
td (PC-PROG)	Port control to PROG signal delay time	1.5t — 80	t <sub>CP</sub>	25			ns
t <sub>V (PROG-PC)</sub>	Port control valid time after PROG	4t — 260	t <sub>PC</sub>	25			ns
td (Q-PROG)	Data to PROG signal delay time	6t — 290	t <sub>DP</sub>	130			ns
ty (PROG-Q)	Data valid time after PROG	1.5t — 90	t <sub>PD</sub>	15			ns
tw (PROGL)	PROG low-level pulse width	10.5t - 250	t <sub>PP</sub>	500			ns
td (Q-ALE)	Data to ALE signal delay time	.4t — 200	t <sub>PL</sub>	80			ns
t <sub>v (ALE-Q)</sub>	Data valid time after ALE	0.5t - 30	t <sub>LP</sub>	5			ns
td (ALE-Q)	Delay time after ALE	4.5t + 100	t <sub>PV</sub>			420	ns
t <sub>w (то)</sub>	T <sub>0</sub> pulse spacing	3t	toper	210			ns

Note 3 : Conditions of measurement control output  $C_L = 80_PF$  data bus output, port output  $C_L = 150_PF$ 

4 : Reference levels for input/output voltages are low-level = 0.8V high-level = 2V



## MITSUBISHI MICROCOMPUTERS M5L8049H1-XXXP/M5L8039HLP-14

#### SINGLE-CHIP 8-BIT MICROCOMPUTER







.

#### **BASIC FUNCTION BLOCKS**

#### Program Memory (ROM)

The M5L8041A-XXXP contains a 1024-byte ROM while the M5L8042-XXXP has a built-in 2048-byte ROM. The program for the user application is stored in this ROM. Addresses 0, 3 and 7 of the ROM are reserved for special functions. Table 1 shows the meaning and functions of these special addresses.

Table 1Reserved, defined addressesand their meanings and functions

Address	Meaning and function
0	The first instruction executed after a system reset
3	The first instruction executed after an external interrupt is accepted
7	The first instruction executed after a timer interrupt, based on the timer/event counter, is accepted.

#### Data Memory (RAM)

The M5L8041A-XXXP has a built-in 64-byte (128 bytes for M5L8042-XXXP) RAM. The RAM is used for data storage and manipulation and it is divided into sections for more efficient processing. Addresses  $0 \sim 7$  and  $24 \sim 31$  form two banks of general-purpose registers that can be directly addressed. Addresses  $0 \sim 7$  compose bank 0 and are numbered R<sub>0</sub> ~ R<sub>7</sub>. Addresses  $24 \sim 31$  compose bank 1 and are also numbered R<sub>0</sub> ~ R<sub>7</sub>. Only one bank is active at a time. The instructions SEL RB0 and SEL RB1 are used to select the working bank. Fig. 1 shows the division of the RAM and its mapping. The remaining sections, addresses 32 and above, must be accessed indirectly using the general-purpose registers R<sub>0</sub> or R<sub>1</sub>. Of course, all addresses can be indirectly accessed using the general-purpose registers R<sub>0</sub> and R<sub>1</sub>.

A good practice to simplify programming is to reserve general-purpose register bank 0 for use of the main program and register bank 1 for interrupt programs. For example, if register bank 0 (addresses  $0 \sim 7$ ) is reserved for processing data by the main program, when an interrupt is accepted, the first instruction would be to switch the working registers from bank 0 to bank 1. This saves the data of the main program (addresses  $0 \sim 7$ ). The interrupt program can then freely use register bank 1 (addresses  $24 \sim 31$ ) without destroying or altering data of the main program. When the interrupt processing is complete and control is returned to the main program by the RETR instruction, register bank 0 (in this example) is automatically restored as the working register bank at the same time the main program counter is restored.

Addresses  $8 \sim 23$  comprise an 8-level program counter stack. More information on using the stack is found in the section on the program counter and stack and so reference should be made here for further details.

The general-purpose registers and program counter stack sections may be used in exactly the same way as the other RAM sections.



Fig.1 Data memory (RAM)

Note 3 : The corresponding address is 127 for the M5L8042-XXXP 4 : The corresponding capacity is 96 × 8 for the M5L8042-XXXP



#### Program Status Word (PSW)

The PSW (program status word) is stored in 8 bits in the register storage. The configuration is shown in Fig. 4. The high-order 4 bits of the PSW are stored in the stack, along with the PC, when an interrupt is accepted or a subroutine call executed. When control is returned to the main program by RETR, both the PC and the high-order 4 bits of PSW are restored. When control is returned by RET, only the PC is restored, so care must be taken to ensure that the contents of the PSW are not unintentionally changed.

The order and meaning of the 8 PSW bits are given below.

- Bit 0~Bit 2 : Stack pointer (S<sub>0</sub>, S<sub>1</sub>, S<sub>2</sub>) Bit 3 : Not used Bit 4 : Working register bank indicator 0 = Bank 0
  - 1 = Bank 1
- Bit 5 : Flag 0 (value is set by user and can be tested with JFO conditional jump instruction.)
- Bit 6 : Auxiliary carry bit (AC). It is set/reset by the ADD and ADDC instructions and used by the DAA decimal compensation instruction.
- Bit 7 : Carry bit (CY). This indicates an overflow after an arithmetic or logic operation.



Fig.4 Program status word

#### I/O Ports

The Series MELPS 8-41 has two 8-bit ports, called port 1 and port 2.

(1) Port 1 and port 2

Ports 1 and 2 are both 8-bit ports with identical properties. The output data of these ports are retained and do not change until another output is loaded into them. When used as inputs, the input data is not retained so

the input signals must be maintained until an input instruction is executed and completed.

Ports. 1 and 2 are so-called quasi-bidirectional ports which have a special circuit configuration to accomplish this purpose. All the pins of the ports can be used for input or for output.



Fig.5 I/O port 1 and 2 circuit

The special circuit is shown in Fig. 5. Internal on-chip pull-up resistors are provided for all the ports for pull-up to 5V. The current required for setting the TTL signal high can be supplied through these pull-up resistors. In addition, the level can be pulled low by the standard TTL output. This means that any pin can be used for both input and output.

To shorten the switching time from a low level to high level, when 1's are output, a device with a relatively low impedance is turned on for a short time (approx. 500ns when a 6MHz crystal oscillator is used).

To use a particular port pin as an input, a logic "1" must first be written to that pin. After resetting, a port is set to an input port and remains in this state.

Therefore, it is not necessary to output all 1's if it is to be used for input. In short, a port being used for output must output 1's before it can be used for input.



#### F<sub>1</sub> (flag 1)

When the data or command is input into the input data/ command bus buffer by the master CPU, the  $F_1$  flag is set to the condition of the  $A_0$  input.

The  $F_1$  flag is also set by the flag setting instructions (CPL  $F_1,$  CLR  $F_1).$ 

#### Output Data Bus Buffer Register

The accumulator (A) contents are transferred to the DBB (0) output data bus buffer register by the OUT DBB, A instruction. Since the OBF flag is set at this time, the master CPU can judge whether the data has been transferred to the register by confirming the state of the OBF flag.

Input Data/Command Bus Buffer (DBB(1)) Register

When the write request ( $\overline{W} = 0$ ) is generated from the master CPU, the data on the data bus is transferred to the DBB (1) input data/command bus buffer register. Since the IBF flag is set at this time, it is possible to judge whether the data or command has been transferred inside the Series MELPS 8-41 by confirming the state of this flag.

## Conditional Jumps Using Pins $T_0$ , $T_1$ and Flags IBF, OBF

The conditional jump instructions are used to alter programs, depending on the internal and external conditions (states) of the CPU. Details of the jump instructions can be found in the section on machine instructions.

The input signal status of pins  $T_0$  and  $T_1$ , and the states of the IBF and OBF flags can be checked by the conditional jump instructions. These input pins, through conditional jump instructions such as JTO and JNTO, can be used to control a program. This means that programs and processing time can be reduced by being able to test data in the input pin rather than reading the data into a accumulator and then testing it.

Pin  $T_1$  has other functions and uses which are not related to conditional jump instructions. Details of these other functions and uses can be found on the section dealing with pin functions.

#### Interrupt

The CPU recognizes an external interrupt by a low-level signal at the  $\overline{S}$  and  $\overline{W}$  pins. When such an interrupt is accepted, the external interrupt pending flip-flop and IBF flag are set.

Interrupt requests are sampled between the SYNC signal, outputs of every machine cycle. When a request is recognized, then as soon as the instruction being executed is terminated, a subroutine call is made to address 3 of the program memory. As with ordinary subroutine calls, the program counter and program status word (PSW) are saved in the program counter stack. The unconditional jump instructions for enabling a jump to be made to the address where the ordinary interrupt processing program is stored are contained in address 3 of the program memory.

The interrupt level is one so that the next interrupt cannot be accepted until the current interrupt processing has been completed. The RETR instruction terminates the interrupt processing. That is to say, the next interrupt cannot be accepted until the RETR instruction is executed. The next interrupt can be accepted at the start of the second cycle of the RETR instruction (2-cycle instruction). Timer/event counter overflow which causes an interrupt request will also not be accepted.

Priority is given to the external interrupt when both an external interrupt and timer interrupt have been generated at the same time.



Fig.8 Interrupt control section configuration





Fig.9 Timer/event counter configuration

#### Cycle Timing

The output of the state counter is  $\frac{1}{3}$  the input frequency from the oscillator, and a CLK signal is produced which determines the times of each machine state (see Fig. 10). During the cycle count the CLK signal is prescaled by  $\frac{1}{5}$  and a machine cycle containing 5 states is produced. The Series MELPS 8-41 instructions are executed in one or two machine cycles. Fig. 12 shows the internal operation with an instruction formed from one machine cycle.



Fig.10 Clock generator circuit



Fig.11 Clock and generated cycle signals



Fig.12 Instruction execution timing

#### Reset

The RESET pin is for resetting the CPU. A Schmitt trigger circuit along with a pull-up resistor are connected to it on the chip. A sufficiently long pulse can be obtained for resetting by attaching  $1\mu$ F capacitor as shown in Fig. 13. An external reset pulse applied at RESET must remain at the low level for at least 10ms after the power has been turned on and after it has reached its normal level.

The reset function causes the following initialization within the CPU.

- (1) The program counter is reset to 0.
- (2) The stack pointer is reset to 0.
- (3) The register bank 0 is selected.
- (4) Ports 1 and 2 are reset to the input mode.
- (5) External and timer interrupts are reset to disable state.
- (6) Timer is stopped.
- (7) Timer flag is cleared.
- (8) Flags  $F_0$  and  $F_1$  are cleared.



Fig.13 Example of reset circuit





Fig.16 DMA control

When the EN DMA instruction is executed,  $P2_6$  becomes the DRQ (DMA request) output. Subsequently, when  $P2_6$  is set to "1", DRQ becomes "1" and DMA-based data transfer is requested.

DRQ is cleared when the DACK  $\cdot \vec{R}$ , DACK  $\cdot \vec{W}$  or EN DMA instruction is executed.



Fig.17 Internal configuration of DMA control

When the EN DMA instruction is executed,  $P2_7$  becomes the  $\overline{DACK}$  (DMA acknowledge) input. The  $\overline{DACK}$  input is used as the chip select input for DMA transfer. There is, therefore, no connection with the state of  $\overline{S}$  (chip select) during DMA transfer. **Interrupt Request to Master CPU** Ports P2<sub>4</sub> and P2<sub>5</sub> of Series MELPS 8-41 can be used not only as ordinary input/output ports but also as the outputs of the IBF (input buffer full) flag and OBF (output buffer full) flag. Immediately after resetting, both ports function as input ports.



Fig.18 Interrupt request to master CPU

When the EN FLAGS instruction is executed, P2<sub>4</sub> functions as the OBF pin and P2<sub>5</sub> as the IBF pin. "1" must be output to both pins so that the OBF and IBF flag states are output to each pin, respectively. These states are not output while "0" is output to the pins. The OBF flag output indicates that data has been output to the output data bus buffer register; the IBF flag output indicates that the input data/command bus buffer register is in the data accept enable mode.



Fig.19 Internal configuration of IBF/OBF



#### MACHINE INSTRUCTIONS

Item			Instruction code		es	les	-
Туре	Mnemonic	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Hexadecimal	Byt	Cyc	Function
	MOV A, # n	0 0 1 0 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub>	0 0 1 1 n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	2 3 n	2	2	(A) ← n
	MOV A, PSW	1 1 0 0	0 1 1 1	C 7	1	1	(A) ← (PSW)
	MOV A, Rr	1 1 1 1	1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	F 8 + r	1	1	$ \begin{array}{l} \text{(A)} \leftarrow \text{(Rr)} \\ \text{r} = 0 \sim 7 \end{array} $
	MOV A, @Rr	1 1 1 1	000r <sub>o</sub>	F 0 + r	1	1	$(A) \leftarrow (M_{(Rr)})$ r = 0 ~ 1
	MOV PSW, A	1 1 0 1	0 1 1 1	D 7	1	1	$\begin{array}{l} (PSW) \leftarrow (A) \\ (C) \leftarrow (A_7), \ (AC) \leftarrow (A_6) \end{array}$
	MOV STS, A	1 0 0 1	0 0 0 0	90	1	1	$(STS) \leftarrow (A)$ $(ST_4 \sim ST_7) \leftarrow (A_4 \sim A_7)$
	MOV Rr, A	1010	1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	A 8 + r	1	1	$ \begin{array}{l} (Rr) \leftarrow (A) \\ r = 0 \sim 7 \end{array} $
Transfe	MOV Rr, ♯n	1011 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub>	1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	B 8 + n	2	2	$ \begin{array}{l} (Rr) \leftarrow n \\ r = 0 \sim 7 \end{array} $
	MOV @Rr, A	1010	000r <sub>0</sub>	A 0 + r	1	1	$(M (Rr)) \leftarrow (A)$ r = 0 ~ 1
	MOV @Rr, ♯n	1011 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub>	000r <sub>0</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	B 0 + n	2	2	$(M (Rr)) \leftarrow n$ r = 0 ~ 1
	MOVP A, @A	1010	0 0 1 1	A 3	1	2	(A) ← (M (A) )
*	MOVP3 A, @A	1 1 1 0	0 0 1 1	Е 3	1	2	(A) ← (M (page 3, A))
	XCH A, Rr	0 0 1 0	1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	2 8 + r	1	1	
	XCH A, @Rr	0010	000r <sub>o</sub>	2 0 + r	1	1	
	XCHD A, @Rr	0 0 1 1	000r <sub>o</sub>	3 0 + r	1	1	
	ADD A, #n	0 0 0 0 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub>	0 0 1 1 n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	03 n	2	2	(A) ← (A) + n
tic	ADD A, Rr	0 1 1 0	1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	6 8 + r	1	1	$ (A) \leftarrow (A) + (Rr) r = 0 \sim 7 $
Arithmetic	ADD A, @Rr	0 1 1 0	000r <sub>o</sub>	6 0 + r	1	1	$(A) \leftarrow (A) + (M (Rr))$ r = 0 ~ 1
	ADDC A, #n	0 0 0 1 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub>	0 0 1 1 n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	1 3 n	2	2	$(A) \leftarrow (A) + n + (C)$



## SERIES MELPS 8-41 SLAVE MICROCOMPUTERS

Item			Instruction code		ø	s	
Type	Mnemonic	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	$D_3D_2D_1D_0$	Hexadecimal	Byte	Cycle	Function
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ADDC A, Rr	0 1 1 1	1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	7 8 r	1	1	$(A) \leftarrow (A) + (Rr) + (C)$ r = 0 ~ 7
	ADDC A, @Rr	0 1 1 1	000r <sub>o</sub>	7 0 + r	1	1	$(A) \leftarrow (A) + (M (Rr)) + (C)$ r = 0 ~ 1
	ANL A, ♯n	0 1 0 1 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub>	0 0 1 1 n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	53 n	2	2	(A) ← (A) ∧ n
	ANL A, Rr	0 1 0 1	1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	5 8 + r	1	1	$ \begin{array}{l} (A) \leftarrow (A) \land (Rr) \\ r = 0 \sim 7 \end{array} $
	ANL A, @Rr	0 1 0 1	000r <sub>o</sub>	5 0 r	1	1	
	ORL A, ♯ n	0 1 0 0 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub>	0 0 1 1 n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	4 3 n	2	2	(A) ← (A) V n
	ORL A, Rr	0 1 0 0	1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	4 8 + r	1	1	
	ORL A, @Rr	0 1 0 0	000r <sub>o</sub>	4 0 + r	1	1	$(A) \leftarrow (A) \lor (M (Rr))$ r = 0 ~ 1
	XRL A, # n	1 1 0 1 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub>	0 0 1 1 n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	D 3 n	2	2	(A) ← (A) <del>V</del> n
Arithmetic	XRL A, Rr	1 1 0 1	1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	D 8 + r	1	1	$(A) \leftarrow (A) \forall (Rr)$ r = 1 ~ 7
	XRL A, @Rr	1 1 0 1	000r <sub>o</sub>	D 0 r	1	1	
	INC A	0 0 0 1	0 1 1 1	17	1	1	(A) ← (A) + 1
	DEC A	0 0 0 0	0 1 1 1	7 0	1	1	(A) ← (A) — 1
	CLR A	0 1 0	0 1 1 1	27	1	1	(A) ← 0
	CPL A	0 0 1 1	0 1 1 1	37	1	1	(A) ← (Ā)
	DA A	0 1 0 1	0 1 1 1	57	1	1	(A) ← (A) Decimal Conversion
	SWAP A	0 1 0 0	0 1 1 1	47	1	1	$(A_4 \sim A_7) \longleftrightarrow (A_0 \sim A_3)$
	RL A	1 1 1 0	0 1 1 1	E 7	1	1	$(A_{n+1}) \leftarrow (A_n)$ $(A_0) \leftarrow (A_7)$ $n = 0 \sim 6$
	RLC A	1 1 1 1	0 1 1 1	F 7	1	1	$\begin{array}{l} (A_{n+1}) \leftarrow (A_n) \\ (A_0) \leftarrow (C) \\ (C) \leftarrow (A_7)  n = 0 \sim 6 \end{array}$



## SERIES MELPS 8-41 SLAVE MICROCOMPUTERS

Item			Instruction code		es	les	Funda
Туре	Mnemonic	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Hexadecimal	Byt	Cyc	Function
netic	RR A	0 1 1 1	0 1 1 1	77	1	1	
Arithr	RRC A	0 1 1 0	0 1 1 1	67	1	1	$\begin{array}{l} (A_n) \leftarrow (A_{n+1}) \\ (A_7) \leftarrow (C) \\ (C) \leftarrow (A_0)  n = 0 \sim 6 \end{array}$
hetic	INC Rr	0 0 0 1	1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	1 8 r	1	1	$(\mathbf{Rr}) \leftarrow (\mathbf{Rr}) + 1$ r = 0 ~ 7
ister arithn	INC @Rr	0 0 0 1	000r <sub>0</sub>	1 0 + r	1	1	$(M(Rr)) \leftarrow (M(Rr)) + 1$ r = 0 ~ 1
Reg	DEC Rr	1 1 0 0	] r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	C 8 r	1	1	$(Rr) \leftarrow (Rr) - 1$ r = 0 ~ 7
	JBb m	b <sub>7</sub> b <sub>6</sub> b <sub>5</sub> 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 0 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	1 2 b m	2	2	When $(A_b) = 1$ , $(PC_0 \sim PC_7) \leftarrow m$ When $(A_b) = 0$ , $(PC) \leftarrow (PC) + 2$ $b_7 b_6 b_5 = 0 \sim 7$
	JNIBF m	1 1 0 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	D 6	2	2	When (IBF)= 0 , (PC₀−PC⁊) ← m
	JOBF m	1 0 0 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	86 m	2	2	When (OBF)= 1 , (PC <sub>0</sub> -PC <sub>7</sub> ) $\leftarrow$ m
	JTF m	0 0 0 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	1 6 m	2	2	When (TF)= 1, (PC <sub>0</sub> ~PC <sub>7</sub> ) $\leftarrow$ m When (TF)= 0, (PC) $\leftarrow$ (PC)+ 2
	JMP m	m <sub>10</sub> m <sub>9</sub> m <sub>8</sub> () m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 0 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	0 4 + m <sub>8∼10</sub> m	2	2	$(PC_{6} \sim PC_{10}) \leftarrow m_{8} \sim m_{10}$ $(PC_{0} \sim PC_{7}) \leftarrow m_{0} \sim m_{7}$
	JMPP @A	1011	0 0 1 1	В 3	1	2	(PC <sub>0</sub> —PC <sub>7</sub> ) ← (M(A))
dmnf	DJNZ Rr, m	1 1 1 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub> m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	E	2	2	$\begin{array}{l} (Rr) \leftarrow (Rr) - 1  r = 0 \sim 7 \\ \text{When } (Rr) \neq 0 \ , \ (PC_0 \sim PC_7) \leftarrow m \\ \text{When } (Rr) = 0 \ , \ (PC) \leftarrow (PC) + 2 \end{array}$
	JC m	1 1 1 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	F 6 m	2	2	When (C)= 1, (PC <sub>0</sub> $\sim$ PC <sub>7</sub> ) $\leftarrow$ m When (C)= 0, (PC) $\leftarrow$ (PC)+ 2
	JNC m	1 1 1 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	E 6 m	2	2	When (C)= 0, (PC <sub>0</sub> ~PC <sub>7</sub> ) $\leftarrow$ m When (C)= 1, (PC) $\leftarrow$ (PC)+ 2
	JZ m	1 1 0 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	C 6 m	2	2	When $(A)=0$ , $(PC_0 \sim PC_7) \leftarrow m$ When $(A)\neq 0$ , $(PC) \leftarrow (PC)+2$
	JNZ m	1 0 0 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m₄	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	96 m	2	2	When $(A) \neq 0$ , $(PC_0 \sim PC_7) \leftarrow m$ When $(A) = 0$ , $(PC) \leftarrow (PC) + 2$
	JT0 m	0 0 1 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	36 m	2	2	When $(T_0) = 1$ , $(PC_0 \sim PC_7) \leftarrow m$ When $(T_0) = 0$ , $(PC) \leftarrow (PC) + 2$
	JNT0 m	0 0 1 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	2 6 m	2	2	When $(T_0) = 0$ , $(PC_0 \sim PC_7) \leftarrow m$ When $(T_0) = 1$ , $(PC) \leftarrow (PC) + 2$
	JT1 m	0 1 0 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	56 m	2	2	When $(T_1) = 1$ , $(PC_0 \sim PC_7) \leftarrow m$ When $(T_1) = 0$ , $(PC) \leftarrow (PC) + 2$



## MITSUBISHI MICROCOMPUTERS SERIES MELPS 8-41 SLAVE MICROCOMPUTERS

Item	Mnemonic		Instruction code		se	es	Fuchas
Туре	Mnemonic	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	$D_3D_2D_1D_0$	Hexadecimal	Byte	Cycl	Function
	JNT1 m	0 1 0 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	4 6 m	2	2	When $(T_1)=0$ , $(PC_0 \sim PC_7) \leftarrow m$ When $(T_1)=1$ , $(PC) \leftarrow (PC) + 2$
dmnr	JF0 m	1 0 1 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	B 6 m	2	2	When $(F_0)=1$ , $(PC_0 \sim PC_7) \leftarrow m$ When $(F_0)=0$ , $(PC) \leftarrow (PC) + 2$
	JF1 m	0 1 1 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m₄	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	7 6 m	2	2	When $(F_1)=1$ , $(PC_0 \sim PC_7) \leftarrow m$ When $(F_1)=0$ , $(PC) \leftarrow (PC) + 2$
	CLR C	1001	0 1 1 1	97	1	1	(C) ← 0
	CPL C	1010	0 1 1 1	A 7	1	1	$(C) \leftarrow (\overline{C})$
Control	CLR Fo	1000	0101	85	1	1	(F₀) ← 0
Status (	CPL Fo	1001	0 1 0 1	95	1	1	(F₀) ← (F̄₀)
	CLR F1	1010	0 1 0 1	A 5	1	1	(F₁) ← 0
	CPL F1	1011	0 1 0 1	В 5	1	1	(F₁) ← (F̄₁)
	CALL m	m <sub>10</sub> m <sub>9</sub> m <sub>8</sub> 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 0 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	<sup>1</sup> 4 m <sub>8</sub> ∼m <sub>10</sub> m	2	2	$\begin{array}{l} ((SP)) \leftarrow (PC)(PSW_4 \sim PSW_7) \\ (SP) \leftarrow (SP) + 1 \\ (PC_0 \sim PC_{10}) \leftarrow m \end{array}$
Subroutine	RET	1000	0011	83	1	2	(SP) ← (SP) — 1 (PC) ← ((SP))
	RETR	1001	0 0 1 1	93	1	2	(SP) ← (SP) — 1 (PC)(PSW₄~PSW <sub>7</sub> ) ← ((SP))
	IN A, Pp	0 0 0 0	10 P <sub>1</sub> P <sub>0</sub>	0 8 p	1	2	$(A) - (P_p)$ $p = 1 \sim 2$
	OUTL P <sub>p</sub> , A	0 0 1 1	10P <sub>1</sub> P <sub>0</sub>	3 8 p	1	2	
Output	ANL P <sub>p</sub> ,#n	1 0 0 1 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub>	1 0 P <sub>1</sub> P <sub>0</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	9 8 P n	2	2	$(P_p) \leftarrow (P_p) \land n$ $p = 1 \sim 2$
Input/	ORL P <sub>p</sub> , #n	1 0 0 0 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub>	1 0 P <sub>1</sub> P <sub>0</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	8	.2	2	$(P_p) \leftarrow (P_p)V n$ $p = 1 \sim 2$
	IN A, DBB	0 0 1 0	0 0 1 0	22	1	1	(A) ← (DBB)
	OUT DBB, A	0 0 0 0	0 0 1 0	02	1	1	(DBB) ← (A)



## **MITSUBISHI MICROCOMPUTERS SERIES MELPS 8-41 SLAVE MICROCOMPUTERS**

#### FUNCTIONS OF SERIES MELPS 8-41 SLAVE MICROCOMPUTERS

Item	M		Instruction code	es	es	Firster
Туре	Mnemonic	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Hexadecimal	Cyc	Function
	MOVD A, Pp	0 0 0 0	1 1 P <sub>1</sub> P <sub>0</sub>	0 C + p <sub>1</sub> p <sub>0</sub> 1	2	$(A_0 \stackrel{\leftarrow}{\sim} A_3) \leftarrow (P_{p0} \stackrel{\leftarrow}{\sim} P_{p3}) (A_4 \stackrel{\leftarrow}{\sim} A_7) \leftarrow 0  p=4 \stackrel{\leftarrow}{\sim} 7$
er Control	MOVD P <sub>p</sub> , A	0 0 1 1	1 1 P <sub>1</sub> P <sub>0</sub>	3 C p <sub>1</sub> p <sub>0</sub> 1	2	$(P_{p0} \sim P_{p3}) \leftarrow (A_0 \sim A_3)$ P=4~7
O Expand	ANLD P <sub>p</sub> , A	1001	1 1 P <sub>1</sub> P <sub>0</sub>	9 C + p <sub>1</sub> p <sub>0</sub> 1	2	$(P_{p_0} \sim P_{p_3}) \leftarrow (P_{p_0} \sim P_{p_3}) \land (A_0 \sim A_3)$ p=4~7
2	ORLD P <sub>p</sub> , A	1000	1 1 P <sub>1</sub> P <sub>0</sub>	8 C + p <sub>1</sub> p <sub>0</sub> 1	2	$(P_{p_0} \sim P_{p_3}) \leftarrow (P_{p_0} \sim P_{p_3})V(A_0 \sim A_3)$ p=4~7
	ENI	0 0 0 0	0 1 0 1	0 5 1	1	(INTF) ← 1
	DIS I	0 0 0 1	0 1 0 1	15	1	(INTF) ← 0
lo	SEL RBO	1 1 0 0	0101	C 5	1	(BS) ← 0
Cont	SEL RB1	1 1 0 1	0 1 0 1	D 5 1	1	(BS) ← 1
	EN DMA	1 1 1 0	0 1 0 1	E 5 1	1	
	EN FLAGS	1 1 1 1	0 1 0 1	F 5 1	1	$(P2_4) \leftarrow (OBF)$ $(P2_5) \leftarrow (IBF)$
	ΜΟΥ Α, Τ	0 1 0 0	0 0 1 0	4 2 1	1	(A) ← (T)
	ΜΟΥ Τ, Α	0 1 1 0	0 0 1 0	62 <sub>1</sub>	1	(A) → (T)
control	STRT T	0 1 0 1	0 1 0 1	551	1	
counter C	STRT CNT	0 1 0 0	0 1 0 1	4 5 1	1	
Timer/C	STOP TCNT	0 1 1 0	0 1 0 1	<b>6</b> 5 <sub>1</sub>	1	,
	EN TCNTI	0 0 1 0	0 1 0 1	2 5 1	<sub>,</sub> 1	(TCNTF) ← 1
	DIS TCNTI	0 0 1 1	0 1 0 1	3 5 1	1	(TCNTF) ← 0
Misc	NOP	0 0 0 0	0 0 0 0	0 0 1	1	

Note 1 : Executing an instruction may produce a carry (overflow or underflow) The carry may be lost or it may be transferred to C or AC The (O) mark indicates a carry which affects C or AC The detail affection of carries for instructions ADD, ADDC and DA is as follows

2 : The contents of ST<sub>4</sub>-ST<sub>7</sub> are read when host computer reads status of MELPS 8-41.



## MITSUBISHI MICROCOMPUTERS SERIES MELPS 8-41 SLAVE MICROCOMPUTERS

ltem	Details of execution
	TF (Timer Flag) ← 0
	TIRF (Timer INT Request FF) ← 0
	TCNTF (Timer INT Enable FF) ← 0
RESET input low level	INTF (External INT Enable FF) ← 0
	IEF (INT Enable FF) ← 1
	IBF ← 0
	EIPF (External Interrupt Pending FF) ← 0
JTF execution	TF (Timer Flag) ← 0
Timer/event Counter	TF (Timer Flag) ← 1
overflow	TCNTE (Timer INT Enable FF) = 1 When TIRF (Timer INT Request FF) ← 1
EN TNCTI execution	TCNTF (Timer INT Enable FF) ← 1
DIS TNCTI execution	TCNTF (Timer INT Enable FF) ← 0
EN I execution	INTF (External INT Enable FF) ← 1
DIS I execution	INTF (External INT Enable FF) ← 0
RETR execution	IEF (INT Enable FF) ← 1

Symbol	Contents	Symbol	Contents
A	8-bit register (accumulator)	PC	Program counter
$A_0 \sim A_3$	Low-order 4 bits of register A	PC <sub>0</sub> ~PC <sub>7</sub>	Low-order 8 bits of program counter
$A_4 \sim A_7$	High-order 4 bits of register A	PC <sub>8</sub> ~PC <sub>10</sub>	High-order 3 bits of program counter
A₀~A <sub>n</sub> , A <sub>n+1</sub>	Bits of register A	PSW	Program status word
b	Value of bits 5-7 of first byte machine code	Rr	Register designator
b7b6b5	Bits 5-7 of first byte machine code	r	Register number
BS	Register bank select	ro	Value of bit 0 of machine code
AC	Auxiliary carry flag	r2r1r0	Value of bits 0-2 of machine code
С	Carry flag	\$2\$1\$0	Value of bits 0-2 of stack pointer
DBB	Data bus buffer	SP	Stack pointer
Fo	Flag 0	ST₄ST7	Bits 4-7 of status register
F1	Flag 1	STS	System status
INTF	External interrupt enable flip-flop	т	Timer/event counter
IBF	Input buffer full flag	то	Test pin 0
m	Destination address	T <sub>1</sub>	Test pin 1
$m_7 m_6 m_5 m_4 m_3 m_2 m_1 m_0$	Second byte (low-order 8 bits) machine code	TCNTF	Timer/event counter interrupt flip-flop
	corresponding to destination address	TF	Timer flag
m <sub>10</sub> m <sub>9</sub> m <sub>8</sub>	Bits 5-7 of first byte (high-order 3 bits) machine code	#	Symbol to indicate immediate data
(M(A))	Content of memory location addressed by register A	@	Symbol to indicate content of memory location
(M(Rr))	Content of memory location addressed by register Rr		addressed by register
(Mx(Rr))	Content of external memory location addressed by	←	Shows direction of data flow
	register Rr	↔	Exchanges contents of data
n	Value of immediate data	()	Contents of register, memory location or flag
n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	Immediate data of second byte machine code	^	Logical AND
OBF	Output buffer full flag	V	Logical OR
р	Port number	₩	Exclusive OR
PP	Port designator	-	Negation
p1p0	Bits of machine code corresponding to port number	0	Content of flag is set or reset after execution



## MITSUBISHI MICROCOMPUTERS M5L8041A-XXXP

#### SLAVE MICROCOMPUTER

#### **FUNCTION**

The M5L8041A-XXXP is designed as an ordinary 8-bit CPU peripheral LSI chip and it contains a small stand-alone microcomputer. Although this microcomputer functions independently, when it is used as a peripheral controller, it is called the slave microcomputer in contrast to the master computer. These two devices can transfer the data alternatively through the buffer register between them. The M5L8041A-XXXP contains the buffer register to use this LSI as a slave microcomputer and it can be accessed in the same way as other standard peripheral devices. Since the M5L8041A-XXXP is a complete microcomputer, it is easy to develop a user-oriented mask-programmed peripheral LSI only by changing the control software.

#### **PIN DESCRIPTION**

Pin	Name	Input or output	Function
V <sub>ss</sub>	Ground	-	Connected to a 0V supply (ground)
V <sub>cc</sub>	Main power supply	— `	Connected to a 5V supply
V	Power supply		Connected to a 5V supply
VDD	Fower supply		Used as a memory hold when V <sub>CC</sub> is cut off
T <sub>o</sub>	Test pin 0	Input	Provides external control of conditional program jumps (JTO/JNTO instructions).
X. X.	Crystal inputs	Input	An internal clock circuit is provided so that by connecting an RC circuit or crystal to these input pins the
Λ <sub>1</sub> , Λ <sub>2</sub>		mput	clock frequency can be determined. Pins $X_1$ and $X_2$ can also be used to input an external clock signal
RESET	Reset	Input	CPU initialization input.
33	Single step	Inout	Used to halt the execution of a command by the CPU When used in combination with the SYNC signal,
		mpar	the command execution of the CPU can be halted every instruction to enable single step operation
CS	Chip select input	Input	Chip select input data bus control
EA	External access	Input	Normally maintained at 0V
Ē	Read enable signal	Input	Serves as the read signal when the master CPU is accepting data on the data bus from the M5L8041A-
		mpar	XXXP.
Ao	Address input	Input	An address input used to indicate whether the signal on the data bus is data or a command
$\overline{w}$	Write enable signal	Input	Serves as the write signal when the master CPU is outputting data from the bus to the M5L8041A- XXXP
SYNC	Sync signal output	Output	Output 1 time for each machine cycle.
DO	Data hua		Three-state, bidirectional data bus. Data bus is used to interface the M5L8041A-XXXP to a master sys-
	Data bus	Input/output	tem data bus.
			Quaisi-bidirectional port When used as an input port, FF16 must first be output to this port.
P20~P27	Port 2	Input/output	After resetting, however, when not used afterwards as an output port, this is not necessary.
			P20~P23 are used when the M5L8243P I/O port expander is used
PROG	Program	Output	Serves as the strobe signal when the M5L8243P I/O expander is used
$P1 \sim P1$	Port 1	Input/output	Quaisi-bidirectional port When used as an input port, FF16 must first be output to this port.
F10-~F17	FUILT	mput/output	After resetting, however, when not used afterwards as an output port, this is not necessary
	Test out 1	locut	Provides external control of conditional program jumps (JT1/JNT1 instructions).
1	reachin	input	Can serve as the input pin for the event counter (STRT CNT instructions)



## MITSUBISHI MICROCOMPUTERS M5L8041A-XXXP

#### SLAVE MICROCOMPUTER

#### TIMING REQUIREMENTS ( $T_a = -20 \sim 75$ °C, $V_{CC} = 5V \pm 10\%$ , unless otherwise noted) DBB Read

Symbol	Parameter	Alternative	T	Limits			Linit
	Faraneter	symbol		Min	Тур	Max	Unit
t <sub>C (Ø)</sub>	Cycle time	t <sub>CY</sub>		2.5		15	μs
tw(R)	Read pulse with /	t <sub>RR</sub>	$t_{C(\phi)} = 2.5 \mu s$	250			ns
tsu (cs-R)	Chip-select setup time befor read	t <sub>AR</sub>		0			ns
th (R-CS)	Chip-select hold time after read	t <sub>RA</sub>		0			ns

#### **DBB** Write

Cumbal	Parameter	Alternative	Test conditions		Unit		
Symbol	Parameter	symbol	Test conditions	Min	Тур	Max	Unit
t <sub>w (w)</sub>	Write pulse width	tww		250			ns
t <sub>SU</sub> (cs-w)	$\overline{CS}$ , A <sub>0</sub> , setup time before write	t <sub>AW</sub>	,	0			ns
th (w-cs) th (w-ao)	$\overline{CS}$ , A <sub>0</sub> , hold time after wirte	twa		0			ns
tsu (DQ-W)	Data setup time before write	t <sub>DW</sub>		150			ns
th (w-DQ)	Data hold time after write	t <sub>WD</sub>		0			ns

#### Port 2

Question	Peremotor	Alternative	Test conditions		Unit		
Symbol	Parameter	symbol	lest conditions	Min	Тур	Max	Unit _
tw (PR)	PROG pulse width	t <sub>PP</sub>		1200			ns
tsu (PC-PR)	Port control setup time before PROG	t <sub>CP</sub>	$C_L = 80 pF$	110			ns
th (PR-PC)	Port control hold time after PROG	t <sub>PC</sub>	$C_L = 20 pF$	100			ns
tsu (Q-PR)	Output data setup time before PROG	t <sub>DP</sub>	$C_L = 80 pF$	250			ns
tsu (D-PR)	Input data hold timer before PROG	t <sub>PR</sub>	$C_L = 80 pF$			810	ns
th (PR-D)	Input data hold time after PROG	t <sub>PF</sub>	$C_L = 20 pF$	0		150	ns

#### DMA

Symbol	Deservator	Alternative	e Test conditions	Limits			Linut
	Parameter	symbol		Min	Тур	Max	Unit
tsu (dack-R)	Data acknowledge time before read	tACC		0			ns
th (R-DACK)	Data hold time after read	t <sub>CAC</sub>		0			ns
tsu (DACK-W)	Data setup time before write	t <sub>ACC</sub>		0			ns
th (W-DACK)	Data hold time after write	t <sub>CAC</sub>		0	1		ns

#### SWITCHING CHARACTERISTICS ( $T_a = -20 \sim 75$ °C, $V_{cc} = 5V \pm 10\%$ , unless otherwise noted) DBB Read

Symbol	Dementer	Alternative	Tatanda	Limits			Linut
	Parameter	symbol	Min	Тур	Max	Unit	
tPZX (CS-DQ)	Data enable time after CS	t <sub>AD</sub>	$C_{L} = 150  pF$			225	ns
t <sub>PZX</sub> (A0-DQ)	Data enable time after address	t <sub>AD</sub>	$C_{L} = 150  pF$			225	ns
t <sub>PZX</sub> (R-DQ)	Data enable time after read	t <sub>RD</sub>	$C_{L} = 150 \text{ pF}$			225	ns
t <sub>PXZ</sub> (R-DQ)	Data disable time after read	t <sub>DF</sub>				100	ns

#### DMA

Symbol	Parameter	Alternative	Test conditions	Limits			Linut
	Parameter	symbol	rest conditions	Min	Тур	Max	Unit
t <sub>PZX</sub> (DACK-DQ)	Data enable time after DACK	t <sub>ACD</sub>	150 pF Load			225	ns
t <sub>PHL</sub> (R-DRQ)	DRQ disable time after read	tCRQ	150 pF Load			200	ns
tPHL (W-DRQ)	DRQ disable time after write	t <sub>CRQ</sub>	150 pF Load			200	ns

Note 2 : Output voltage discriminating levels, low and high, are 0.8V and 2.0V respectively



#### SLAVE MICROCOMPUTER

#### **TYPICAL CHARACTERISTICS**



HIGH-LEVEL OUTPUT CURRENT IOH(mA)



LOW-LEVEL INPUT CURRENT II(mA)







LOW-LEVEL OUTPUT CURRENT IOL(mA)



LOW-LEVEL INPUT CURRENT I(mA)

NORMARIZED SUPPLY CURRENT (I<sub>DD</sub>) VS. AMBIENT TEMPERATURE





# MITSUBISHI MICROCOMPUTERS

#### SLAVE MICROCOMPUTER

#### DESCRIPTION

The M5L8041AH-XXXP is a general-purpose, programmable interface device deisgned for use with a variety of 8-bit microcomputer systems. This device is fabricated using N-channel sillicon-gate ED-MOS technology.

#### FEATURES

- Mask ROM ..... 1024-word by 8-bit

- Oscillator frequency 12MHz)
   18 programmable I/O pins
- Asynchronous data register for interface to master processor
- 8-bit CPU, ROM, RAM, I/O, timer, clock and low power, stand-by mode
- Single 5V supply
- Alternative to custom LSI

#### **APPLICATION**

Alternative to custom LSI for peripheral interface







## MITSUBISHI MICROCOMPUTERS M5L8041AH-XXXP

#### SLAVE MICROCOMPUTER

#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage		-0.5~7	V
VDD	Supply voltage		-0.5~7	v
V <sub>1</sub>	Input voltage	with respect to v <sub>SS</sub>	-0.5~7	v
Vo	Output voltage		-0.5~7	V
Pd	Power dissipation	$T_a = 25^{\circ}C$	1500	mW
Topr	Operating temperature range		0~70	°C
Tstg	Storage temperature range		-65~150	ۍ ا

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Decemeter		Linit		
Symbol	Parameter		Nom	Max	Unit
V <sub>cc</sub>	Supply voltage	4.5	5	5.5	v
V <sub>DD</sub>	Supply voltage	4.5	5	5.5	V
V <sub>ss</sub>	Supply voltage		0		V
VIH	High-level input voltage	2.0			V
VIL	Low-level input voltage			0.8	v
f( ø)	Operating frequency	1		12	MHz

#### **ELECTRICAL CHARACTERISTICS** ( $T_a = 0 \sim 70$ °C, $V_{cc} = 5 V \pm 10\%$ , unless otherwise noted)

Cumb al	Descenter			Limits		Linit
Symbol	Parameter	lest conditions	Min	Тур	Max	Unit
VIL	Low-level input voltage		-0.5		0.8	v
V <sub>IH1</sub>	High-level input voltage (all except X1, X2, RESET)		2.0		Vcc	v
V <sub>IH2</sub>	High-level input voltage (X1, X2, RESET)		3.8		V <sub>cc</sub>	V
V <sub>OL1</sub>	Low-level output voltage (DQ <sub>0</sub> ~DQ <sub>7</sub> )	$I_{OL} = 2mA$			0.45	v
V <sub>OL2</sub>	Low-level output voltage (P10~P17, P20~P27, SYNC)	$I_{OL} = 1.6 \text{ mA}$			0.45	v
V <sub>OL3</sub>	Low-level output voltage (PROG)	$I_{OL} = 1 \text{mA}$			0.45	v
V <sub>OH1</sub>	High-level output voltage (DQ <sub>0</sub> ~DQ <sub>7</sub> )	$I_{OH} = -400 \mu A$	2.4			v
V <sub>OH2</sub>	High-level output voltage (all other outputs)	$I_{OH} = -50 \mu A$	2.4			v
I <sub>I</sub>	Input leakage current (T <sub>0</sub> , T <sub>1</sub> , R, W, CS, A <sub>0</sub> , EA)	$V_{SS} \leq V_1 \leq V_{CC}$	-10		10	μA
I <sub>OZL</sub>	High-impedance state output leakage current (DQ <sub>0</sub> ~DQ <sub>7</sub> )	$V_{SS} + 0.45 \le V_0 \le V_{CC}$	-10		10	μA
l <sub>IL1</sub>	Low-level input load current (P10~P17, P20~P27)	$V_{\rm IL} = 0.8V$	-0.5			mA
I <sub>IL2</sub>	Low-level input load current (RESET, SS)	$V_{iL} = 0.8V$	-0.2			mA
IDD	Supply current from V <sub>DD</sub>				10	mA
	Total supply current				145	mA



## MITSUBISHI MICROCOMPUTERS M5L8041AH-XXXP

SLAVE MICROCOMPUTER





## MITSUBISHI MICROCOMPUTERS M5L8041AH-XXXP

**SLAVE MICROCOMPUTER** 

Ż

### APPLICATION EXAMPLES

(1) Interface with M5L8085AP



(2) Interface with Series MELPS 8-48 Microcomputer and M5L8243P





## MITSUBISHI MICROCOMPUTERS M5L8042-XXXP

#### SLAVE MICROCOMPUTER

#### **FUNCTION**

The M5L8042-XXXP is designed as an ordinary 8-bit CPU peripheral LSI chip and it contains a small stand-alone microcomputer. Although this microcomputer functions independently, when it is used as a peripheral controller, it is called the slave microcomputer in contrast to the master computer. These two devices can transfer the data alternatively through the buffer register between them. The M5L8042-XXXP contains the buffer register to use this LSI as a slave microcomputer and it can be accessed in the same way as other standard peripheral devices. Since the M5L8042-XXXP is a complete microcomputer, it is easy to develop a user-oriented mask-programmed peripheral LSI only by changing the control software.

#### **PIN DESCRIPTION**

Pin	Name	Input or output	Function
V <sub>SS</sub>	Ground	- '	Connected to a 0V supply (ground)
V <sub>cc</sub>	Main power supply	-	Connected to a 5V supply
	D		Connected to a 5V supply
VDD	Power supply	_	Used as a memory hold when V <sub>CC</sub> is cut off
Τo	Test pin 0	Input	Provides external control of conditional program jumps (JTO/JNTO instructions)
X <sub>1</sub> , X <sub>2</sub>	Crystal inputs	Input	An internal clock circuit is provided so that by connecting an RC circuit or crystal to these input pins, the
			clock frequency can be determined. X <sub>1</sub> and X <sub>2</sub> can also be used to input an external clock signal
RESET	Reset	Input	CPU initialization input.
SS	Single step	Input	Used to halt the execution of a command by the CPU When used in combination with the SYNC signal,
			the command execution of the CPU can be halted every instruction to enable single step operation
CS	Chip select input	Input	Chip select input for data bus control.
EA	External access	Input	Normally maintained at 0V
R	Read enable signal	Input	Serves as the read signal when the master CPU is accepting data on the data bus from the M5L8042- XXXP
Ao	Address input	Input	An address input used to indicate whether the signal on the data bus is data or a command
W	Write enable signal	Input	Serves as the write signal when the master CPU is outputting data from the bus to the M5L8042-XXXP.
SYNC	Sync signal output	Output	Output 1 time for each machine cycle.
DQ <sub>0</sub> ~DQ <sub>7</sub>	Data bus	Input/output	Three-state, bidirectional data bus. Data bus is used to interface the M5L8042-XXXP to a master sys- tem data bus
			Quasi-bidirectional port When used as an input port, FF16 must first be output to this port.
P20~P27	Port 2	Input/output	After resetting, however, when not used afterwards as an output port, this is not necessary.
			P20~P23 are used when the M5L8243P I/O expander is used
PROG	Program	Output	Serves as the strobe signal when the M5L8243P I/O expander is used
P1.~P1	Port 1	Input/oiltout	Quasi-bidirectional port. When used as an input port, FF16 must first be output to this port
1 10 17		input/output	After resetting, however, when not used afterwards as an output port, this is not necessary
	Test pin 1	locut	Provides external control of conditional program jumps (JT1/JNT1 instructions)
1 1		mput	Can serve as the input pin for the event counter (STRT CNT instruction)

f



#### **SLAVE MICROCOMPUTER**

#### TIMING REQUIREMENTS ( $T_a = 0 \sim 70^{\circ}C$ , $V_{cc} = 5V \pm 10\%$ , unless otherwise noted) DBB Read

Symbol	Paramotor	Alternative	Test conditions		Linit		
	Parameter	symbol		Min	Тур	Мах	Onit
t <sub>C (\$)</sub>	Cycle time	t <sub>CY</sub>		1.25	`	15	μs
tw (R)	Read pulse width	t <sub>RR</sub>	$t_{C(\phi)} = 1.25 \mu s$	160			ns
tsu (CS-R)	Chip select setup time before read	t <sub>AR</sub>		0			ns
th (R-CS)	Chip select hold time after read	t <sub>RA</sub>		0			ns

#### **DBB** Write

ţ

Gumbal	Parameter	Alternative	ative Test conditions		Limits			
Symbol	Parameter	symbol	rest conditions	Min	Тур	Max	Onit	
tw (w)	Write pulse width	tww		160			ns	
tsu (cs-w) tsu (ao-w)	$\overline{CS}$ , A <sub>0</sub> , setup time before write	t <sub>AW</sub>		0			ns	
th (w-cs) th (w-ao)	$\overline{CS}$ , A <sub>0</sub> , hold time after write	t <sub>WA</sub>		0			ns	
tsu (DQ-W)	Data setup time before write	t <sub>DW</sub>		130			ns	
th (w-DQ)	Data hold time after write	t <sub>wD</sub>		0			ns	

#### Port 2

Symbol	Parameter	Alternative	Test conditions		Linut		
Symbol	Parameter	symbol		Min	Тур	Max	Unit
tw (PR)	PROG pulse width	t <sub>PP</sub>		700			ns
tsu (PC-PR)	Port control setup time before PROG	t <sub>CP</sub>	$C_L = 80 pF$	80			ns
th (PR-PC)	Port control hold time after PROG	t <sub>PC</sub>	$C_L = 20 pF$	60			ns
tsu (Q-PR)	Output data setup time before PROG	t <sub>DP</sub>	$C_L = 80 pF$	200			ns
tsu (D-PR)	Input data hold time before PROG	t <sub>PR</sub>	$C_L = 80 pF$			650	ns
th (PR-D)	Input data hold time after PROG	t <sub>PF</sub>	$C_L = 20 pF$	0		150	ns

#### DMA

Symbol	Paramotor	Alternative	Toot conditions		Linut		
	Farameter	symbol		Min	Тур	Max	Unit
tsu (dack-r)	DACK setup time before read	tACC		0			ns
th (R-DACK)	DACK hold time after read	t <sub>CAC</sub>		0			ns
tsu (dack-w)	DACK setup time before write	tACC		0			ns
th (W-DACK)	DACK hold time after write	t <sub>CAC</sub>		0			ns

Note 1 : Input voltage level  $V_{IL} = 0.45V$ ,  $V_{IH} = 2.4V$ 

#### SWITCHING CHARACTERISTICS ( $\tau_a = 0 \sim 70$ °C, $v_{cc} = 5V \pm 10\%$ , unless otherwise noted) DBB Read

Symbol	Parameter	Alternative	Test and diama	Limits			Unit
	Parameter	symbol	Min	Тур	Max	Unit	
t <sub>PZX</sub> (CS-DQ)	Data enable time after CS	t <sub>AD</sub>	$C_{L} = 100  pF$			130	ns
t <sub>PZX</sub> (A0-DQ)	Data enable time after address	t <sub>AD</sub>	$C_{L} = 100  pF$			130	ns
t <sub>PZX</sub> (R-DQ)	Data enable time after read	t <sub>RD</sub>	$C_{L} = 100  pF$			130	ns
tPXZ (R-DQ)	Data disable time after read	t <sub>DF</sub>				85	ns

#### DMA

Symbol	Paramater	Alternative	Test conditions	,	Linit		
	Farameter	symbol		Min	Тур	Max	Unit
tpzx (dack-dq)	Data enable time after DACK	t <sub>ACD</sub>	$C_{L} = 150  pF$			130	ns
t <sub>PHL</sub> (R-DRQ)	DRQ disable time after read	t <sub>CRQ</sub>				90	ns
tPHL (W-DRQ)	DRQ disable time after write	t <sub>CRQ</sub>				90	ns

Note 2 : Output voltage discriminating levels, low and high, are 0.8V and 2.0V respectively



## MITSUBISHI MICROCOMPUTERS M5L8042-XXXP

#### SLAVE MICROCOMPUTER

#### TYPICAL CHARACTERISTICS



HIGH-LEVEL OUTPUT CURRENT IOH(mA)



LOW-LEVEL INPUT CURRENT II(mA)

NORMARIZED SUPPLY CURRENT (I<sub>CC</sub>) VS. AMBIENT TEMPERATURE





LOW-LEVEL OUTPUT CURRENT IOL(mA)



LOW-LEVEL INPUT CURRENT II(mA)

NORMARIZED SUPPLY CURRENT (IDD)





1

.

## MITSUBISHI MICROCOMPUTERS M5L8243P

#### INPUT/OUTPUT EXPANDER

#### **PIN DESCRIPTION**

Symbol	Name	Input or output	Function
CS	Chip select	In	Chip select input. A high on $\overline{CS}$ causes PROG input to be regarded high inside the M5L8243P, then this inhibits any change of output or internal status.
PROG	Program	in	A high-to-low transition on PROG signifies that address (PORT 4-7) and control are available on PORT 2, and a low-to-high transition signifies that the designated data is available on the disignated port through PORT 2. The designation is shown in Table 1.
P2₀~P2₃	Input/output port 2	in/out	The 4-bit bidirectional port contains the address and control bits shown in Table 1 on a high-to-low tran- sition of PROG. During a low-to-high transition it contains the input (output) data on this port.
$P4_0 \sim P4_3$ $P5_0 \sim P5_3$ $P6_0 \sim P6_3$ $P7_0 \sim P7_3$	Input/output port 4 Input/output port 5 Input/output port 6 Input/output port 7	In/out	The 4-bit bidirectional I/O port. May be programmed to be input, low-impedance latched output or a three-state. This port is automatically set output mode when it is written. ANLed or ORLed then continues its mode until next read operation. After reset on a read operation, this port is in high-impedance and input mode.

#### OPERATION

The M5L8243P is an input/output expander designed specifically for the Series MELPS 8-41 and Series MELPS 8-48. The Series MELPS 8-41 and Series MELPS 8-48 already have instructions and PROG pin to communicate with the M5L8243P.

An example of the M5L8243P and the Series MELPS 8-41 or Series MELPS 8-48 is shown in Fig. 1. The following description of the M5L8243P basic operation is made according to Fig. 1.

Upon initial application of power supply to the device, and then about  $500\mu$ s after, resident bias circuits become stable and each device is ready to operate. And each port of the M5L8243P is set input mode (high-impedance) by means of a resident power-on initialization circuit.

When the microcomputer begins to execute a transfer instruction

MOVD A, Pi i = 4, 5, 6, 7

which means the value on the port Pi is transferred to the accumulator, then the signals are sent out on the pins PROG and  $P2_0 \sim P2_3$  as shown in Timing Diagram.

On the high-to-low transition of the pin PROG, the M5L8243P latches the instructions (ex. 0000) into itself from pins P2<sub>0</sub>~P2<sub>3</sub> and transfers them to the instruction register (① in Timing Diagram). During the low-level of PROG, the M5L8243P continuously outputs the contents of the specified input (output) port (in this case port P<sub>4</sub>) to pins P2<sub>0</sub>~ P2<sub>3</sub> (② in Timing Diagram). The microcomputer, at an appropriate time, latches the level of pins P2<sub>0</sub>~P2<sub>3</sub> and resumes high-level of PROG.

The next example is the case in which the microcomputer executes

## **MOVD** Pi, A i = 4, 5, 6, 7 the transfer (output) instruction.

In this case, as in the previous case, on the high-to-low transition of the pin PROG, the M5L8243P latches the instructions (ex. 0110) into itself from pins P2<sub>0</sub>~P2<sub>3</sub> and transfers them to the instruction register (① in Timing Diagram). After this, the microcomputer sends out high to the pin PROG, transferring the data to pin P2<sub>0</sub>~P2<sub>3</sub> which is an output data to input/output port. Then the, M5L8243P transfers the data of pins P2<sub>0</sub>~P2<sub>3</sub> to the port latch of the designated input/output port (in this case P<sub>6</sub>). In a few seconds after a low-to-high transition on the PROG, the designated port (P<sub>6</sub>) becomes in an output mode and the data of the port latch are transferred to the port pins (③ in Timing

When instructions

Diagram).

ANLD	Pi,A	
ORLD	Pi , A	i = 4, 5, 6, 7

are executed, the microcomputer generally operates as same function as MOVD Pi, A.

It only differs in that the data of port latch after ④ in the Timing Diagram is ANDed or ORed with the data of port latch before ④ and the data of pins P2<sub>0</sub>~P2<sub>3</sub>.

When instructions

MOVD	Pi,A	
ANLD	Pi,A	
ORLD	Pi, A	i = 4, 5, 6, 7

are executed toward the port in an output mode, the outputs are generated on the port as soon as low-to-high transition on the PROG occurs.

When the mode of the output port is going to be changed during the execution and the instruction

MOVD A, Pi i = 4, 5, 6, 7

is executed, it is preferable to execute one dummy instruction. Because it takes a little time to turn the designated port into a high-impedance state after high-to-low transition on the PROG, the result may be that the first instruction is not read correctly.



### INPUT/OUTPUT EXPANDER

#### TIMING REQUIREMENTS ( $\tau_a = -20 \sim 75$ °C, $V_{cc} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Alternative	Toot conditions	Limits			Linit
Symbol	Parameter	symbol	rest conditions	Min	Тур	Max	Unit
tsu(INST-PR)	Instruction code setup time before PROG	t <sub>A</sub>	80pF Load	100			ns
th(PR-INST)	Instruction code hold time after PROG	t <sub>B</sub>	20pF Load	60			ns
t <sub>SU(DQ-PR)</sub>	Data setup time before PROG	t <sub>c</sub>	80pF Load	200			ns
th(PR-DQ)	Data hold time after PROG	t <sub>D</sub>	20pF Load	20			ns
t <sub>w(PR)</sub>	PROG pulse width	t <sub>ĸ</sub>		700			ns
tsu(CS-PR)	Chip-select setup time before PROG	t <sub>cs</sub>		50			ns
th(PR-CS)	Chip-select hold time after PROG	t <sub>cs</sub>		50			ns -
tsu(PORT-PR)	Port setup time before PROG	t <sub>IP</sub>		100			ns
th(PR-PORT)	Port hold time after PROG	t <sub>IP</sub>		100			ns

#### $\label{eq:switching} \textbf{SWITCHING} \quad \textbf{CHARACTERISTICS} \quad (\textbf{T}_a = -20 \sim 75 \, \text{°C} \,, \, \textbf{V}_{cc} = 5 V \pm 10 \, \text{\%} \,, \, \text{unless otherwise noted})$

Symbol	Parameter	Alternative	Test conditions			Linit	
Symbol	Parameter	symbol		Min	Тур	Max	Unit
ta(PR)	Data access time after PROG	t <sub>ACC</sub>	80pF Load	0		650	ns
tdv(PR)	Data valid time after PROG	t <sub>H</sub>	20pF Load	0		150	ns
t <sub>PHL(PR)</sub>	Output valid time after BBOG		100pF Load			700	ne
		<sup>4</sup> PO				/00	113
t <sub>PZX(PR)</sub>	Input/output pwitching time		,			800	ne
t <sub>PXZ(PR)</sub>	mput/output switching time					000	113



## MITSUBISHI MICROCOMPUTERS M5L8243P

#### **INPUT/OUTPUT EXPANDER**

#### Example

To use 20mA sinking capability at port 7, find the effects on the sinking capabilities of the other I/O lines.

Assume the M5L8243P is driving loads as shown below.

3 lines: -20mA (V<sub>OL</sub> = 1.0V max, port 7 only)

4 lines:  $-4mA (V_{OL} = 0.45V max)$ 

9 lines:  $-1.6mA(V_{OL} = 0.45V max)$ 

Is this within the allowable limit?

 $\Sigma I_{OL} = (20mA \times 3) + (4mA \times 4) + (1.6mA \times 9) = 90.4mA$ 

From the curve we see that with respect to  $I_{OL} = 4mA$ ,  $I_{OL}$  is 93mA (Point B) and that the above load of 90.4mA is within the limit of 93mA.

Note: The sinking current of ports  $4\sim7$  must not exceed 30mA regardless of the value of  $V_{\text{OL}}.$ 



Fig.2 Expansion interface example


## MITSUBISHI MICROCOMPUTERS M5M82C43P/FP

#### **INPUT/OUTPUT EXPANDER**

#### PIN DESCRIPTION

Symbol	Name	Input or output	Function
CS	Chip select	In	Chip select input. A high on $\overline{CS}$ causes PROG input to be regarded high inside the M5M82C43P. This then inhibits any change of output or internal status
PROG	Program	Įn	A high-to-low transition on PROG signifies that address (ports $4 \sim 7$ ) and control are available on port 2, and a low-to-high transition signifies that the designated data is available on the designated port through port 2. The designation is shown in Table 1.
P2 <sub>0</sub> ~P2 <sub>3</sub>	Input/output port 2	In/out	This 4-bidirectional port contains the address and control bits shown in Table 1 on a high-to-low transi- tion of PROG. During a low-to-high transition, it contains the input (output) data on this port
$P4_0 \sim P4_3$ $P5_0 \sim P5_3$ $P6_0 \sim P6_3$ $P7_0 \sim P7_3$	Input/output port 4 Input/output port 5 Input/output port 6 Input/output port 7	In/out	4-bit bidirectional I/O ports. May be programmed to be input, low-impedance latched or 3-state These ports are automatically set to the output mode when written, ANLed or ORLed and this mode continues until the next read operation. After reset on a read operation, this port is placed in the high impedance and input mode.

#### **OPERATION**

The M5M82C43P is an input/output expander designed specifically for the Series MELPS8-41 and Series MELPS8-48. The Series MELPS8-41 and Series MELPS8-48 already have instructions and PROG pin to communicate with the M5M82C43P.

An example of the M5M82C43P and the M5M80C49-XXXP is shown in Fig. 1. The following description of the M5M82C43P basic operation is made according to Fig. 1.

Upon initial application of the power supply to the device, each port of the M5M82C43P is set to the input mode (highimpedance) by means of the resident power-on initialization circuit.

When the microcomputer begins to execute a transfer instruction

MOVD A, Pi i = 4, 5, 6, 7

which means the value on the port Pi is transferred to the accumulator, then the signals are sent out on the pins PROG and  $P2_0 \sim P2_3$ , as shown in the timing diagram.

On the high-to-low transition of pin PROG, the M5M82C43P latches the instructions (e.g. 0000) into itself from pins P2<sub>0</sub>~ P2<sub>3</sub> and transfers them to the instruction register (① in the timing diagram). During the low-level of PROG, the M5M82C43P continuously outputs the contents of the specified input (output) port (in this case, port P4) to pins P2<sub>0</sub>~ P2<sub>3</sub> (② in the timing diagram). The microcomputer, at the appropriate time, latches the level of pins P2<sub>0</sub>~P2<sub>3</sub> and resumes the high level of PROG.

The next example is the case in which the microcomputer executes

#### **MOVD Pi, A** i = 4, 5, 6, 7

the transfer (output) instruction.

In this case, as in the previous case, on the high-to-low transition of pin PROG, the M5M82C43P latches the instructions (e.g.0110) into itself from pins  $P2_0 \sim P2_3$  and transfers them to the instruction register (① in the timing diagram).

After this the microcomputer sends out high to pin PROG, transferring the data to pins  $P2_0 \sim P2_3$  which is an output data to the input/output port. Then the M5M82C43P transfers the data of pins  $P2_0 \sim P2_3$  to the port latch of the designated input/output port (in this case P6). In a few seconds after a low-to-high transition on the PROG, the designated port (P6) is set to the output mode and the data of the port latch is transferred to the port pins (③ in the timing diagram).

When instructions

ANLD	Pi, A	
ORLD	Pi. A	I = 4, 5, 6

are executed, the microcomputer generally operates as the same function as MOVD Pi, A.

7

It only differs in that the data of the port latch after 4 in the timing diagram is ANDed or ORed with the data of the port latch before 4 and the data of pins P2<sub>0</sub>~P2<sub>3</sub>

When instructions

MOVD	Pi, A	
ANLD	Pi, A	
ORLD	Pi, A	i = 4, 5, 6, 7

are executed toward the port in an output mode, the outputs are generated on the port as soon as low-to-high transition on the PROG occurs.

When the mode of the output port is going to be changed during the execution and the instruction

**MOVD A**, **Pi** i = 4, 5, 6, 7is executed, it is preferable to execute one dummy instruction. Because it takes a little time to turn the designated port into a high-impedance state after the high-to-low transition on the PROG, the result may be that the first instruction is not read correctly



## MITSUBISHI MICROCOMPUTERS M5M82C43P/FP

#### **INPUT/OUTPUT EXPANDER**

#### **TIMING REQUIREMENTS** ( $\tau_a = -20 \sim 75^{\circ}$ C, $v_{cc} = 5V \pm 10\%$ , $v_{ss} = 0V$ , unless otherwise noted)

Symbol	Parameter	Alternative	Test conditions	Limits			11-14
		symbol		Min	Тур	Мах	Unit
tsu(INST-PR)	Instruction code setup time befor PROG	t <sub>A</sub>	$C_L = 80 pF$	100			ns
th(PR-INST)	Instruction code hold time after PROG	t <sub>B</sub>	$C_L = 20 pF$	60			ns
tsu(DQ-PR)	Data setup time before PROG	t <sub>C</sub>	$C_L = 80 pF$	200			ns
th(PR-DQ)	Data hold time after PROG	t <sub>D</sub>	$C_L = 20 pF$	20			ns
t <sub>W(PR)</sub>	PROG pulse with	tĸ		700			ns
tsu(CS-PR)	Chip select setup time before PROG	t <sub>cs</sub>		50			ns
th(PR-CS)	Chip select hold time after PROG	t <sub>cs</sub>		50			ns
tsu(port-pr)	Port setup time before PROG	t <sub>IP</sub>		100			ns
th(PR-PORT)	Port hold time after PROG	tip		100			ns

#### $\label{eq:switching} \textbf{SWITCHING} \quad \textbf{CHARACTERISTICS} \ (\textbf{T}_a = -40 \sim 85 \text{°C}, \ \textbf{V}_{cc} = 5 \text{V} \pm 10 \text{\%}, \ \textbf{V}_{ss} = 0 \text{V}, \ \textbf{unless otherwise noted})$

Symbol	Parameter	Alternative	Test conditions	Limits			11
		symbol		Min	Тур	Мах	Unit
ta(PR)	Data access time after PROG	t <sub>ACC</sub>	$C_L = 80 pF$	0		650	ns
tdv(PR)	Data valid time after PROG	t <sub>H</sub>	$C_L = 20 pF$	0		150	ns
t <sub>PHL(PR)</sub> t <sub>PLH(PR)</sub>	Output valid time after PROG	t <sub>PO</sub>	C <sub>L</sub> = 100pF			700	ns
t <sub>PZX(PR)</sub> t <sub>PXZ(PR)</sub>	Input/output switching time	—				800	ns



## MITSUBISHI MICROCOMPUTERS M5M82C43P/FP

#### **INPUT/OUTPUT EXPANDER**

Example:

To use the 20mA sinking capability at port 7, find the effects on the sinking capabilities of the other I/O lines. Assume the M5M82C43P is driving loads as shown below:

3 lines:  $20\text{mA} (V_{OL} = 1.0\text{V max}, \text{ port 7 only})$ 

4 lines:  $4mA (V_{OL} = 0.45V max)$ 

9 lines: 1.6mA ( $V_{OL} = 0.45V \text{ max}$ )

Is this within the allowable limit?

 $\Sigma I_{OL} = (20mA \times 3) + (4mA \times 4) + (1.6mA \times 9) = 90.4mA$ 

From the curve it is seen that with respect to  $I_{OL} = 4mA$ ,  $I_{OL}$  is 93mA (point B) and that the above load of 90.4mA is within the limit of 93mA.

Note: The sinking current of port 4  $\sim$  7 must not exceed 30mA regardless of the value of V\_{OL}.



Fig.2 Expansion interface example



#### SERIES MELPS 8-48 MASK-PROGRAMMABLE ROM CONFIRMATION MATERIAL

SINGLE-CHIP 8-BIT MICROCOMPUTERS M5L8048-XXXP, M5L8049-XXXP, P-6, M5L8049H1-XXXP and M5M8050H-XXXP

### MITSUBISHI ELECTRIC

	-	Signature
Customer		
Company name		Prepared
Company address	Tel	
Company contact	Date	Approved

The single-chip microcomputer type number to order and the type of EPROMs to be supplied should be specified by

checking / in the boxes. Three sets of EPROMs should be supplied.

EPROM type number microcomputer type number	□2732	□2764	
□M5L8048-XXXP	□A (000 <sub>16</sub> ~ 3FF <sub>16</sub> )	□A (000 <sub>16</sub> ~ 3FF <sub>16</sub> )	□8748 □8748H
́□М5L8049-ХХХР □М5L8049-ХХХР-6	□A (000 <sub>16</sub> ~ 7FF <sub>16</sub> )	□A (000 <sub>16</sub> ~ 7FF <sub>16</sub> )	□8749 □8749H
□M5L8049H1-XXXP	□A (000 <sub>16</sub> ~ 7FF <sub>16</sub> )	□A (000 <sub>16</sub> ~ 7FF <sub>16</sub> )	□8749 □8749H
□M5M8050H-XXXP	□A (000 <sub>16</sub> ~ FFF <sub>16</sub> )	□A (000 <sub>16</sub> ~ FFF <sub>16</sub> )	. –

Note 1 : The high-level data of both data outputs and address inputs of the supplied EPROM will be programmed as '1', and low-level as '0'.

- 2 : Cleary indicate the type number of EPROMs and address designation letter symbols A and B on the supplied EPROMs
- 3 : The data of the addresses in parentheses on the EPROM are programmed onto the ROM
- 4 The data from each PROM in the set is compared and if 2 of the 3 are equal, the equal value will be programmed into the ROM. When the 3 values are different programming is halted and the customer is notified of the error. The error report will show the address and data

#### CUSTOMER'S IDENTIFICATION MARK

If you require a special identification mark, please specify in the following format.



6 : The identification mard should be no more than 12 characters consisting of alphanumeric

characters (except J.I and O) or dashes

#### COMMENTS



# SERIES MELPS 8-41 MASK ROM ORDERING METHOD

#### MASK ROM ORDERING METHOD

Described below is the ordering method applicable when programs submitted by the customer are written into the mask ROMs.

An automatic mask ROM design program is prepared for writing programs into mask ROMs, and (1) the drafting data for mask ROM generation, (2) the reference list for mask ROM preparation error checks and (3) an automatic test protram for the large-scale tester designed to test the mask ROMs are all automatically generated.

When the object program is stored in the Series MELPS 8-41 single-chip microcomputer mask ROM, the order for the object program medium is received as an EPROM form. Consequently, the EPROM or EPROMs which have stored the object program equivalent to one single-chip microcomputer chip should be submitted accompanied by the prescribed confirmation sheets for 3 sets of EPROMs respectively.

#### EPROM SPECIRICATIONS

- Usable EPROMs include Mitsubishi's M5L2732K and M5L2764K or Intel's 2732, 8741, 8741A, 8742 or their equivalent. The M5L2732K and the M5L2764K are the standard EPROMs.
- 2. "High" is treated as 1 for the EPROM data and address.
- 3. All the data from the head address to the final address are treated as the EPROM's effective data.

#### CHECKPOINTS

1. Cleary indicate the type number of EPROM.





. 

#### MITSUBISHI DATA BOOK SINGLE-CHIP 8-BIT MICROCOMPUTERS Vol.2

April, First Edition 1987

Editioned by

Committee of editing of Mitsubishi Semiconductor Data Book

Published by Mitsubishi Electric Corr

Mitsubishi Electric Corp., Semiconductor Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

## MITSUBISHI SEMICONDUCTORS SINGLE-CHIP 8-BIT MICROCOMPUTERS Vol.2



H-D9925-A KI-8704 Printed in Japan (ROD) © 1987 MITSUBISHI ELECTRIC CORPORATION Revised publication, effective Apr. 1987, Superseding publication H-D9380-A of Nov. 1985. Specifications subject to change without notice.