

# MITSUBISHI 1986 SEMICONDUCTORS

# SINGLE-CHIP 8-BIT MICROCOMPUTERS Vol.2

V Z V B O K

1310 Kifer Road

Sunnyvale, CA 94086 Dou G CORBETT (408) 737-0204





# SINGLE-CHIP 8-BIT MICROCOMPUTERS Vol.2





All values shown in this catalogue are subject to change for product improvement.

The information, diagrams and all other data included herein are believed to be correct and reliable. However, no responsibility is assumed by Mitsubishi Electric Corporation for their use, nor for any infringements of patents or other rights belonging to third parties which may result from their use.





### MITSUBISHI MICROCOMPUTERS CONTENTS

## **1** GUIDANCE

IGUIDANCE	page
Index by Function	-3
Development Support Systems	-4
Ordering Information	—5
Package Outlines	-7
Letter Symbols for The Dynamic Parameters	-10
Symbology 1	—13
Quality Assurance and Reliability Testing	-16
Precaution in Handling MOS IC/LSIs	-18

# 2 MELPS 8-48 MICROCOMPUTERS

Functions of MELPS 8-48 Microcomputers	
M5L8048-XXXP/M5L8035LP	Single-Chip 8-Bit Microcomputer 2-21
M5L8049-XXXP, P-6/M5L8039P-11, P-6	Single-Chip 8-Bit Microcomputer·····2-25
M5L8049H1-XXXP/M5L8039HLP-14	Single-Chip 8-Bit Microcomputer 2-29
M5M8050H-XXXP/M5M8040HP	Single-Chip 8-Bit Microcomputer 2-35
M5M8050L-XXXP/M5M8040LP	Single-Chip 8-Bit Microcomputer 2-40
M5M80C49-XXXP/M5M80C39P-6	Single-Chip 8-Bit CMOS Microcomputer ······2-45

# 3 MELPS 8-41 SLAVE MICROCOMPUTERS

Functions of MELPS 8-41 Slave Microcomputers		·3–	-3
M5L8041A-XXXP	Slave microcomputer ·····	·3–	-25
M5L8042-XXXP	Slave microcomputer ·····	·3–	-32

# 4 LSIS FOR PERIPHERAL CIRCUITS

M50780SP/M5078	1SP/M50782SP/M50783SP	Input/Output Expander ······4—3
M50784SP	Input Expander	4-9
M50786SP	Input/Output Expander ·····	4-11
M50790SP	Input/Output Expander ·····	4—16
M5L8243P	Input/Output Expander ······	4-26
M5M82C43P	Input/Output Expander ······	4-32
M5L8155P	2048-Bit Static RAM with I/O Ports	and Timer
M5L8156P	2048-Bit Static RAM with I/O Ports	and Timer

# 5 MICROCOMPUTER SUPPORT SYSTEMS

PC4000	Debugging Machine5-3	3
PC9000	Cross Assembler Machine	7
PC9100	16-Bit CPU Software Development System ······5-1	0
PC9001CPM	CP/M Software for PC9000	4
PC9004	Interface Cable Between PC9000 and PC4000	6
PC9005	Printer Interface Cable	7
PCA8400	MELPS 8-48 Dedicated Board	8
PCA8403	MELPS 8-48 Evaluation Board	20

### 6 APPENDICES

MELPS 8-48 Mask ROM	Ordering Method	6—3
MELPS 8-41 Mask ROM	Ordering Method	6—6

**Contact Address for Further Information** 





# GUIDANCE 1



### MITSUBISHI MICROCOMPUTERS **INDEX BY FUNCTION**

				Electrical characteristics						
Туре	Circuit function and organization	Structure	Supply voltage (V)	Typ pwr dissipation (mW)	Max. access time (ns)	Min cycle time (ns)	Max. fre- quency (MHz)	Package	Interchangeable products	Page

#### **MELPS 8-48 Microcomputers**

						_					
M5L8048-XXXP	1K-Byte Mask-Prog. ROM	N,SI,ED	5±10%	325		2500	6	40P4	i8048	2-21	
M5L8035LP	External ROM Type,64-Byte RAM	N,SI,ED	5±10%	325	_	2500	6	40P4	i8035L	2-21	
M5L8049-XXXP	OK Bite Mask Bress BOM		5-1-10%	500	_	1360	11	40.04	i8049	0.05	
M5L8049-XXXP-6	2K-Byte Mask-Prog. ROM	N,SI,ED	5±10%	500		2500	6	40P4		2-25	
M5L8039P-11			E-1000	500		1360	11	40.04	i8039	0.05	
M5L8039P-6	External ROM Type, 128-Byte RAM	N,SI,ED	5±10%	500	_	2500	6	40P4	i8039-6	2-25	
M5L8049H1-XXXP	2K-Byte Mask-Prog. ROM	N,Si,ED	5±10%	250	_	1070	14	40P4	i8049H	2-29	
M5L8039HLP-14	External ROM Type,128-Byte RAM	N,Si,ED	5±10%	250		1070	14	40P4	i8039HL	2-29	
M5M80C49-XXXP	2K-Byte Mask-Prog. ROM	C,Si	5±10%	25		2500	6	40P4		2-45	
M5M80C39P-6	External ROM Type,128-Byte RAM	C,Si	5±10%	25		2500	6	40P4	_	2-45	
M5M8050H-XXXP	4K-Byte Mask-Prog. ROM	N,Si,ED	5±10%	350	_	1360	11	40P4	· _	2-35	
M5M8040HP	External ROM Type,256-Byte RAM	N,Si,ED	5±10%	350	_	1360	11	40P4	_	2-35	
M5M8050L-XXXP	P 4K-Byte Mask-Prog. ROM		5±10%	250		2500	6	40P4	·	2-40	
M5M8040LP	External ROM Type,256-Byte RAM	N,Si,ED	5±10%	250		2500	6	40P4	—	2-40	

#### **MELPS 8-41 Slave Microcomputers**

M5L8041A-XXXP	1K-Byte Mask-Prog. ROM	N,Si,ED	5±10%	300	 2500	6	40P4	i8041A	3-25
M5L8042-XXXP	2K-Byte Mask-Prog. ROM	N,Si,ED	5±10%	300	 1250	12	40P4	i8042	332

#### LSIs for Peripheral Circuits

M50780SP	I/O Expander (CE="H" active)	C,AI	3~14	_	_	—	-	40P4B	TMS1025C	4-3
M50781SP	I/O Expander (CE="H" active)	C,AI	3~14	·	—	_	—	28P4B	TMS1024C	4-3
M50782SP	I/O Expander (CE="L" active)	C,AI	3~14	—		—		40P4B	—	4-3
M50783SP	I/O Expander (CE="L" active)	C,AI	3~14	—	_	_	—	28P4B		4-3
M50784SP	Input Expander	C,AI	4~14	—		—	—	28P4B	—	4-9
M50786SP	I/O Expander (CE="L" active)	C,AI	4~14	—	—			40P4B	_	4-11
M50790SP	50790SP I/O Expander		4~14	—	—		—	52P4B	-	4-16
M5L8243P	I/O Expander	N,Si,ED	5V±10%		—	—		24P4	i8243	4-26
M5M82C43P	I/O Expander	C,Si	5∨±10%		—		—	24P4	—	4-32
MELOIEED	2048-Bit Static RAM with I/O			500		-		40.04	10455	4 20
MOLOIDOP	Ports and Timer (CE="L" active)	N,SI,ED	5 1 5%	500	_		_	40P4	18155	4-39
M5L8156P	2048-Bit Static RAM with I/O		E + E9/	500				1054	19156	4 47
	Ports and Timer (CE="H" active)	N,SI,ED	5 - 5%	500				40P4	18156	4-4/

Note : AI=Aluminum gate. C=CMOS. ED=Enhancement depletion mode. N=N-channel.

P=P-channel. Si=Silicon gate.

### DEVELOPMENT SUPPORT SYSTEMS

#### **Development Support Systems**

統領和語言の主

		Deve	opment Support unit	Cross-asse	mbler unit	Debug	ging unit	
T	/pe				Software	Main unit	Special boards	Evaluation boards
	смоѕ		M5M80C49-XXXP					PCA8403
	8-bit		M5M80C39P-6					_ :
			M5L8048-XXXP					PCA8403
			M5L8035LP	Martine Statis	Cross- assembler software for PC9000	PC4000	PCA8400	
lters			M5L8049-XXXP	-XXXP -XXXP-6 P-11 P-6 P-6 DH-XXXP HL-XXXP HLP-14 Cross- assembler software tor PC9000				PCA8403
duo		MELPS	M5L8049-XXXP-6					PCA8403
icroc	2	8-48	M5L8039P-11					-
hip n	NMOS 8-bit		M5L8039P-6					
gle-cl			M5M8050H-XXXP					PCA8403
Sing			M5M8050L-XXXP					PCA8403
		1.	M5L8049H1-XXXP					-
			M5L8039HLP-14				-	
		MELPS	M5L8041A-XXXP			_	_	-
		8-41	M5L8042-XXXP			_	— <u>,</u>	_





#### FUNCTION CODE

Mitsubishi integrated circuits may be ordered using the following simplified alphanumeric typ-codes which define the function of the IC/LSIs and the package style.





### MITSUBISHI MICROCOMPUTERS ORDERING INFORMATION



#### PACKAGE CODE

Package style may be specified by using the following simplified alphanumeric code.





### MITSUBISHI MICROCOMPUTERS PACKAGE OUTLINES



AN STREET



1-7

### MITSUBISHI MICROCOMPUTERS PACKAGE OUTLINES



, de la particula 👘 de transmissiones



### MITSUBISHI MICROCOMPUTERS PACKAGE OUTLINES



A Bring Bar

#### N**O**SK (RECENCED V **MITSUBISHI MICROCOMPUTERS** ER SYMBOLS FOR THE DYNAMIC PARAMETERS

#### **1. INTRODUCTION**

A system of letter symbols to be used to represent the dynamic parameters of intergrated circuit memories and other sequential circuits especially for single-chip microcomputers, microprocessors and LSIs for peripheral circuits has been discussed internationally in the TC47 of the International Electrotechnical Committee (IEC). Finally the IEC has decided on the meeting of TC47 in February 1980 that this system of letter symbols will be a Central Office document and circulated to all countries to vote which means this system of letter symbols will be a international standard.

The system is applied in this LSI data book for the new products only. Future editions of this data book will be applied this system. The IEC document which describes "Letter symbols for dynamic parameters of sequential integrated circuits, including memories" is introduced below. In this data book, the dynamic parameters in the IEC document are applied to timing requirements and switching characteristics.

#### 2. LETTER SYMBOLS

The system of letter symbols outlined in this document enables symbols to be generated for the dynamic parameters of complex sequential circuits, including memories, and also allows these symbols to be abbreviated to simple mnemonic symbols when no ambiguity is likely to arise.

#### 2.1. General Form

The dynamic parameters are represented by a general symbol of the form:-

t<sub>A(BC-DC)</sub>F ..... (1)

where :

Subscript A indicates the type of dynamic parameter being represented, for example; cycle time, setup time, enable time, etc.

Subscript B indicates the name of the signal or terminal for which a change of state or level (or establishment of a state or level) constitutes a signal event assumed to occur first, that is, at the beginning of the time interval. If this event actually occurs last. that is, at the end of the time interval, the value of the time interval is negative.

Subscript C indicates the direction of the transition and/or the final state or level of the signal represented by B. When two letters are used, the initial state or level is also indicated.

Subscript D indicates the name of the signal or terminal for which a change of state or level (or establishment of a state or level) constitutes a signal event assumed to occur last, that is, at the end of the time interval. If this event actually occurs first, that is, at the beginning of the time interval, the value of the time interval is negative.

Subscript E indicates the direction of the transition and/or the final state or level of the signal represented by D. When two letters are used, the initial state or level is also indicated.

Subscript F indicates additional information such as mode of operation, test conditions, etc.

Note 1: Subscripts A to F may each consists of one or more letters.

- 2: Subscripts D and E are not used for transition times.
- 3: The "-" in the symbol (1) above is used to indicate "to"; hence the symbol represents the time interval from signal event B occuring to signal event D occuring, and it is important to note that this convention is used for all dynamic parameters including hold times. Where no misunderstanding can occur the hyphen may be omitted.

#### 2.2. Abbreviated Form

The general symbol given above may be abbreviated when no misunderstanding is likely to arise. For example to:

	t <sub>A(B-D)</sub>
or	t <sub>A(B)</sub>
or	$t_{A(D)}$ – often used for hold times
or	t <sub>AF</sub> – no brackets are used in this case
or	t <sub>A</sub>
or	t <sub>BC-DE</sub> - often used for unclassified time intervals

#### 2.3. Allocation of Subscripts

In allocating letter symbols for the subscripts, the most commonly used subscripts are given single letters where practicable and those less commonly used are designated by up to three letters. As far as possible, some form of mnemonic representation is used. Longer letter symbols may be used for specialised signals or terminals if this aids understanding.

#### 3. SUBSCRIPT A (For Type of Dynamic Parameter)

The subscript A represents the type of dynamic parameter to be designated by the symbol and, for memories, the parameters may be divided into two classes :

a) those that are timing requirements for the memory and



### LETTER SYMBOLS FOR THE DYNAMIC PARAMETERS

b) those that are characteristics of the memory. The letter symbols so far proposed for memory circuits are listed in sub-clauses 3.1 and 3.2 below. All subscripts A should be in lower-case.

#### 3.1. Timing Requirements

The letter symbols for the timing requirements of semiconductor memories are as follows :

Term	Subscript
Cycle time	с
Time interval between two signal events	d
Fall time	f
Hold time	h ⊦
Precharging time	рс
Rise time	r
Recovery time	rec
Refresh time interval	rf
Setup time	su
Transition time	t
Pulse duration (width)	w

#### 3.2. Characteristics

The letter symbols for the dynamic characteristics of semiconductor memories are as follows :

Characteristic	Subscript
Access time	а
Disable time	dis
Enable time	en
Propagation time	Р
Recovery time	rec
Transition time	. <b>T</b>
Valid time	
Note: Recovery time for use as a characteristic i	s limited to sense recovery time.

4. SUBSCRIPTS B AND D (For Signal Name or Terminal Name)

The letter symbols for the signal name or the name of the terminal are as given below.

All subscripts B and D should be in upper-case.

Subscript
А
С
CA
CAS
D
DQ
E

Erasure	ER
Output enable	G
Program	PR
Data output	Q
Read	R
Row address	RA
Row address strobe	RAS
Refresh	RF
Read/Write	RW
Chip select	S
Write (write enable)	W

Note 1: In the letter symbols for time intervals, bars over the subscripts, for example CAS, should not be used.

2: It should be noted, when further letter symbols are chosen, that the subscript should not end with H, K, V, X, or Z. (See clause 5)

3: If the same terminal, or signal, can be used for two functions (for example Data input/output, Read/Write) the waveform should be labelled with the dual function, if appropriate, but the symbols for the dynamic parameters should include only that part of the subscript relevant to the parameter.

#### 5. SUBSCRIPTS C AND E (For Transition of Signal)

The following symbols are used to represent the level or state of a signal :

Transition of signal	Subscript
High logic level	Н
Low logic level	L
Valid steady-state level (either low or high)	v
Unknown, changing, or 'don't care' level	х
High-impedance state of three-state output	Z

The direction of transition is expressed by two letters, the direction being from the state represented by the first letter to that represented by the second letter, with the letters being as given above.

When no misunderstanding can occur, the first letter may be omitted to give an abbreviated symbol for subscripts C and E as indicated below.

All subscripts C and E should be in upper-case.

	Subscript		
Examples	Full	Abbreviated	
Transition from high level to low level	HL	L	
Transition from low level to high level	LH	н	
Transition from unknown or changing state to valid state	XV	v	
Transition from valid state to unknown or changing state	vx	x	
Transition from high-impedance state to valid state	zv	V	

Note: Since subscripts C and E may be abbreviated, and since subscripts B and D may contain an indeterminate number of letters, it is necessary to put the restriction on the subscripts B and D that they should not end with H, L, V, X, or Z, so as to avoid possible confusion.



### LETTER SYMBOLS FOR THE DYNAMIC PARAMETERS

#### 6. SUBSCRIPT F (For Additional Information)

If necessary, subscript F is used to represent any additional qualification of the parameter such as mode of operation, test conditions, etc. The letter symbols for subscript F are given below.

Subscript ₱ should be in upper-case.

Modes of operation	Subscript		
Power-down	PD		
Page-mode read	PGR		
Page-mode write	PGW		
Read	R		
Refresh	RF		
Read-modify-write	RMW		
Read-write	RW		
Write	W		



MITSUBISHI MICROCOMPUTERS SYMBOLOGY

### FOR DIGITAL INTEGRATED CIRCUITS

New symbol	Former symbol	Parameterdefinition
Ci		Input capacitance
Co		Output capacitance
Ci/o		Input/output terminal capacitance
C <sub>i( \$\phi)</sub>		Input capacitance of clock input
f.		Frequency
f(φ)		Clock frequency
1		Current-the current into an integrated circuit terminal is defined as a positive value and the current out of a terminal is defined as a negative value
188		Supply current from V <sub>BB</sub>
BB(AV)		Average supply current from V <sub>BB</sub>
1cc		Supply current from Vcc
ICC(AV)		Avarage supply current from Vcc
ICC(PD)		Power-down supply current from Vcc .
IDD	] . ]	Supply current from V <sub>DD</sub>
DD(AV)		Average supply current from V <sub>DD</sub>
I <sub>GG</sub>		Supply current from V <sub>GG</sub>
GG(AV)		Average supply current from $V_{GG}$
1		Input current
Lін		High-level input current-the value of the input current when V <sub>OH</sub> is applied to the input considered
ιL		Low-level input current-the value of the input current when VOL is applied to the input considered
Гон		High-level output current-the value of the output current when VOH is applied to the output considered
loĿ		Low-level output current-the value of the output current when VOL is applied to the output considered
loz		Off-state (high-impedance state) output current-the current into an output having a three-state capability with input condition so applied that
		it will establish according to the product specification, the off (high-impedance) state at the output
I <sub>оzн</sub>		Off-state (high-impedance state) output current, with high-level voltage applied to the output
IOZL	(	Off-state (high-impedance state) output current, with low-level voltage applied to the output
los		Short-circuit output current
Iss	ļ	Supply current from V <sub>SS</sub>
Pd		Power dissipation
NEW		Number of erase/write cycles
N <sub>RA</sub>		Number of read access unrefreshed
Ri		Input resistance
RL		External load resistance
ROFF		Off-state output resistance
R <sub>ON</sub>		On-state output resistance
ta		Access time-the time interval between the application of a specified input pulse during a read cycle and the availability of valid data signal at an output
t <sub>a(A)</sub>	ta(AD)	Address access time-the time interval between the application of an address input pulse and the availability of valid data signals at an output
ta(CAS)		Column address strobe access time
t <sub>a(E)</sub>	ta(CE)	Chip enable access time
t <sub>a(G)</sub>	t <sub>a(OE)</sub>	Output enable access time
ta(PR)		Data access time after program
t <sub>a (RAS)</sub>		Row address strobe access time
t <sub>a(S)</sub>	ta(CS)	Chip select access time
t <sub>c</sub>		Cycle time
t <sub>cR</sub>	t <sub>c(RD)</sub>	Read cycle time-the time interval between the start of a read cylce and the start of the next cycle
t <sub>crf</sub>	t <sub>c(REF)</sub>	Refresh cycle time-the time interval between successive signals that are intended to restore the level in a dynamic memory cell to its original level
topg	t <sub>c(PG)</sub>	Page-mode cycle time
t <sub>crmw</sub>	t <sub>c(RMR)</sub>	Read-modify-write cycle time-the time interval between teh start of a cycle in which the memory is read and new data is entered, and the start of
		the next cycle
t <sub>cw</sub>	t <sub>c(wR)</sub>	Write cycle time-the time interval between the start of a write cycle and the start of the next cycle



### A STATE STATE OF THE STATE OF T

**SYMBOLOGY** 

New symbol	Former symbol	Parameter-definition		
•.				
t		Delay time between the specified reference points on two pulses		
ιd(φ)		Delay time between clock puises-e.g., symbology, delay time, clock + to clock 2 or clock 2 to clock 1		
Ld (CAS-RAS)		Delay time, column address strobe to row address strobe		
t (CAS-W)	Id(CAS WR)	Delay time, column address strobe to column address strobe		
Ld (RAS-CAS)	.	Delay time, row address strobe to column address strobe		
ld(RAS-W)	Id(RAS-WR)	Delay time, row address stroke to write		
ldis(R-Q)	tdis(R-DA)	Output disable time after read		
ldis(s)	LPXZ(CS)			
ldis(w)	1PXZ(WR)			
LDHL		the time interval between specified reference points on the input and on the output pulses, when the		
IDLH				
len(A-Q)	LPZV(A-DQ)	Output enable time arter address		
len(R-Q)	LPZV(R-DQ)	Output enable time after read		
len(s-Q)	(CS-DQ)			
		rai time		
ιn •		Hold time-the interval time during which a signal at a specified input terminal after an active transition occurs at another specified input terminal		
ιh(A)	th(AD)	Address hold time		
чh (А-Е)	th(AD-CE)	Chip enable hold time after address		
th(A-PR)	th(AD-PRO)	Program hold time atter address		
(CAS-CA)		Column address hold time after column address strobe		
th (CAS-D)	<sup>t</sup> h(CAS-DA)	Data-in hold time after column address strobe		
th (CAS-Q)	th(CAS-OUT)	Data-out noid time after column address strobe		
Lh (CAS-RAS)		Now address strobe note time after column address strobe		
th (CAS-W)	th(CAS-WR)	Write hold time after column address strobe		
ι (D)	ιn(DA)	Data-in noid tinje		
th (D-PR)	th(DA-PRO)	Program noid time after data-in		
ιη (E)	th (CE)	Chip enable hold time		
τη (E-D)	In(CE-DA)	Output enable held time after this enable		
th (E-G)	th (CE-OE)	Pard hold time		
	In (RD)	Column address hold time after row address stroke		
th(RAS-CA)		Column address strobe hold time after row address strobe		
th (RAS-CAS)	+	Data-in hold time after row address strobe		
th (RAS-D)	In (RAS-DA)	Write held time after row address stroke		
th (RAS-W)	In (RAS-WR)	Chin salest hold time		
th (S)	ιn(CS)			
	•n(wR)	Column address stroke hold time after write		
th (W-CAS)	th (WR-CAS)	Data in hold time after write		
	th (WR-DA)	Bow address hold time after write		
tou	(WH-HAS)			
touu		I ow level to high-level propagation time of stated types and the low (high) level and when the device is driven and loaded by typical devices		
te		Rise time		
troc()	time	Write recovery time-the time interval between the termination of a write pulse and the initiation of a new cycle		
tsu		Setup time-the time interval between the application of a signal which is maintained at a specified input terminal and a consecutive active		
-30		tarnsition at another specified input terminal		
teu(a)	teuran	Address setup time		
	Teu (AD OF)	Chip enable setup time before address		
	teu (AD-UE)	Unipenaure setup time before'address		
teu (04 BAC)	-Su(AD-WH)	Row address strobe setup time before column address		
-SU(UA-HAS)	1 E			



.



New symbol	Former symbol	Parameter-definition			
teu (D)	teu (DA)	Data-in setup time			
		Chip enable setup time before data-in			
teu(D-E)	teu (DA-CE)	Write setup time before data-in			
tou(D-W)	tou (DA-WR)	Chip enable setup time			
tsu(E)	tou(CE)	Precharge setup time before chin enable			
tsu(E-P)	tou(GE-P)				
tsu(G-E)	tou(DE-CE)				
tsu(P-E)	SU(P-CE)	Chip enable serup time before precharge			
tsu(PD)	t	Pand white time			
tou(R)	tsu(RD)	Column address strobe setup time before read			
tou (n. a.a)	SU (RA-CAS)	Column address strobe setup time before redu			
+SU (HA-CAS)		Column address strobe setup time before row address			
usu(s)	LSU(CS)	Chip select setup time			
lsu(s-w)	LSU(CS-WR)	write setup time before chip select			
lsu(w)	Isu(WR)	Write setup time			
t⊤HL		High-level to low-level transition time the time interval between specified reference points on the edge of the output pulse when the output is going to the low (high) level and when a specified input signal is applied through a specified network and			
Тт∟н		Low-level- to high-level transition time the output is loaded by another specified network			
t <sub>V (Α)</sub>	t <sub>dv(AD)</sub>	Data valid time after address			
tv(E)	t <sub>dv(ce)</sub>	Data valid time after chip enable			
t <sub>v(E)PR</sub>	t <sub>v(CE)PR</sub>	Data valid time after chip enable in program mode			
t <sub>v(G)</sub>	t <sub>v(OE)</sub>	Data valid time after output enable			
t <sub>v(PR)</sub>		Data valid time after program			
t <sub>v(s)</sub>	t <sub>v(CS)</sub>	Data valid time after chip select			
tw		Pulse width (pulse duration) the time interval between specified reference points on the leading and training edges of the waveforms			
t <sub>w(E)</sub>	t <sub>w(CE)</sub>	Chip enable pulse width			
t <sub>w(EH)</sub>	tw(CEH)	Chip enable high pulse width			
t <sub>w(EL)</sub>	t <sub>w(EL)</sub>	Chip enable low pulse width			
t <sub>w(PR)</sub>		Program pulse width			
t <sub>w(R)</sub>	t <sub>w(RD)</sub> .	Read pulse width			
t <sub>w(s)</sub>	t <sub>w(CS)</sub>	Chip select pulse width			
t <sub>w(w)</sub>	t <sub>w(WR)</sub>	Wrtie pulse width			
t <sub>w(ø)</sub>		Clock pulse width			
Та		Ambient temperature			
Topr		Operating temperature			
Tstg		Storage temperature			
VBB		V <sub>BB</sub> supply voltage			
Vcc	[	V <sub>CC</sub> supply voltage			
V <sub>DD</sub>		V <sub>DD</sub> supply voltage			
V <sub>GG</sub>		V <sub>GG</sub> supply voltage			
V <sub>1</sub>		Input voltage			
VIH		High-level input voltage-the value of the permitted high-state voltage at the input			
VIL		Low-level input voltage-the value of the permitted low-state voltage at the input			
Vo		Output voltage			
V <sub>OH</sub>		High-level output voltage-the value of the guaranteed high-state voltage range at the output			
Vol		Low-level output voltage-the value of the guaranteed low-state voltage range at the output			
V <sub>SS</sub>		V <sub>SS</sub> supply voltage			



QUALITY ASSURANCE AND RELIABILITY TESTING

#### 1. PLANNING

In recent years, advances in integrated circuits have been rapid, with increasing density and speed accompanied by decreasing cost. Because of these advances, it is now practical and economically justifiable to use these devices in systems of greater complexity and in which they were previously considered too expensive. All of these advances add up to increased demand.

We at Mitsubishi foresaw this increased demand and organized our production facilities to meet it. We also realized that simply increasing production to meet the demand was not enough and that positive steps would have to be taken to assure the reliability of our products.

This realization resulted in development of our Quality Assurance System. The system has resulted in improved products, and Mitsubishi is able to supply its customers' needs with ICs of high reliability and stable quality. This system is the key to future planning for improved design, production and quality assurance.

#### 2. QUALITY ASSURANCE SYSTEM

The Quality Assurance System imposes quality controls on Mitsubishi products from the initial conception of a new product to the final delivery of the product to the customer. A diagram of the total system is shown in Fig. 1. For ease of understanding, the system is divided into three stages.

#### 2.1 Quality Assurance in the Design Stage

The characteristics of the breadboard devices are carefully checked to assure that all specifications are met. Standard integrated circuits and high-quality discrete components are used. During the design stage, extensive use is made of a sophisticated CAD program, which is updated to always include the latest state-of-the-art techniques.

#### 2.2 Quality Assurance in the Limited-Manufacturing Stage

Rigid controls are maintained on the environment, incoming material and manufacturing equipment such as tools and test equipment. The products and materials used are subjected to stringent tests and inspections as they are manufactured. Wafer production is closely monitored.

Finally, a tough quality assurance test and inspection is made before the product is released for delivery to a customer. This final test includes a complete visual inspection and electrical characteristics tests. A sampling technique is used to conduct tests under severe operating conditions to assure that the products meet reliability specifications.

#### 2.3 Quality Assurance in the Full Production Stage

Full production of a product is not started until it has been confirmed that it can be manufactured to meet quality and reliability specifications. The controls, tests and inspection procedures developed in §2.2 are continued. The closest monitoring assures that they are complied with.

#### 3. RELIABILITY CONTROL

#### **3.1 Reliability Tests**

The newly established Reliability Center for Electronic Components of Japan has established a qualification system for electronic components. Reliability test methods and procedures are developed to mainly meet MIL-STD-883 and JIS C 7022 specifications. Details of typical tests used on Mitsubishi ICs are shown in Table 1.

Table 1 Ty	/pical I	reliability	test	items	and	conditions
------------	----------	-------------	------	-------	-----	------------

Group	Item	Test condition		
1	High temperature operating life	Maximum operating ambient temperature 1000h		
	High temperature storage life	Maximum storage temperature 1000h		
	Humidity (steady state) life	65*C 95%RH 500h		
	Soldering heat	260°C 10s		
2	Thermal shock	O~100°C 15 cycles. 10min/cycle		
L	Temperature cycle	Minimum to maximum storage temperature. 10 cycles of 1h/cycle		
3	Soldering	230°C. 5s. use rosin flux		
	Lead integrity	Tension 340g 30s Bending stress. 225g. ±30°. 3 times		
	Vibration	20G. X. Y. Z each direction, 4 times 100~2000Hz-4 min/cycle		
	Shock	1500G, 0.5ms in $X_1$ , $Y_1$ and $Z_1$ direction, 5 times.		
	Constant acceleration	20000G. Y <sub>1</sub> direction, 1 min		

#### 3.2 Failure Analysis

Devices that have failed during reliability or acceleration tests are analyzed to determine the cause of failure. This information is fed back to the process engineering section and manufacturing section so that improvements can be made to increase reliability. A summary of failure analysis procedures is shown in Table 2.

Table	92	Summary	of	failure	analysis	proced	lures
-------	----	---------	----	---------	----------	--------	-------

. Step	Description			
	O Inspection of leads, plating, soldering and welding			
1	O Inspection of materials, sealing, package and marking			
1. External	O Visual inspection of other items of the specifications			
examination	O Use of stéreo microscopes, metallurgical microscopes, X-ray			
	photographic equipment, fine leakage and gross leakage			
	testers in the examination			
	O Checking for open circuits, short circuits and parametric			
	degradation by electrical parameter measurement			
	O Observation of characteristics by a synchroscope or a curve			
2. Electrical tests	tracer and checking of important physical characteristics			
	by electrical characteristics			
	O Stress tests such as environmental or life tests, if required			
	O Removal of the cover of the device, the optical inspection			
	of the internal structure of the device			
3. Internal	O Checking of the silicon chip surface			
examination	O Measurement of electrical characteristics by probes.			
í .	if applicable			
·	O Use of SEM. XMA and infrared microscanner if required			
	O Use of metallurgical analysis techniques to supplement			
	<ul> <li>Slicing for cross-sectional inspection</li> </ul>			
4. Chip analysis	O Analysis of oxide film defects			
	O Analysis of diffusion defects			



### **QUALITY ASSURANCE AND RELIABILITY TESTING**

#### Fig. 1 Quality assurance system





**PRECAUTIONS IN HANDLING MOS IC/LSIs** 

A MOS transistor has a very thin oxide insulator under the gate electrode on the silicon substrate. It is operated by altering the conductance  $(g_m)$  between source and drain to control mobile charges in the channel formed by the applied gate voltage.

If a high voltage were applied to a gate terminal, the insulator-film under the gate electrode could be destroyed, and all Mitsubishi MOS IC/LSIs contain internal protection circuits at each input terminal to prevent this. It is inherently necessary to apply reverse bias to the P-N junctions of a MOS IC/LSI.

Under certain conditions, however, it may be impossible to completely avoid destruction of the thin insulator-film due to the application of unexpectedly high voltage or thermal destruction due to excessive current from a forward biased P-N junction. The following recommendations should be followed in handling MOS devices.

#### 1. KEEPING VOLTAGE AND CURRENT TO EACH TERMINAL BELOW MAXIMUM RATINGS

- 1. The recommended ranges of operating conditions provide adequate safety margins. Operating within these limits will assure maximum equipment performance and quality.
- 2. Forward bias should not be applied to any terminal since excessive current may cause thermal destruction.
- Output terminals should not be connected directly to the power supply. Short-circuiting of a terminal to a power supply having low impedance may cause burn-out of the internal leads or thermal destruction due to excessive current.

#### 2. KEEPING ALL TERMINALS AT THE SAME POTENTIAL DURING TRANSPORT AND STORAGE

When MOS IC/LSIs are not in use, both input and output terminals can be in a very high impedance state so that they are easily subjected to electrostatic induction from AC fields of the surrounding space or from charged objects in their vicinity. For this reason, MOS IC/LSIs should be protected from electrostatic charges while being transported and stored by conductive rubber foam, aluminum foil, shielded boxes or other protective precautions.

#### 3. KEEPING ELECTRICAL EQUIPMENT, WORK TABLES AND OPERATING PERSONNEL AT THE SAME POTENTIAL

1. All electric equipment, work table surfaces and operat-

ing personnel should be grounded. Work tables should be covered with copper or aluminum plates of good conductivity, and grounded. One method of grounding personnel, after making sure that there is no potential difference with electrical equipment, is by the use of a wristwatch metallic ring, etc. attached around the wrist and grounded in series with a 1M  $\Omega$  resistor. Be sure that the grounding meets national regulations on personnel safety.

 Current leakage from electric equipment must be prevented not only for personnel safety, but also to avert the destruction of MOS IC/LSIs, as described above. Items such as testers, curve-tracers and synchroscopes must be checked for current leakage before being grounded.

#### 4. PRECAUTIONS FOR MOUNTING OF MOS IC/LSIs

- The printed wiring lines to input and output terminals of MOS IC/LSIs should not be close to or parallel to high-voltage or high-power signal lines. Turning power on while the device is short-circuited, either by a solder bridge made during assembly or by a probe during adjusting and testing, may cause maximum ratings to be exceeded, which may result in the destruction of the device.
- 2. When input/output, or input and/or output, terminals of MOS IC/LSIs (now open-circuits) are connected, we must consider the possibility of current leakage and take precautions similar to §2 above. To reduce such undesirable trouble, it is recommended that an interface circuit be inserted at the input or output terminal, or a resistor with a resistance that does not exceed the output driving capability of the MOS IC/LSI be inserted between the power supply and the ground.
- 3. A filter circuit should be inserted in the AC power supply line to absorb surges which can frequently be strong enough to destroy a MOS IC/LSI.
- 4. Terminal connections should be made as described in the catalog while being careful to meet specifications.
- Ungrounded metal plates should not be placed near input or output terminals of any MOS IC/LSIs, since destruction of the insulation may result if they become electrostatically charged.
- 6. Equipment cases should provide shielding from electrostatic charges for more reliable operation. When a plastic case is used, it is desirable to coat the inside of the case with conductive paint and to ground it. This is considered necessary even for battery-operated equipment.





### MITSUBISHI MICROCOMPUTERS MELPS 8-48 MICROCOMPUTERS

#### FUNCTION OF MELPS 8-48 MICROCOMPUTERS

#### DESCRIPTION

The MELPS8-48 LSI is a family of cost-efficient single-chip microcomputers in which all of such necessary components as the CPU, ROM, RAM, input/output ports, timer etc. are integrated. The MELPS8-48 family consists of the following twelve members of different kinds and ROM/RAM capacities.

Each chip is provided with a timer and interrupt input and its I/O capabilities are simply expanded by use of I/O expanding chip M5L8243P or M5M82C43P (CMOS version), in addition the program memory can also be expanded to 4K bytes.

Each of M5L8048-XXXP, M5L8049-XXXP, M5L8049H1-XXXP, M5M8050H-XXXP, M5M8050L-XXXP and M5M80C49-XXXP (CMOS version) has a built-in masked ROM and is suited for mass produciton. M5L8035LP has functions equivalent to M5L8048-XXXP, M5L8039P to M5L8049-XXXP, M5L8039HLP-14 to M5L8049H1-XXXP, M5M8040HP to M5M8050H-XXXP, M5M8040LP to M5M8050L-XXXP and M5M80C39P-6 to M5M80C49-XXXP where the program memory (ROM) is set externally.

The family is provided with the MELPS8-48 cross assembler as a support for software development.

	Input clock (MHz)	Memory and input/output capacity			
Symbol		ROM (Bytes)	RAM (Bytes)	l/O (Port)	Structure
M5L8048-XXXP	6	1К	64	27	ED NMOS
M5L8035LP	6	External	64	27	ED NMOS
M5L8049-XXXP-6	6	2К	128	27	ED NMOS
M5L8049-XXXP	11	2К	128	27	ED NMOS
M5L8039P-6	6	External	128	27	ED NMOS
M5L8039P-11	11	External	128	27	ED NMOS
M5L8049H1-XXXP	14	×2K	128	27	ED NMOS
M5L8039HLP-14	14	External	128	27	ED NMOS
M5M8050H-XXXP	11	4K	256	27	ED NMOS
M5M8040HP	11	External	256	27	ED NMOS
M5M8050L-XXXP	6	4K	256	27	ED NMOS
M5M8040L-XXXP	6	External	256	27	ED NMOS
M5M80C49-XXXP	6	2К	128	27	СМОЗ
M5M80C39P-6	6	External	128	27	СМОЅ

#### MELPS 8-48 single-chip microcomputer family



### MELPS 8-48 MICROCOMPUTERS

#### **FUNCTION OF MELPS 8-48 MICROCOMPUTERS**



2



#### M5L8049-XXXP Block Diagram





#### FUNCTION OF MELPS 8-48 MICROCOMPUTERS



#### M5L8049H1-XXXP Block Diagram

#### M5M8050H-XXXP Block Diagram





2—5

### MELPS 8-48 MICROCOMPUTERS

#### FUNCTION OF MELPS 8-48 MICROCOMPUTERS



3



#### M5M80C49-XXXP Block Diagram





#### FUNCTION OF MELPS 8-48 MICROCOMPUTERS

#### BASIC FUNCTION BLOCKS Program Memory (ROM)

The M5L8048-XXXP contain 1024 bytes of ROM. The M5L8049-XXXP contains 2048 bytes of ROM. The program for the users application is stored in this ROM. Addresses 0, 3, 7 of the ROM are reserved for special functions. Table 1 shows the meaning and function of these three special addresses.

## Table 1 Reserved, defined addresses and their meanings and functions

Address	Meaning and function
0	The first instruction executed after a system reset.
3	The first instruction executed after an external interrupt is accepted,
7	The first instruction executed after a timer interrupt is accepted.

The ROM can be used to store constants and other 8-bit fixed data in addition to the program. Instructions such as MOVP A, @A and MOVP3 A, @A can be used to access the constants and data. The data could be in the form of tables, and can be easily looked up.

#### Data Memory (RAM)

The M5L8048-XXXP and M5L8748S contain 64 bytes of RAM. The M5L8049-XXXP contains 128 bytes of RAM. The RAM is used for data storage and manipulation and is divided into sections for more efficient processing. Addresses  $0\sim7$  and  $24\sim31$  form two banks of general purpose registers that can be directly addressed. Addresses  $0\sim7$  compose bank 0 and are numbered R $0\sim$ R7. Addresses  $24\sim31$  compose bank 1 and are also numbered R $0\sim$ R7. Only one bank is active at a time. The instructions SEL RB0 and SEL RB1 are used to select the working bank. Fig. 1 shows the division of the RAM and its mapping.

Addresses  $8\sim23$  compose an 8-level program counter stack. The details for using the stack will be found in the "Program Counter and Stack" section. Please refer to that section for details.

The remaining section, addresses 32 and above, must be accessed indirectly using the general-purpose registers R0 or R1. Of course all addresses can be indirectly addressed using the general-purpose registers R0 and R1.

A good practice to simplify programming is to reserve general-purpose register bank 0 for use of the main program and register bank 1 for interrupt programs. For example if register bank 0 (addressed  $0\sim7$ ) is reserved for processing data by the main program, when an interrupt is accepted the first instruction would be to switch the working registers from bank 0 to bank 1. This would save the data of the main program (addresses  $0\sim7$ ). The interrupt program can then freely use register bank1 (addresses  $24\sim31$ ) without destroying or altering data of the main program. When the interrupt processing is complete and control is returned to the main program by the RETR instruction, register bank 0 (in this example) is automatically restored as the working register bank at the same time the main program counter is restored.

Addresses  $0\sim31$  have special functions, but when not all of the registers are required, the ones not needed can be used for general storage. This includes both banks of general-purpose registers and the stack.



Fig. 4 Data memory (RAM)

#### PROGRAM COUNTER (PC) AND STACK (SK)

The MELPS 8-48 program counter is composed of a 12-bit binary counter as shown in Fig. 5. The low-order 10 bits can address 1024 bytes of memory. When the high-order 2 bits are zero, the internal, on chip memory is accessed. The high-order 2 bits can have the values  $1\sim3$ , which allows the user to add up to three banks of 1024 bytes. The program counter can address up to 4096 bytes of memory.

Addresses 8~23 of RAM are used for the stack (program counter stack). The stack provides an easy and automatic means of saving the program counter and other control information when an interrupt is accepted or a subroutine is called. For example, if control is with the main program and an interrupt is accepted, the contents of the 12-bit PC (program counter) is saved in the top of the stack, so it can be restored when control is returned to the main program. In addition to the PC, the high-order 4 bits of the PSW (program status word) are saved in the stack and restored along with the PC. A total of 16 bits are saved, the 12-bit



#### **FUNCTION OF MELPS 8-48 MICROCOMPUTERS**

PC and 4 bits of the PSW. A 3-bit stack pointer is associated with the stack. This pointer is a part of the PSW and indicates the top of the stack. The stack pointer indicates the next empty location (top of the stack), in case of an empty stack the top of the stack is the bottom of the stack. The data memory addresses associated with the stack pointer along with the data storage sequence are shown in Fig. 6.



Fig. 5 Program counter



Fig. 6 Relation between the program counter stack and the stack pointer

#### PROGRAM STATUS WORD (PSW)

The PSW (program status word) is stored in 8 bits of register storage. The configuration of the PSW is shown in Fig. 7. The high-order 4 bits of the PSW are stored in the stack, along with the PC, when an interrupt is accepted or a subroutine call executed. When control is returned to the main program by RETR both the PC and the high-order 4 bits of PSW are restored. When control is returned by RET only the PC is restored, so care must be taken to assure that the contents of the PSW was not unintentionally changed.

The order and meaning of the 8 bits of the PSW are shown below.

- Bit  $0 \sim 2$ : Stack pointer  $(S_0, S_1, S_2)$
- Bit 3: Unused (always 1)
- Bit 4: Working register bank indicator 0 = Bank 0
  - 1 = Bank 1
- Bit 5: Flag 0 (value is set by the user and can be tested)
- Bit 6: Auxiliary carry (AC) (it is set/reset by instructions ADD and ADC and used by instruction DA A).
- Bit 7: Carry bit (C) (indicates an overflow after execution)



Fig. 7 Program status word



#### FUNCTION OF MELPS 8-48 MICROCOMPUTERS

#### I/O PORTS

The MELPS 8-48 has three 8-bit ports, which are called data bus, port 1 and port 2.

#### Port 1 and Port 2

Ports 1 and 2 and both 8-bit ports with identical properties. The output data of these ports are retained and do not change until another output is loaded into them. When used as inputs the input data is not retained so the input signals must be maintained until an input instruction is executed and completed.

Ports 1 and 2 so-called quasi-bidirectional ports have a special circuit configuration to accomplish this. The special circuit is shown in Fig. 8. All terminals of ports 1 and 2 can be used for input or output.



Fig. 8 I/O ports 1 and 2 circuit

Internal on chip pull-up resistors are provided for all the ports. Through the use of pull-up resistors, TTL standard high-level or low-level signals can be supplied. Therefore each terminal can be used for both input and output. To shorten switching time from low-level to high-level, when 1s are output, a device of about  $5k\Omega$  or lower is inserted for a short time (about 500ns when using a 6MHz crystal oscillator).

A port used for input must output all 1s before it reads the data from the input terminal. After resetting, a port is set to an input port and remains in this state, therefore it is not necessary to output all 1s if it is to be used for input. In short a port being used for output must output 1s before it can be used for input.

The individual terminals of quasi-bidirectional ports can be used for input or output. Therefore some terminals can be in the input mode while the remaining terminals of a port are in the output mode. This capability of ports 1 and 2 is convenient for inputting or outputting 1-bit or data with few bits. The logical instructions ANL and ORL can easily be used to manipulate the input or output of these ports.

#### Data Bus (Port 0)

The data bus is an 8-bit bidirectional port, which is used with I/O strobed signals. When the data bus is used for output the output data is latched, but if it is used for input the data is not latched. Unlike ports 1 and 2, which can have individual terminals in the input or output mode, all terminals of the data bus are in the input or output mode.

When the data bus is used as a static port the OUTL instruction can be used to output data and the INS instruction to input data. Strobe pulse  $\overline{RD}$  is generated while the INS instruction is being executed or  $\overline{WR}$  while OUTL is being executed.

The data bus read/write using MOVX instructions, but then the data bus is a bidirectional port. To write into the data bus a  $\overline{WR}$  signal is generated and the data is valid when  $\overline{WR}$  goes high. When reading from the data bus, an  $\overline{RD}$  signal is generated. The input levels must be maintained until  $\overline{RD}$  goes high. When the data bus is not reading/writing, it is in the high-impedance state.

# CONDITIONAL JUMPS USING TERMINALS $T_0$ , $T_1$ and $\overline{INT}$

Conditional jump instructions are used to alter program depending on internal and external conditions (states). Details of the jump instructions for the MELPS 8-48 can be found in the section on machine instructions.

The input signal status of  $T_0$ ,  $T_1$  and  $\overline{INT}$  can be checked by the conditional jump instructions. These input terminals, through conditional jump instructions such as JTO and JNTO, can be used to control a program. Programs and processing time can be reduced by being able to test data in input terminal rather than reading the data into a register and then testing it in the register.

Terminal  $T_0$ ,  $T_1$  and  $\overline{INT}$  have other functions and uses that are not related to conditional jump instructions. The details of these other functions and uses can be found in the section on terminal functions.



#### FUNCTION OF MELPS 8-48 MICROCOMPUTERS

#### INTERRUPT

The CPU recognizes an external interrupt by a low-level state at the  $\overline{INT}$  terminal. A "Wired-OR" connection can be used for checking multiple interrupts.

The INT terminal is tested for an interrupt request at the ALE signal output of every machine cycle. When an interrupt is recognized and accepted, control is transferred to the interrupt handling program. This is accomplished by an unconditional jump to address 3 of program memory, which is the start of the interrupt handling program, at the same time the program counter and 4 high-order bits of PSW are automatically moved to the top of the stack.

The interrupt level is one, so the next interrupt cannot be accepted until the current interrupt processing has been completed. The RETR instruction terminates the interrupt processing. That is to say, the next interrupt can not be accepted until the RETR instruction is executed. The next interrupt can be accepted at the start of the second cycle of the RETR instruction (2-cycle instruction). Time/event counter overflow which causes an interupt request also will not be accepted.

After the processing for an interrupt is completed control is returned to the main program. This is accomplished by executing RETR which restores the program counter and PSW automatical and checks  $\overline{INT}$  and the time/event counter overflow for an interrupt request. If there is an interrupt request, the control will not be returned to the main program but will be transferred to the interrupt handling program.

An external interrupt has a higher priority than a timer interrupt. This means that, if an external and timer interrupt request are generated at the same time, the external interrupt has the priority and will be accepted first.

When a second level of external interrupt is required, the timer interrupt, if not being used, can provide this. The procedure for this is to first disable the timer interrupt, set the timer/event counter to  $FF_{16}$  and put the CPU in the event counter mode. After this has been done, if  $T_1$ input is changed to low-level from high-level, an interrupt is generated in address 7.

Terminal  $\overline{INT}$  can also be tested using a conditional jump instruction. For more details on this procedure, check the "Conditional Jumps Using Terminals  $T_0$ ,  $T_1$  and  $\overline{INT}$ " section.

#### TIMER/EVENT COUNTER

The timer/event counter for the MELPS 8-48 is an 8-bit counter, that is used to measure time delays or count external events. The same counter is used to measure time delays or count external events by simply changing the input to the counter.

The counter can be initialized by executing an MOV T, A instruction. The value of the counter can be read for checking by executing an MOV A, T instruction. Reset will stop the counting but the counter is not cleared, so counting can be resumed.

The largest number the counter can contain is  $FF_{16}$ . If it is incremented by 1 when it contains  $FF_{16}$ , the counter will be reset to 0, the overflow flag is set and a timer interrupt request is generated.

The conditional jump instruction JTF can be used to test the overflow flag. Care must be used in executing the JTF instruction because the overflow flag is cleared (reset) when executed. When a timer interrupt is accepted, the control is transferred to address 7 of program memory.

When both a timer and external interrupt request are generated at the same time, the external interrupt is given priority and will be accepted first by automatically jumping to address 3 of program memory. The timer interrupt request is kept and will be processed when the external interrupt has been completed and a PETR is executed. A latched timer interrupt request is cancelled when a timer interrupt request is generated. A timer interrupt request can be disabled by executing a DIS TCNTI instruction.

The STRT CNT instruction is used to change the counter to an event counter. Then terminal  $T_1$  signal becomes the input to the event counter and an event is counted each full cycle (low-high-low one event). The maximum rate that can be counted is one time in 3 machine cycles (7.5 $\mu$ s when using 6MHz crystal). The high-level at  $T_1$  must be maintained at least 1/5 of the cycle time (500ns when using 6MHz crystal).



#### FUNCTION OF MELPS 8-48 MICROCOMPUTERS

The STRT T instruction is used to change the counter to a timer. The internal clock signal becomes the input to the timer. The internal clock is 1/32 of 400kHz (when using 6MHz crystal) or 12.5kHz. The timer is therefore counted up every  $80\mu$ s. Fig. 9 shows the timer/event counter.

The counter can be initialized by executing an MOV T, A instruction. The timer can be used to measure  $80\mu s^{\sim}$ 20ms in multiples of 80 $\mu$ s. When it is necessary to measure over 20ms (maximum count 256x80 $\mu$ s) of delay time the number of overflows, one every 20ms, can be counted by the program. To measure times of less than 80 $\mu$ s; external clock pulses can be input through T<sub>1</sub> while the counter is in the event counter mode. Every third (or more) ALE signal can be used instead of an external clock.



Fig. 9 Timer/event counter

#### MELPS 8-48 CYCLE TIMING

The output of the state counter is 1/3 the input frequency from the oscillator. When a 6MHz crystal is used for input, the output would be 2MHz (500ns). A CLK signal is generated every 500ns (one state cycle) which is used for the demarcation of each machine state. The instruction ENTO CLK will output the CLK signal through terminal  $T_0$ . The input of the cycle counter is CLK (state cycle) and the output is an ALE signal which is generated every 5 state cycles.

Fig. 11 Shows the relationship between clock and generated cycles.

One machine cycle contains 5 states with a CLK signal for demarcation of each state. The MELPS 8-48 instructions are executed in one machine cycle or two machine cycles. An instruction cycle can be one or two machine cycles as shown in Fig. 12.



Fig.10 Clocking cycle generation



Fig.11 Clock and generated cycle signals



Fig.12 Instruction execution timing


## **MELPS 8-48 MICROCOMPUTERS**

## FUNCTION OF MELPS 8-48 MICROCOMPUTERS

#### RESET

The reset terminal is for resetting the CPU. A Schmitt trigger circuit along with a pull-up register are connected to it on the chip. A reset can easily be generated by attaching a  $1\mu$ F as capacitor as shown in Fig. 13. An external reset pulse applied at **RESET** must remain at low-level for at least 50ms after power has been turned on and reached its normal level.

The reset function causes the following initialization within the CPU.

1. Program counter is reset to 0.

- 2. Stack pointer is reset to 0.
- 3. Register bank is reset to 0.
- 4. Memory bank is reset to 0.
- 5. Data bus is cleared to high-impedance state.
- 6. Ports 1 and 2 are reset to input mode.
- 7. External and timer interrupts are reset to disable state.
- 8. Timer is stopped.
- 9. Timer overflow flag is cleared.
- 10. Flags  $F_0$  and  $F_1$  are cleared.
- 11. Clock output for terminal  $T_0$  is disabled.
- Note 1: On the M5L8748S the <u>RESET</u> terminal, in addition to being used for the reset function, is also used when reading and writing data in the EPROM on the chip. Details on this will be found in the section on reading and writing data in the M5L8748S.



Fig. 13 Example of a reset circuit

#### SINGLE-STEP OPERATION

The terminal  $\overline{SS}$  on the MELPS 8-48 is provided to facilitate single-step operation. In single-step operation, the CPU stops after the execution of each instruction is completed and the memory address (12 bits) of the next instruction to be fetched is output through the data bus (8 bits) plus the low-order 4 bits of port 2 ( $P_{20} \sim P_{23}$ ). The user can use this to trace the flow of this program instruction by instruction and will find this an aid in program debugging. Single-step operation is controlled through  $\overline{SS}$  and ALE as shown in Fig. 14.



Fig. 14 Single-step operation circuit and timing

A type D flip-flop with preset and reset terminals, as shown in Fig. 11, is used to generate the signal for  $\overline{SS}$ . When the preset terminal goes to low-level,  $\overline{SS}$  goes to high-level, which puts the CPU in RUN mode. When the preset terminal is grounded it goes to high-level. Then  $\overline{SS}$  goes to lowlevel. When  $\overline{SS}$  goes to low-level, the CPU stops. Then when the push-button switch is pushed, a pulse is sent to the clock terminal of the type D flip-flop which turns  $\overline{SS}$  to high-level. When  $\overline{SS}$  goes to high-level the CPU fetches the



## MITSUBISHI MICROCOMPUTERS MELPS 8-48 MICROCOMPUTERS

#### FUNCTION OF MELPS 8-48 MICROCOMPUTERS

next instruction and begins to execute it, but then an ALE signal is sent to the reset terminal of the type D flip-flop which turns SS to low-level. The CPU again stops as soon as execution of the current instruction is completed. When the push-button switch is again pushed, the cycle is repeated and the CPU is in single-step operation as shown in Fig. 12. While the CPU is stopped in single-step operation, the data bus and the low-order 4 bits of port 2 are used to output the memory address of the next instruction to be fetched. This interferes with input and output, but essential input/output can be latched by using the rising edge of ALE as clock.

#### Central Processing Unit (CPU)

Central Processing Unit (CPU) is composed of an 8-bit parallel arithmetic unit, accumulator, flag flip-flop and instruction decoder. The 8-bit parallel arithmetic unit has circuitry to perform the four basic arithmetic operations (plus, minus, multiply and divide) as well as logical operations such as AND and OR. The flag flip-flop is used to indicate status such as carry and zero. The accumulator contains one of the operations and the result is usually retained in the accumulator.



Fig. 15 CPU operation in single-step mode



## **MELPS 8-48 MICROCOMPUTERS**

## FUNCTION OF MELPS 8-48 MICROCOMPUTERS

### MACHINE INSTRUCTIONS

 $||\psi_{i,j}|| \leq ||\psi_{i,j}|| < ||\psi_{i,j}|| <$ 

Item		In	struction code		es	es		E	ffect carry	ed	
Туре	Mnemonic	D7 D6 D5 D4	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Hexa- decimal	Byt	CVc		с	AC	Note	Description
	MOVA, #n	0 0 1 0 n7n₅n₅n₄	0011 n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	2 3 n	2	•2	(A)←n		2		Transfers data n to register A.
	MOV A, PSW	1 1 0 0	0111	Ċ 7	1	1	(A)←(PSW)	•			Transfers the contents of the program status word to register A.
	MOV A, Rr	1 1 1 1	1 <b>r</b> <sub>2</sub> <b>r</b> <sub>1</sub> <b>r</b> <sub>0</sub>	F 8 + r	1	1	$(A) \leftarrow (Rr)$ r = 0 ~ 7				Transfers the contents of register $R_{r}$ to register $A_{r}$
	MOV A, @Rr	1 1 1 1	0 0 0 r <sub>0</sub>	F 0 + r	1	1	$(A) \leftarrow (M(Rr))$ r = 0 ~ 1				Transfers the contents of memory location, of the current page, whose address is in register $R_{\rm f}$ to register A.
	MOV PSW, A	1 1 0 1	0 1 1 1	D 7	1	1	$(PSW) \leftarrow (A)$ $(C) \leftarrow (A_7), (AC) \leftarrow (A_6)$	0	0		Transfers the contents of register A to the program status word.
	MOV Rr, A	1010	1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	A 8 + r	1	1	$(\mathrm{Rr}) \leftarrow (\mathrm{A})$ r = 0 ~ 7				Transfers the contents of register A to register $R_r$
	MOV Rr, #n	1011 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub>	1	88 + r	2	2	(Rr) ← n r = 0 ~ 7				Transfers data n to register R <sub>r</sub>
nsfer	MOV @Rr, A	1010	000r <sub>0</sub>	A 0 + r	1	1	(M(Rr))←(A) r=0~1				Transfers the contents of register A to memory location, of the current page, whose address is in register ${\rm R}_{\rm r}.$
Tra	MOV @Rr, #n	1 0 1 1 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub>	000r <sub>0</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	80 + n	2	2	(M(Rr))←n r=0~1				Transfers data n to memory location, of the current page, whose address is in register $R_r$ .
	MOVP A, @A	1010	0011	A 3	1	2	(A)←(M(A))				Transfers the data of memory location, of the current page, whose address is in register A to register A.
	MOVP3 A, @A	1 1 1 0	0011	E 3	1	2	(A)←(M(page 3, A))				Transfers the data of memory location, of page 3, whose address is in register A to register A.
	MOVX @Rr, A	1001	000r <sub>0</sub>	9 0 + r	1	2	(Mx(Rr))←(A) r=0~1				Transfers the contents of register A to memory location, of the current page, whose address is in register $R_r$ .
	MOVX A, @Rr	1000	000r <sub>0</sub>	80 + r	1	2	(A)⊷(Mx(Rr)) r=0~1				Transfers the contents of memory location, of the current page, whose address is in register ${\sf R}_r$ to register A.
	XCH A, Rr	0010	1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	28 + r	1	1	$      (A) \longleftrightarrow (Rr)       r = 0 \sim 7 $			-	Exchanges the contents of register $R_r$ with the contents of register A.
	XCH A, @Rr	0010	0 0 0 r <sub>0</sub>	20 + r	1	1	$(A) \longleftrightarrow (M(Rr))$ r=0~1				Exchanges the contents of memory location, of the current page, whose address is in register $R_r$ with the contents of register A.
	XCHD A, @Rr	0011	000r <sub>0</sub>	30 + r	1	1	$(A_0 \sim A_3) \leftrightarrow (M(Rr_0 \sim Rr_3))$ r = 0 ~ 1				Exchanges the contents of the low-order four bits of register A with the low-order four bits of memory location, of the current page, whose address is in register $R_r$ .
	ADD A, #n	0000 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub>	0011 n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	0 3 n	2	2	$(A) \leftarrow (A) + n$	0	0	1	Adds data n to the contents of register A and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0. The result is stored in register A.
	ADD A, Rr	0110	1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	68 + r	1	1	$(A) \leftarrow (A) + (Rr)$ r=0-7	0	0	1	Adds the contents of register R <sub>r</sub> to the con- tents of register A and sets the carry flags to 1 if there is an overflow otherwise resets, the carry flags to 0. The result is stored in register A.
hmetic	ADD A, « Rr	0110	0 0 0 r <sub>0</sub>	60 + r	1	1	$(A) \leftarrow (A) + (M(Rr))$ r = 0 ~ 1	0	0	1	Adds the contents of register A and the con- tents of memory location, of the current page, whose address is in register A and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0. The result is stored in register A.
Arit	ADDC A, #n	0 0 0 1 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub>	0 0 1 1 n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	13 n	2	2	(A) ← (A) + n + (C)	0	0	1	Adds the carry and data n to the contents of register A and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0. The result is stored in regis- ter A.
	ADDC A, Rr	0111	1 <b>r</b> <sub>2</sub> <b>r</b> <sub>1</sub> <b>r</b> <sub>0</sub>	78 + r	1	$ \begin{array}{ c c c c c } 1 & (A) \leftarrow (A) + (Rr) + (C) \\ r = 0 \sim 7 & & \\ \end{array} \\ \hline \end{array} \\ \hline \begin{array}{ c c c c c c c c } Adds the carry and the the carry of the contents of register the carry flags to 1 if the the thermise resets the carry result is stored in register the carry res stored in register the carry res $			Adds the carry and the contents of register $R_{\rm r}$ to the contents of register A and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0. The result is stored in register A.		
	ADDC A, @Rr	0111	0 0 0 r <sub>0</sub>	70 + r	1	1	$(A) \leftarrow (A) + (M(Rr)) + (C)$ r = 0 ~ 1	0	0	1	Adds the carry and the contents of memory location of the current page, whose address is in register R <sub>1</sub> to the contents of register A and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0. The result is stored in register A.



## **MELPS 8-48 MICROCOMPUTERS**

### **FUNCTION OF MELPS 8-48 MICROCOMPUTERS**

ltem	Mnemonic	Instruction code		/tes	cles	Function	E	ffect carry	ed	Description
Туре		D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Hexa- decimal	â	ð	•	c	AC	Note	
	ANL A, ⊐n	01010011 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	53 n	2	2	$(A) \leftarrow (A) \land n$				The logical product of the contents of regis- ter A and data n, is stored in register A.
	ANL A, Rr	0101 1r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	58 + r	1	. 1	$(A) \leftarrow (A) \land (Rr)$ r=0~7				The logical product of the contents of register A and the contents of register $R_{r,}$ is stored in register A.
	ANL A, @Rr	0101 000r <sub>0</sub>	50 + r	1	1	$(A) \leftarrow (A) \land (M(R_r))$ r=0~1				The logical product of the contents of register A and the contents of memory location, of the current page, whose address is in register $R_{r,}$ is stored in register A.
	ORL A, ≓n	01000011 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	4 3 n	2	2	(A) → (A) ∨ n				The logical sum of the contents of register A and data n, is stored in register A.
	ORL A, Rr	0 1 0 0 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	48 + r	1	1	$(A) \leftarrow (A) \vee (Rr)$ r = 0 ~ 7				The logical sum of the contents of register A and the contents of register $R_r$ is stored in register A.
	ORL A, @Rr	0100000r <sub>0</sub>	40 + r	1	1	(A) ← (A) ∨ (M(Rr)) r = 0 − 1				The logical sum of the contents of register A and the contents of memory location, of the current page, whose address is in register $R_r$ , is stored in register A.
	XRL A, ♯n	1 1 0 1 0 0 1 1 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	D 3 n	2	2	(A) ← (A) <del>V</del> n				The exclusive OR of the contents of register A and data n, is stored in register A.
netic	XRL A, Rr	1 1 0 1 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	D 8 + r	1	1	$(A) \leftarrow (A) \forall (Rr)$ r = 1 ~ 7				The exclusive OR of the contents of register A and the contents of register $R_r$ is stored in register A.
Arithi	XRL A, @Rr	1101 000r <sub>o</sub>	D 0 + r	1	1	$(A) \leftarrow (A) \forall (M(Rr))$ r = 0 ~ 1				The exclusive OR of the contents of register A and the contents of memory location, of the current page, whose address is in register $R_r$ , is stored in register A.
	INC A	00010111	17	1	1	(A) ← (A) + 1				Increments the contents of register A by 1. The result is stored in register A, and the car- ries are unchanged.
	DEC A	00000111	07	1	1	$(A) \leftarrow (A) - 1$				Decrements the contents of register A by 1. The result is stored in register A, and the car- ries are unchanged.
	CLR A	00100111	2 7	1	1	(A) ← 0				Clears the contents of register A, resets to 0.
	CPL A	00110111	37	1	1	$(\overline{A}) \rightarrow (A)$				Forms 1's complement of register A, and stores it in register A.
-	DA A	0101 0111	57	1	1	(A) ← (A) 10 Hexadecimal	0	0	1	I he contents of register A is converted to binary coded decimal notion, and it is stored in register A. If the contents of register A are more than 99 the carry flags are set to 1 otherwise they are reset to 0.
	SWAP A	0,100 0111	47	1	1	$(A_4 - A_7) \longleftrightarrow (A_0 - A_3)$				Exchanges the contents of bits $0\sim3$ of register A with the contents of bits $4\sim7$ of register A.
	RLA	11100111	E 7	1	1	$(A_{n+1}) \leftarrow (A_n)$ $(A_0) \leftarrow (A_7) \qquad n = 0 \sim 6$				Shifts the contents of register A left one bit. $A_7$ the MSB is rotated to $A_0$ the LSB.
	RLC A	1 1 1 1 0 1 1 1	F7	1	1	$ \begin{array}{l} (A_{n+1}) \leftarrow (A_{n}) \\ (A_{0}) \leftarrow (C) \\ (C) \leftarrow (A_{7})  n = 0 \sim 6 \end{array} $	0			Shifts the contents of register A left one bit. $A_1$ the MSB is shifted to the carry flag and the carry flag is shifted to $A_0$ the LSB.
	RR A	01110111	77	1	1	$(A_n) \leftarrow (A_{n+1})$ $(A_7) \leftarrow (A_0)  n = 0 \sim 6$				Shifts the contents of register A right one bit. $A_0$ the LSB is rotated to $A_7$ the MSB.
	RRC A	01100111	67	1	1	$\begin{array}{l} (A_n) \leftarrow (A_{n+1}) \\ (A_1) \leftarrow (C) \\ (C) \leftarrow (A_0)  n = 0 \sim 6 \end{array}$	0			Shifts the contents of register A right one bit. $A_0$ the LSB is shifted to the carry flag and the carry flag is shifted to $A_7$ the MSB.
metic	INC Rr	0001 1r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	18 + r	1	1	$(\mathbf{Rr}) \leftarrow (\mathbf{Rr}) + 1$ $\mathbf{r} = 0 \sim 7$				Increments the contents of register $R_r$ by 1. The result is stored in register $R_r$ and the carries are unchanged.
ister arith	INC @ Rr	0001000 <b>F</b> o	10 + r	1	1	$(M(R_r)) \leftarrow (M(R_r)) + 1$ r = 0 ~ 1				location, of the current page, whose address is in register $R_r$ by 1. Register $R_r$ uses bit $0^{-5}$ .
Reg	DEC Rr	1 1 0 0 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	C 8 + r	1	1	$(\mathbf{Rr}) \leftarrow (\mathbf{Rr}) - 1$ $\mathbf{r} = 0 \sim 7$				Decrements the contents of register $R_r$ by 1. The result is stored in register $R_r$ and the carries are unchanged.



# **MELPS 8-48 MICROCOMPUTERS**

## FUNCTION OF MELPS 8-48 MICROCOMPUTERS

					_						
ltem	Mnemonic	Inst	truction codë	Llava	ytes	ycles	Function	E.	ffecte carry	ed o	Description
Туре		D7 D6 D5 D4	$D_{3}D_{2}D_{1}D_{0}$	decimal		0		С	AC	Not	
-	JBbm	b7 b8 b5 1 m7 m8 m5 m4	0 0 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	1 2 + b×2 m	2	2	$(A_b) = 1$ then $(PC_0 \sim PC_7) \leftarrow m$ $(A_b) = 0$ then $(PC) \leftarrow (PC) + 2$ $b_7b_6b_5 = 0 \sim 7$				Jumps to address m of the current page when bit b of register A is 1. Executes the next instruction when bit b of register A is 0.
	JTF m	0001 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	16 m	2	2	$(TF) = 1$ then $(PC_0 \sim PC_7) \leftarrow m$ $(TF) = 0$ then $(PC) \leftarrow (PC) + 2$		×		Jumps to address m of the current page when the overflow flag of the timer is 1 otherwise the next instruction is executed. Flag is cleared after executing.
	JNI m	1 0 0 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	8 6 m	2	2	$(PC_0 \sim PC_7) \leftarrow m$ when $(INT) = 0$ $(PC) \leftarrow (PC) + 2$ when $(INT) = 1$				This instruction causes a jump to the address indicated by the second byte if the external interrupt pin INT is low.
	JMP m	m <sub>10</sub> m <sub>9</sub> m <sub>8</sub> O	0100	04 + (m <sub>8</sub> ∼m <sub>10</sub> ) ×2	2	2	$(PC_8 \sim PC_{10}) \leftarrow m_8 \sim m_{10}$ $(PC_0 \sim PC_7) \leftarrow m_0 \sim m_7$ $(PC_{11}) \leftarrow (MBF)$				Jumps to address m on page $m_{10}$ $m_9$ $m_8$ in the memory bank indicated by MBF.
.   	JMPP @A	1011	0 0 1 1	B 3	1	2	(PC <sub>0</sub> ~PC <sub>7</sub> )←(M(A))				Jumps to the memory location, of the cur- rent page, whose address is in register A. But when the instruction executed was in address 255, jumps to next page.
	DJNZ Rr, m	1 1 1 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	1	E 8 + m	2	2	$\begin{array}{l} (\mathrm{Rr}) \leftarrow (\mathrm{Rr}) - 1  r = 0 - 7 \\ (\mathrm{Rr}) \neq 0  \text{then}  (\mathrm{PC}_0 - \mathrm{PC}_1) \leftarrow m \\ (\mathrm{Rr}) = 0  \text{then}  (\mathrm{PC}) \leftarrow (\mathrm{PC}) + 2 \end{array}$				Decrements the contents of register $R_r$ by 1. Jumps to address m of the current page when the result is not 0, otherwise the next instruction is executed.
	JC m	1 1 1 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	F 6 m	2	2	(C) = 1 then $(PC_0 \sim PC_7) \leftarrow m$ (C) = 0 then $(PC) \leftarrow (PC) + 2$				Jumps to address m of the current page if the carry flag C is 1, otherwise the next instruction is executed.
ę	JNC m	1 1 1 0 m <sub>7</sub> m <sub>8</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	E 6 m	2	2	(C) = 0 then $(PC_0 \sim PC_7) \leftarrow m$ (C) = 1 then $(PC) \leftarrow (PC) + 2$				Jumps to address m of the current page if the carry flag C is 0, otherwise the next instruction is executed.
JuL	JZ m	1 1 0 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	C 6 m	2	2	(A) = 0 then $(PC_0 \sim PC_7) \leftarrow m$ (A) $\neq 0$ then $(PC) \leftarrow (PC) + 2$				Jumps to address m of the current page when the contents of register A are 0, otherwise the next instruction is executed.
	JNZ m	1 0 0 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	96 m	2	2	(A) $\neq$ 0 then (PC <sub>0</sub> ~PC <sub>7</sub> ) $\leftarrow$ m (A) = 0 then (PC) $\leftarrow$ (PC) + 2				Jumps to address m of the current page when the contents of register A are not 0, otherwise the next instruction is executed.
	JTO m	0 0 1 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	36 m	?	2	$(T_0) = 1$ then $(PC_0 \sim PC_7) \leftarrow m$ $(T_0) = 0$ then $(PC) \leftarrow (PC) + 2$				Jumps to address m of the current page when flag $T_0$ is 1 otherwise the next instruction is executed.
	JNTO m	0010 m <sub>7</sub> m <sub>8</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	26 m	2.	2	$(T_0) = 0$ then $(PC_0 \sim PC_7) \leftarrow m$ $(T_0) = 1$ then $(PC) \leftarrow (PC) + 2$				Jumps to address m of the current page when flag $T_0$ is 0, otherwise the next instruction is executed.
	JT1 m	0 1 0 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	56 m	.5	2	$(T_1) = 1$ then $(PC_0 \sim PC_7) \leftarrow m$ $(T_1) = 0$ then $(PC) \leftarrow (PC) + 2$				Jumps to address m of the current page when flag $T_1$ is 1, otherwise the next instruction is executed.
	JNT1 m	0 1 0 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	46 m	2	2	$(T_1)=0$ then $(PC_0 \sim PC_7) \leftarrow m$ $(T_1)=1$ then $(PC) \leftarrow (PC)+2$				Jumps to address, m of the current page when flag $T_1$ is 0, otherwise the next instruction is executed.
	JF0 m	1011 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	B 6 m	2	2	$(F_0) = 1$ then $(PC_0 \sim PC_7) \leftarrow m$ $(F_0) = 0$ then $(PC) \leftarrow (PC) + 2$				Jumps to address $m$ of the current page when flag $F_0$ is 1.
	JF1 m	0 1 1 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	76 m	2	2	$(F_1) = 1$ then $(PC_0 \sim PC_7) \leftarrow m$ $(F_1) = 0$ then $(PC) \leftarrow (PC) + 2$				Jumps to address $m$ of the current page when flag ${\rm F_1}$ is 1.
	CLR C	1001	0111	.97	1	1	(C) ← 0	0			Clears the carry flag C, resets it to 0. AC is not affected.
	CPL C	1010	0111	A 7	1	1	(ō) → (ō)	0			Complements the carry flag C. AC is not affected.
xontrol	CLR Fo	1000	0 1 0 1	8 5	1	1	(F <sub>0</sub> ) ← 0				Clears the flag $F_0$ , resets it to 0.
Flag c	CPL Fo	1001	0101	95	1	1	(F₀) ← (Ē₀)				Complements the flag F <sub>0</sub> .
	CLR F1	1010	0 1 0 1	A 5	1	1	(F <sub>1</sub> ) ← 0				Clears flag F, resets it to 0.
	CPL F1	1011	0101	B 5	1	1	(F1)←(Ē1)				Complements the flag $F_1$ .



소리는 깨끗을 가 넣는 것

2

# **MELPS 8-48 MICROCOMPUTERS**

## FUNCTION OF MELPS 8-48 MICROCOMPUTERS

ltem		Instruction co	le	8	es		E	ffect carry	ed /	
Type	Minemonic	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D	0 Hexa- decimal	Byt	CVC	Function	с	AC	Note	Description
calt	CALL m	m <sub>10</sub> m <sub>9</sub> m <sub>8</sub> 1 0 1 0 ( m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m	1 4 + (m <sub>8</sub> · m <sub>10</sub> ) ×2 m	-2	2	$\begin{array}{l} ((SP)) \leftarrow (PC) \ (PSW_4 \sim PSW_7) \\ (SP) \leftarrow (SP) + 1 \\ (PC_{0-10}) \leftarrow m \\ (PC_{11}) \leftarrow MBF \end{array}$				Calls subroutine from address m. The program counter and the 4 high-order bits of the PSW are stored in the address indicated by the stack pointer (SP). The SP is incremented by 1 and m is transferred to PC_0 $\sim$ PC_{10} and the MBF is transferred to PC_{11}.
Subroutine (	RET	1000 0011	83	1	2	(SP) ← (SP)-1 (PC) ← ((SP))				The SP is decremented by 1. The program counter is restored to the saved setting in the stack indicated by the stack pointer. The PSW is not changed and interrupt dis- abled is maintained.
	RETR	10010011	93	1	2	(SP) ← (SP) – 1 (PC) (PSW₄ ~ PSW⁊) ←((SP))				The SP is decremented by 1. The program counter and the 4 high-order bits of the PSW are restored with the saved data in the stack indicated by the stack pointer. The interrupt becomes enabled after the execu- tion is completed.
	IN A, Pp	0 0 0 0 1 0 p1p	08 + P	1	2	(A) ← (Pp) p = 1 ~ 2				Loads the contents of $P_p$ to register A.
	OUTL Pp, A	0011 10p1p	38 + P	1	2	$(Pp) \leftarrow (A)$ $p = 1 \sim 2$				Output latches the contents of register A to $P_p$
	ANL Pp, ♯n	1001 10p <sub>1</sub> p n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n	98 98 0 n	2	2	$(Pp) \leftarrow (Pp) \land n$ $p = 1 \sim 2$				Logical ANDs the contents of $P_p$ and data n. Outputs the result to $P_p$
	ORL Pp, ≭n	1000 10p <sub>1</sub> p n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n	88 9 9 9 9 9	2	2	$(Pp) \leftarrow (Pp) \vee n$ $p = 1 \sim 2$		-		Logical ORs the contents of $P_p$ and data n. Outputs the result to $P_p$
	INS A, BUS	0000 1000	08	1	2	(A) ← (BUS)				Enters the contents of data bus (port 0) to register A
	OUTL BUS, A	0000 0010	0 2	1	2	(BUS) ← (A)				Output latches the contents of register A data to data bus (port 0)
tput cont	ANL BUS, ≭n	1001 1000 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n	98 0 n	2	2	(BUS) ← (BUS) ∧ n				Logical ANDs the contents of data bus (port 0) and data n. Outputs the result to data bus (port 0)
Input/Ou	ORL BUS, ♯n	1 0 0 0 1 0 0 0 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n	88 0 n	2	2	(BUS) ← (BUS) V n				Logical ORs the contents of data bus (port 0) and data n. Outputs the result to data bus (port 0)
	MOVD A, Pp	0000 1 1 p <sub>1</sub> p	0 C + P1P0	1	2	$(A_0 \sim A_3) \leftarrow (Pp_0 \sim Pp_3)$ $(A_4 \sim A_7) \leftarrow 0  p = 4 \sim 7$				Inputs the contents of $P_p$ to the low-order 4 bits of register A and inputs 0 $P_p$ 's used to the high-order 4 bits of register A. pying 8243 poter or P.
	MOVD Pp, A	0011 11p1p	3 C + P1P0	1	2	$(Pp_0 - Pp_3) \leftarrow (A_0 - A_3)$ p = 4 - 7				Outputs the low-order 4 bits of register A to $P_p$ . Correspon- dence to $P_2$ ,
	ANLD Pp, A	іооі іір <sub>ір</sub>	9 C + P1Po	1	2	$(Pp_0 \sim Pp_3) \leftarrow (Pp_0 \sim Pp_3) \land (A_0 \sim A_3)$ $p = 4 \sim 7$				Logical ANDs the 4 low- order bits of register A and the contents of P <sub>p</sub> . $P_p$ contains the result. $P_{0}^{(1)} = 0$
	ORLD Pp, A	1 0 0 0 1 1 p <sub>1</sub> p	8 C + P1P0	1	2	$(Pp_0 \sim Pp_3) \leftarrow (Pp_0 \sim Pp_3) \lor (A_0 \sim A_3)$ $p = 4 \sim 7$				Logical ORs the 4 low- order bits of register A and the contents of P <sub>p</sub> . P <sub>p</sub> contains the result.



## **MELPS 8-48 MICROCOMPUTERS**

### FUNCTION OF MELPS 8-48 MICROCOMPUTERS

							,			
ltem	Mnemonic	Instruction code		tes	cles	Function	E	fecte	ed	Description
Туре		D7 D6 D5 D4 D3 D2 D1 D0	Hexa- decimal	Βy	ŏ	Function	с	AC	Note	Description
	EN I	0000 0101	05	1	i i	(INTF) ← 1			-	Enables outside interrupt.
	DISI	00010101	15	1	1	(INTF) ← 0				Disables outside interrupt.
ontro	SEL RB <sub>o</sub>	1100 0101	C 5	1	1	(BS)←0				Selects working register bank 0.
Output c	SEL RB1	1 1 0 1 0 1 0 1	D 5	1	1	(BS) ← 1				Selects working register bank 1.
Input/	SEL MBO	1 1 1 0 0 1 0 1	E 5	1	1	(MBF) ← 0				Selects memory bank 0.
	SEL MB1	11110101	F 5	1	1	(MBF) ← 1				Selects memory bank 1.
	ENTO CLK	0111 0101	75	1	1					Enables output of clock signal from terminal $T_{0}$
	MOV A, T	0100 0010	4 2	1	1	(A) ⊷ (T)				Transfers the contents of timer/event counter to register A.
	MOV T, A	0110 0010	6 2	1	1	(T) → (A)	-			Transfers the contents of register A to timer/ event counter.
ontrol	STRT T	0101 0101	55	1	1					Starts timer operation of timer/event coun- term. Minimum count cycle is 80µs.
ent counter c	STRT CNT	0100 0101	4 5	1	ì					Starts operation as event counter of time/ event counter. Counts up when terminated $T_1$ changes to input high-level for input low- level. Minimum count cycle is 7.5 $\mu$ s.
Timer/eve	STOP TONT	0110 0101	65	1	1					Stops operation of timer or event counter.
·	EN TCNTI	0010 0101	2 5	1	1	(TCNTF)← 1				Enables interrupt of timer/event counter.
-	DIS TCNTI	00110101	35	1	1	(TONTF) ← 0				Disables interrupt of timer/event counter. Resets interrupt flip-flop of CPU which is set during the CPU stands by. Timer over- flow flag isn't affected.
Misc.	NOP		00	1	1				-1	No operation. Execution time is 1 cycle.

Note 1: Executing an instruction may produce a carry (overflow or underflow). The carry may be disregarded (lost) or it may be transferred to C/AC (saved). The saving of a carry is not shown in the function equations, but is instead shown in the carry columns C and AC. The detail affection of carries for instructions ADD ADDC and DA is as follows:

(C)  $\leftarrow 1$  at overflow of the accumulator is produced.

(C)  $\leftarrow 0$  at no overflow of the accumulator is produced.

(AC)  $\leftarrow 1$  at overflow of the bit 3 of the accumulator.

(AC) ← 0 at no overflow.



## MITSUBISHI MICROCOMPUTERS MELPS 8-48 MICROCOMPUTERS

## FUNCTION OF MELPS 8-48 MICROCOMPUTERS

Symbol	Meaning	Symbol	Meaning
Α	8-bit register (accumlator)	PC	Program counter
A0~ A3	The low-order 4 bits of the register A	PC0~PC7	The low-order 8 bits of the program counter
A4~A7	The high-order 4 bits of the register A	PC8~PC10	The high-order 3 bits of the program counter
A <sub>0</sub> ~An, An + 1	The bits of the register A	PSW	Program status word
b	The value of the bits 5 $\sim$ 7 of the first byte machine code		
b7b6b5	The bits 5 $\sim$ 7 of the first byte machine code	Rr	Register designator
BS	Register bank select	r	Register number
BUS	Corresponds to the port 0 (bus I/O port)	r <sub>o</sub>	The value of bit 0 of the machine code
		$r_2r_1r_0$	The value of bits 0 $\sim$ 2 of the machine code
AC	Auxiliary carry flag	S2S1S0	The value of bits $0\sim 2$ of the stack pointer
С	Carry flag	SP	Stack pointer
DBB	Data bus buffer	ST4-ST7	Bits $4 \sim 7$ of the status register
		STS	System status
F <sub>0</sub>	Flag 0	Т	Timer/event counter
F1 .	Flag 1	То	Test pin 0
INTE	Interrupt flag	Т1	Test pin 1
IBF	Input buffer full flag	TONTE	Timer/event counter overflow interrupt flag
m	The value of the 11-bit address	TF	Timer flag
m7m6m5m4m3m2m1m0	The second byte (low-order 8 bits) machine code of the		
m <sub>10</sub> m <sub>9</sub> m <sub>8</sub>	The bits 5~7 of the first byte (high-order 3 bits)machine	#	Symbol to indicate the immediate data
(M (A))	The content of the memory location addressed by the register A	@	Symbol to indicate the cuntent of the memory location
(M (Rr))	The content of rhe memory location addressed by the register Rr		address by the register
(Mx(Rr))	The content of the external memory location addressed by the register Br	←	Shows direction of data flow
MBF	Memory bank flag		Exchanges the contents of data
n	The value of the immediate data	()	Contents of register, memory location or flag
n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	The immediate data of the second byte machine code	^	Logical AND
OBF	Output buffer full flag	v	Inclusive OR
		<b>∀</b>	Exclusive OR
р В-	Port number		Negation
гр	Port designator	0	Content of flag is set or reset after execution
P1P0	The bits of the machine code corresponding to the port number		



## MITSUBISHI MICROCOMPUTERS MELPS 8-48 MICROCOMPUTERS

## FUNCTION OF MELPS 8-48 MICROCOMPUTERS

## **Instruction Code List**

y de

.

-								_									
ſ	07~D4	0000	0001	0010	0011	0 100	0101	0110	0111	1000	1001	1010	1011	1 100	1101	1110	1111
D3~D0	Hexa- decimal	0	1	2	3	4	5	6	7	8	9	A	в	с	D	· E	F
0000	0	NOP	INC @ R0	XCH A, @ R0	XCHD A, @ R0	0RL A, @ R0	<b>ANL</b> A, @ R0	ADD A, @ R0	ADDC A, @ R0	MOVX A, @FI0	MOVX @R0, A	MOV @ R0, A	MOV 9 68, #1		XRL A, @R0		MOV A, @ R0
0001	1		INC @R1	XCH A, @ R1	XCHD A, @ R1	0RL A, @R1	ANL A, @ R 1	ADD A, @ R1	ADDC A, @ R1	MOVX A, @R1	MOVX @ R1, A	MOV @R1,A	MOV @B1.\$n		XRL A, @ R1		MOV A, @ R 1
0010	2	OUTL BUS,A	JB0 m		JB1 M	MOV A, T	382 m	MOV T, A	.183 m		<b>JB4</b>	-	JBS m		JB6 m		J07 /1
0011	3	ADD A. Sn	ADDO A To	MOV		ORL A. #n	ANL A. Sr			RET	RETR	MOVP A. @A	JMPP @A		XAL A. Pe	MOVP3 A.@A	
0100	4	JMP QXX	CALL OXX	JMP TXX	CALL 1XX	JMP 2.4.X	CALL 2XX	JMP 3.XX	OALL 3XX	JMF 4XX	CALL AXX	JMP 8XX	CALE 5XX	JMP 5XX	CALL 6XX	JMP 7.XX	CALL 782
0101	5	EN I	DIS	EN TCNTI	DIS TCNTI	STRT CNT	STRT T	STOP TCNT	ENTO Clk	CLR F0	CPL F0	CLR F1	CPL F1	SEL RBO	SEL RB1	SEL MBO	SEL MB1
0110	6		JTF M	JINTO m	910 P	INT 1 B	571 7		ية ا ۳	JNI M	JNZ M		JF 0 m	JZ M		JINIC m	JC M
0111	7	DEC A	INC A	CLR A	CPL A	SWAP	DA A	RRC	RR A		CLR C	CPL C		MOV A,PSW	MOV PSW,A	RL	RLC A
1000	8	INS A,BUS	INC R0	XCH A, RO		ORL A, RO	ANL A, RO	ADD A, RO	ADDC A, RO	ORL BUS In	ane Bus, Ro	MOV Ro, a	MOV R0, # n	DEC Ro	XRL A, RO	DUNZ E0. m	MOV A, RO
1001	9	IN A, P1	INC R1	XCH A, R1	0UTL ₽1, A	ORL A, R1	ANL A, R1	ADD A, R1	ADDC A,R1	ORL P1, #n	ANL P7,#6	MOV R1, A	MOV F1. \$1	DEC R1	XRL A, R1	0.NZ Bl.n	M0 V A, R1
1010	A	IN A, P2	INC R2	XCH A, R2	OUTL P2, A	ORL A, R <sub>2</sub>	ANL A, R2	ADD A, R2	ADDC A, R2	0.8L P2, \$1	ANL P2, ±1	MOV R2, A	MOV R2 #n	DEC R2	XRL A, R2	OJNZ R2, m	MOV A, R2
1011	в.		INC R3	XCH A, R3		ORL A, R3	ANL A, R3	ADD A, R3	ADDC A, R3		•	MOV R3, A	M0V #3, ≭a	DEC R3	XRL A, R3	DJNZ R3, m	MOV A, R3
1 100	с	MOVD A, P4	INC R4	XCH A, R4	MOVD P4, A	ORL A, R4	ANL A, R4	ADD A, R4	ADDC A, R4	ORLD P4, A	ANLD P4, A	MOV R4, A	MOV Ra, æg	DEC R4	XRL A, R4	DJNZ B4, m	MOV A, R4
1 101	D	MOVD A, P5	INC R5	XCH A, R5	M0VD P5, A	ORL A, R5	ANL A, R5	ADD A,R5	ADDC A, R5	ORLD P5, A	ANLD P5, A	MOV R5, A	MOY R5, #1	DEC R5	XRL A, R5	DJNZ R5, m	MÖV A, R5
1110	E	MOVD A, P6	INC R6	XCH A, R6	MOVD P6, A	ORL A, R6	ANL A, R6	ADD A, R6	ADDC A, R6	ORLD P6, A	ANLD R6, A	MOV P6, A	MOV R6, ¢ n	DEC R6	XRL A, R6	DJNZ R6, m	MOV A, R6
1111	F	MOVD A, P7	INC R7	XCH A, R7	MOVD P7, A	0RL A, R7	ANL A, R7	ADD A, R7	ADDC A, R7	ORLD P7, A	ANLD P7, A	<b>MOV</b> R7, A	M0∀ 97, ‡∩	DEC R7	XRL A, R7	DJNZ R7, m	<b>MOV</b> A, R7



2-byte 2-cycle instruction

1-byte 2-cycle instruction 1-byte 1-cycle instruction





#### DESCRIPTION

The M5L8048-XXXP and M5L8035LP are 8-bit parallel microcomputer fabricated on a single chip using high-speed N-channel silicon-gate ED-MOS technology.

#### FEATURES

- Single 5V power supply
- Instruction cycle ..... 2.5µs (min)
- 1-byte instructions: 68 2-byte instructions: 28
- Direct addressing ..... up to 4096 bytes
   Internal ROM ..... 1024 bytes (for M5L8048-XXXP only)
- Internal RAM ..... 64 bytes

- Easily expandable Memory and I/O
- External and timer/event counter interrupt . 1 level each
- Low power standby mode
- Interchangeable with i 8048 and i 8035L in pin configuration and electrical characteristics

#### APPLICATION

 Control processor or CPU for a wide variety of applications



#### FUNCTION

The M5L8048-XXXP and M5L8035LP are integrated 8-bit CPU, with memory (ROM, RAM) and timer/event counter interrupt all contained on a single chip.





## SINGLE-CHIP 8-BIT MICROCOMPUTER

## **PIN DESCRIPTION**

Pin	Name	Input or output	Function
V <sub>SS</sub>	Ground		Normally connected to ground (0V).
V <sub>cc</sub>	Main power supply		Connected to 5V power supply.
V	Power europy		①Connected to 5V power supply.
VDD			@Used for memory hold when Vcc is cut.
То	Test pin 0	Input	$\textcircled$ Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JT0/JNT0).
		Output	②Used for outputting the internal clock signal (ENT0 CLK).
X <sub>1</sub> , X <sub>2</sub>	Crystal inputs	Input	External crystal oscillator or RC circuit input for generating internal clock signals. An external clock signal can be input through $X_1$ or $X_2$ .
RESET	Reset	Input	Control used to initialize the CPU.
SS	Single step	Input	Control signal used in conjunction with ALE to stop the CPU through each instruction, in the single-step mode.
INT	Interrupt	Input	①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JNI). ②Used for external interrupt to CPU.
EA	External access	Input	$\bigcirc$ Normally maintained at 0V. @When the level is raised to 5V, external memory will be accessed even when the address is less than 400 <sub>16</sub> (1024). The M5L8035LP is raised to 5V.
RD	Read control	Output	Read control signal used when the CPU requests data from external data memory or external device to be transferred to the data bus. (MOVX A, @R <sub>r</sub> , and INS A, BUS)
PSEN	Program store enable	Output	Strobe signal to fetch external program memory.
WR	Write control	Output	Write control signal used when the CPU sends data through the data bus to external data memory or ex- ternal device. (MOVX @R. A and OUTL BUS. A)
ALE	Address latch enable	Output	A signal used for latching the address on the data bus. An ALE signal occurs once during each cycle.
			<ul> <li>①Provides true bidirectional bus transfer of instructions and data between the CPU and external memory. Synchronizing is done with signals RD/WR. The output data is latched.</li> <li>②When using external program memory, the output of the low-order 8 bits of the program counter are exceptionized with ALE. After that the transfer of the instruction code or data from the external program.</li> </ul>
D <sub>0</sub> ~D <sub>7</sub>	Data bus	Input/output	memory is synchronized with ALE. After that, the transfer of the instruction code of data from the external program
1			(3) The output of addresses for data using the external data memory is synchronized with ALE. After that, the transfer of data with the external data memory is synchronized with $\overline{\text{RD}}/\overline{\text{WR}}$ . (MOVX A, $@R_{f}$ , and MOVX $@R_{f}$ , A)
	D-+2	Input/output	$\oplus$ Quasi-bidirectional port. When used as an input port, FF_{16} must first be output to this port. After reset, when not used as an output port, nothing needs to be output.
P20~P27	FUIL2	Output	$\ensuremath{\mathbb{O}}\ensuremath{P2}_0{\sim}\ensuremath{P2}_3$ output high-order 4 bits of the program counter when using external program memory.
		Input/output	③P20~P23 serve as a 4-bit I/O expander bus for the M5L8243P.
PROG	Program	Output	Strobe signal for M5L8243P I/O expander.
P10~P17	Port 1	Input/output	Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port. After reset, when not used as an output port, nothing needs to be output.
T <sub>1</sub>	Test pin 1	Input	①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JT1/JNT1). ②When enabled, event signals are transferred to the timer/event counter (STRT CNT).



## MITSUBISHI MICROCOMPUTERS M5L8048-XXXP/M5L8035LP

### SINGLE-CHIP 8-BIT MICROCOMPUTER

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
Vcc	Supply voltage		-0.5~7	V
VDD	Supply voltage		-0.5~7	V
VI	Input voltage	With respect to V <sub>SS</sub>	-0.5~7	V
Vo	Output voltage		-0.5-7	V
Pd	Power dissipation	Ta=25℃	1.5	w
Topr	Operating free-air temperature range		-20~75	r
Tstg	Storage temperature range		-65~150	r

### **RECOMMENDED OPERATING CONDITIONS** ( $Ta = -20 \sim 75$ °C, unless otherwise noted)

Symbol	Parameter		Limits						
Symbol	Falameter	Min	Nom	Max	Unit				
Vcc	Supply voltage	4.5	5	5.5	V				
VDD	Supply voltage	4.5	5	5.5	V				
Vss	Supply voltage		0		V				
V <sub>IH1</sub>	High-level input voltage, except X1, X2 and RESET	2		Vcc	v				
V <sub>IH2</sub>	High-level input voltage, except X1, X2 and RESET	'3.8		Vcc	v				
VIL	Low-level input voltage	-0.5		0.8	V				

## **ELECTRICAL CHARACTERISTICS** (Ta = $-20 \sim 75 \,$ °C, V<sub>CC</sub> = V<sub>DD</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted)

Sumbal	Deservator		T	Limits		11.5
Зушьон	Parameter	lest conditions	Min	Тур	Max	Unit
Vol	Low-level output voltage, BUS, RD, WR, PSEN, ALE	IOL=2mA			0.45	V
V <sub>OL1</sub>	Low-level output voltage, except the above and PROG	I <sub>OL</sub> =1.6mA			0.45	V.
VOL2	Low-level output voltage, PROG	I <sub>OL</sub> =1mA			0.45	V
Vон	High-level output voltage, BUS, RD, WR, PSEN, ALE	I <sub>0H</sub> =-100 μA	2.4			V
VOH1	High-level output voltage, except the above	$I_{OH} = -50 \mu A$	2.4			V
LIL.	Input leak current, T1, INT	V <sub>SS</sub> ≦V <sub>IN</sub> ≦V <sub>CC</sub>	- 10		10	μA
1 OL	Output leak current, BUS, T0 high-impedance state	$V_{SS}$ +0.45 $\leq$ $V_{IN}$ $\leq$ $V_{CC}$	- 10		10	μA
I LI1	Input current during low-level input, port	V <sub>IL</sub> =0.8V		-0.2		mA
I <sub>LI2</sub>	Input current during low-level input, RESET, SS	V <sub>1L</sub> =0.8∨		-0.05		mA
IDD	Supply current from V <sub>DD</sub>			. 10	20	mA
IDD+ICC	Supply current from V <sub>DD</sub> and V <sub>CC</sub>			65	135	mA

## $\label{eq:timescale} \textbf{TIMING REQUIREMENTS} (\texttt{Ta} = -20 \\ \sim 75 \\ \texttt{``C}, \texttt{V}_{CC} = \texttt{V}_{DD} = 5 \\ \texttt{V} \pm 10 \\ \texttt{``V}_{SS} = 0 \\ \texttt{V}, \texttt{unless otherwise noted}) \\$

Symbol	Parameter	Alternative		Limits					
Symbol	rarameter	symbol	Min	Тур	Max	Unit			
tc	Cycle time	t <sub>CY</sub>	2.5		15.0	//S			
th (PSEN-D)	Data hold time after PSEN	tor	0		200	ns			
th (R-D)	Data hold time after RD	t <sub>DR</sub>	0		200	ns			
tsu (PSEN-D)	Data setup time after PSEN	trd			500	ns			
tsu (R-D)	Data setup time after RD	t <sub>RD</sub>			500	ns			
t <sub>su (A-D)</sub>	Data setup time after address	t <sub>AD</sub>			950	ns			
t <sub>su</sub> (prog-d)	Data setup time after PROG	t PR			810	ns			
th (PROG-D)	Data hold time before PROG	tpf	0		150	ns			

Note 1: The input voltage level of the input voltage is  $V_{1L}$ =0.45V and  $V_{1H}$ =2.4V.



### SINGLE-CHIP 8-BIT MICROCOMPUTER

## **SWITCHING CHARACTERISTICS** ( $Ta = -20 \sim 75 \degree$ C, $V_{CC} = V_{DD} = 5V + 10\%$ , $V_{SS} = 0V$ , unless otherwise noted)

Gumbal	Parameter	Alternative		Limits		
Symbol	Parameter	symbol	Min	Тур	Max	Unit
tw(ALE)	ALE pulse width	tLL	400		`	ns
td(A-ALE)	Delay time, address to ALE signal	tal	120			ns
tv(ALE-A)	Address valid time after ALE	tLA	80			ns
tw (PSEN)	PSEN pulse width	tcc	700			ns
tw(R)	RD pulse width	tcc	700			ns
tw(w)	WR pulse width	t <sub>cc</sub>	700			ns
td(q-w)	Delay time, data to WR signal	tow	500			ns
tv(w-q)	Data valid time after WR	two	120			ns
td(A-W)	Delay time, address to WR signal	taw	230			ns
td(AZ-R)	Delay time, address disable to RD signal	t AFC	0			ns
td(AZ-PSEN)	Delay time, address disable to PSEN signal	t afc	0			ns
td(PC-PROG)	Delay time, port control to PROG signal	t cp	110			ns
tv(PROG-PC)	Port control valid time after PROG	t pc	100			ns
tp(Q-PROG)	Delay time, data to PROG signal	t <sub>DP</sub> -	250			ns
tv(prog-q)	Data valid time after PROG	t PD	65			ns
tw(PROGL)	PROG low pulse width	t pp	1200			ns
td(Q-ALE)	Delay time, data to ALE signal	t pi	350			ns
tv(ALE-Q)	Data valid time after ALE	t LP	150	1.1		ns

Note 2: Conditions of measurement: control output CL=80pF

data bus output, port output CL=150pF, tc=2.5µs 3: Reference levels for the input/output voltages are low level=0.8V and high level=2V



## TIMING DIAGRAM **Read from External Data Memory**



#### Instruction Fetch from External Program Memory



## Write to External Data Memory



tv (PROG-Q)

th(PROG-D)

tw(PROGL)





**MITSUBISHI MICROCOMPUTERS** M5L8049-XXXP,P-6 M5L8039P-11,P-6 SINGLE-CHIP 8-BIT MICROCOMPUTER

#### DESCRIPTION

The M5L8049-XXXP, P-6 and M5L8039P-11, P-6 are 8bit parallel microcomputers fabricated on a single chip using high-speed N-channel silicon gate ED-MOS technology.

Speed ROM Type	Internal ROM Type	External ROM Type
11 MHz Type	M5L8049-XXXP	M5L8039P-11
6 MHz Type	M5L8049-XXXP-6	M5L8039P-6

### FEATURES

- Single 5V power supply
- Direct addressing ..... up to 4096 bytes
- Built-in timer/event counter . . . . . . . . . . 8 bits
- Easily expandable Memory and I/O:
- External and timer/event counter interrupt . 1 level each
- M5L8049-XXXP/M5L8039P-11, P-6 are interchangeable with i 8049/i 8039, i 8039-6 in pin configuration and electrical characteristics.

#### APPLICATION

 Control processor or CPU for a wide variety of applications



#### FUNCTION

The M5L8049-XXXP and M5L8039P are integrated 8-bit CPUs, with memory (ROM, RAM) and timer/event counter interrupt all contained on a single chip.





## MITSUBISHI MICROCOMPUTERS M5L8049-XXXP,P-6 M5L8039P-11,P-6

SINGLE-CHIP 8-BIT MICROCOMPUTER

## PIN DESCRIPTION

Pin	Name	input or output	Function
Vee	Ground		Normally connected to ground (0V).
Vcc	Main power supply		Connected to 5V power supply.
			O     Connected to 5V power supply.
	Power supply		OUsed for memory hold when V <sub>CC</sub> is cut.
			①Control signal from an external source for conditional jumping in a program. Jumping is dependent on
То	Test pin 0	Input	external conditions (JT0/JNT0).
	-	Output	@Used for outputting the internal clock signal (ENT0 CLK).
~ ~	Crystal inputs	Input	External crystal oscillator or RC circuit input for generating internal clock signals.
<u>^1, ^2</u>	Ciystal Inputs	input (	An external clock signal can be input through X1 or X2.
RESET	Reset	Input	Control used to initialize the CPU.
22	Single step	Input	Control signal used in conjunction with ALE to stop the CPU through each instruction, in the single-step
33		mput	mode.
			Control signal from an external source for conditional jumping in a program. Jumping is dependent on
INT	interrupt	Input	external conditions (JNI).
			@Used for external interrupt to CPU.
	<b>.</b>		(UNormally maintained at 0V.
EA	External access	Input	(2)When the level is raised to 5V, external memory will be accessed even when the address is less than
			400 <sub>16</sub> (2048). The M5L8039P is raised to 5V.
-	Road control	Output	Read control signal used when the CPU requests data from external data memory or external device to
RD Read control		Output	$(MOVX \land @B_{-} and INS \land BUS)$
PSEN	Program store enable	Outout	Strobe signal to fatch external program memory
TOEN	Trogram store chable	Output	Write central signal used when the CDL conde data through the data bue to external data memory or ex-
WB	Write control	Output	ternal device
	White Control	Output	(MOVX @B, A and OUTL BUS A)
ALE	Address latch enable	Output	A signal used for latching the address on the data bus. An ALE signal occurs once during each cycle.
			OProvides true bidirectional bus transfer of instructions and data between the CPU and external mem-
· · ·			ory. Synchronizing is done with signals RD/WR. The output data is latched.
			When using external program memory, the output of the low-order 8 bits of the program counter are
	Data hua		synchronized with ALE. After that, the transfer of the instruction code or data from the external program
$D_0 \sim D_7$	Data dus	Input/output	memory is synchronized with PSEN.
			3The output of addresses for data using the external data memory is synchronized with ALE. After that,
			the transfer of data with the external data memory is synchronized with RD/WR.
			(MOVX A, @R <sub>r</sub> , and MOVX @R <sub>r</sub> , A)
		Input/output	①Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port. After reset,
P2 ~ P2	Port 2	input/output	when not used as an output port, nothing needs to be output.
FZ0 - FZ7	FOILZ	Output	$@P2_0 \sim P2_3$ output high-order 4 bits of the program counter when using external program memory.
		Input/output	$\Im P2_0 \sim P2_3$ serve as a 4-bit I/O expander bus for the M5L8243P.
PROG	Program	Output	Strobe signal for M5L8243P I/O expander.
Pl.~Pl-	Port 1	Input/output	Quasi-bidirectional port. When used as an input port, FF16 must first be output to this port. After reset,
1 10 11 17			when not used as an output port, nothing needs to be output.
		· .	①Control signal from an external source for conditional jumping in a program. Jumping is dependent on
T1 ·	Test pin 1	Input	external conditions (JT1/JNT1).
			20When enabled, event signals are transferred to the timer/event counter (STRT CNT).



## **MITSUBISHI MICROCOMPUTERS** M5L8049-XXXP,P-6 M5L8039P-11,P-6

### SINGLE-CHIP 8-BIT MICROCOMPUTER

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
Vcc	Supply voltage		-0.5~7	V
VDD	Supply voltage		-0.5-7	V
VI	Input voltage	With respect to V <sub>SS</sub>	-0.5~7	V
Vo	Output voltage	· ·	-0.5-7	V
Pd	Power dissipation	Ta = 25℃	1.5	w
Topr	Operating free-air temperature range		20~75	°C
Tstg	Storage temperature range		- 65 - 150	°C

## RECOMMENDED OPERATING CONDITIONS (Ta=-20~75°C, unless otherwise noted)

Gumbal			Limits				
Symbol	rarameter	Min	Nom	Max	Unit		
Vcc	Supply voltage	4.5	5	5.5	V		
VDD	Supply voltage	4.5	5	5.5	V		
Vss	Supply voltage		0		V		
ViH1	High-level input voltage, except for X1, X2, RESET	2		Vcc	V ,		
VIH2	High-level input voltage, X1, X2, RESET	3.8		Vcc	V		
VIL	Low-level input voltage	-0.5		0.8	V		

## ELECTRICAL CHARACTERISTICS ( $T_a = -20 \sim 75^{\circ}C$ , $V_{CC} = V_{DD} = 5V \pm 10\%$ , $V_{SS} = 0V$ , unless otherwise noted)

Currhal		<b>.</b>	Limits			Unit
Symbol	Parameter	lest conditions	Min	Тур	Max	Unit
Vol	Low-level output voltage, BUS, RD, WR, PSEN, ALE	IOL=2mA			0.45	V
VOL1	Low-level output voltage, except for the above and PROG	1 <sub>OL</sub> =1.6mA			0.45	V
VOL2	Low-level output voltage PROG	I <sub>OL</sub> = 1mA			0.45	v
Voн	High-level output voltage, BUS, RD, WR, PSEN, ALE	$I_{OH} = -100 \mu A$	2.4			V
VOH1	High-level output voltage, except for the above	I <sub>OH</sub> = -50//A	2.4			V
LIL.	Input leak current, T1, INT	V <sub>SS</sub> ≦V <sub>IN</sub> ≦V <sub>CC</sub>	- 10		10	μA
IOL	Output leak current, BUS, TO, high-impedance state	V <sub>SS</sub> +0.45≦V <sub>IN</sub> ≦.V <sub>CC</sub>	- 10		10	μA
1LII	Input current during low-level input, port	V1L=0.8V		-0.2		mA
LI2	Input current during low-level input, RESET, SS	V <sub>IL</sub> =0.8V		-0.05		mA
1.DD	Supply current from VDD	Ta=25°C		25	50	mA
IDD+ICC	Supply current from VDD and VCC	Ta=25℃		100	170	mA

#### TIMING REQUIREMENTS ( $T_a = -20 \sim 75$ °C, $V_{CC} = V_{DD} = 5V \pm 10\%$ , $V_{SS} = 0V$ , unless otherwise noted)

	Parameter		Limit										
Symbol		Alternative symbol	M5L8049-XXXP M5L8039P-11 (Note 2)		M5L8049-XXXP-8 M5L8039P-8		(XP-8	M5L8049-XXXP-6 M5L8039P-6		KXP-6	Unit		
			Min.	Тур	Max	Min	Тур	Max	Min	Тур	Max		
to	Cycle time	t <sub>CY</sub>	1.36	1	15.0	1.875		15.0	2.5		15.0	μs	
th (PSEN-D)	Data hold time after PSEN	t <sub>DR</sub>	0 -		100	0		150	0		200	ns	
th <sub>(R-D)</sub>	Data hold time after RD	t <sub>DR</sub>	· 0		100	0		150	0		200	ns	
tsu (PSEN-D)	Data setup time after PSEN	t <sub>RD</sub>			250			350			500	ns	
tsu (R-D	Data setup time after RD	t <sub>RD</sub>			250			350	-		500	ns	
tsu (A-D)	Data setup time after address	t <sub>AD</sub>			400			650			950	ns	
tsu (PROG-D)	Data setup time after PHOG	t <sub>PR</sub>			650			700			810	ns	
th (PBOG-D)	Data hold time before PROG	tpr	0		150	0	-	150	0.		150	ns	

Note 1 : The input voltage are  $V_{IL}$ =0.45V and  $V_{IH}$ =2.4V. 2 : Ta=0~70°C



## MITSUBISHI MICROCOMPUTERS M5L8049-XXXP,P-6 M5L8039P-11,P-6

#### **SINGLE-CHIP 8-BIT MICROCOMPUTER**

							Limits			, i		
Symbol	Parameter	Alternative symbol	M5 M5	M5L8049-XXXP M5L8049-XXX M5L8039-11 (Note 2) M5L8039P-8			XP-8 M5L8049-XXXP-6 M5L8039P-6			Unit		
· .	· · · · · · · · · · · · · · · · · · ·		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
tw (ALE)	ALE pulse width	t <sub>LL</sub>	1 50			300			400		1.1	ns
td (A-ALE)	Delay time, address to ALE signal	t <sub>AL</sub>	70			120			150			ns
tv (ALE-A)	Address valid time after ALE	t <sub>LA</sub>	50			70			. 80			ns
tw (PSEN)	PSEN pulse width	t <sub>cc</sub>	300			500			700			ns
tw <sub>(R)</sub>	RD pulse width	t <sub>cc</sub>	300			500			700			ns
td (w)	WR pulse width	t <sub>CC</sub>	300			500			700			ns
tv (Q-W)	Delay time, data to WR signal	t <sub>DW</sub>	250			380		<sup>1</sup>	500			ns
td (w-q)	Data valid time after WR	t wD	40			80			120			ns
td (A-W)	Delay time, address to WR signal	t <sub>AW</sub>	200			220			230			ns
td (AZ-R)	Delay time, address disable to RD signal	t AFC	-10			-5			0			ns
td (AZ-PSEN)	Delay time, address disable to PSEN signal	t AFC	-10			-5			0			ns
td (PC-PROG)	Delay time, port control to PROG signal	t <sub>CP</sub>	100			105			110			ns
tv (PROG-PC)	Port control valid time after PROG	t <sub>PC</sub>	60			100			130			ns
tp (Q-PROG)	Delay time, data to PROG signal	t <sub>DP</sub>	200			210		,	220			ns
tv (PROG-Q)	Data valid time after PROG	t <sub>PD</sub>	20			45			65			ns
tw(PROGL)	PROG low pulse width	t <sub>PP</sub>	700			1150			1510			ns
td (Q-ALE)	Delay time, data to ALE signal	t <sub>PL</sub>	150			300			400			ns
tv (ALE-Q)	Data valid time after ALE	t <sub>LP</sub>	20			100			150	. ** -	·	ns n

## **SWITCHING CHARACTERISTICS** ( $T_a = -20 - 75^{\circ}C$ , $V_{CC} = V_{DD} = 5V \pm 10\%$ , $V_{SS} = 0V$ , unless otherwise noted)

Note 3 : Conditions of measurement: control output  $C_L$ =80pF

14 8

data bus output, port output CL=150pF

4 : Reference levels for the input/output voltages are low level=0.8V and high level=2V.

## TIMING DIAGRAM

### **Read from External Data Memory**



#### Instruction Fetch from External Program Memory



## Write to External Data Memory



Port 2





# M5L8049H1-XXXP/M5L8039HLP-14

#### SINGLE-CHIP 8-BIT MICROCOMPUTER

#### DESCRIPTION

The M5L8049H1-XXXP and M5L8039HLP-14 are 8-bit parallel microcomputers fabricated on a single chip using Nchannel silicon gate ED-MOS technology.

#### FEATURES

- Single 5V power supply
- Instruction cycle ···· 1.07µs (oscillator frequency 14MHz)
- Basic machine instructions ·····96(1-byte instructions: 68)
- 4K-bytes memory addressing possible (direct addressing possible in 2K-bytes memory)
- Memory capacity ROM ·······2K-bytes
   RAM ······128 bytes

- Easily expandable memory and I/O
- Subroutine nesting ······8 levels
- External and timer/event counter interrupt, 1 level each
- Low power standby mode

#### APPLICATION

Control processor or CPU for a wide variety of applications

#### **FUNCTION**

The M5L8049H1-XXXP and M5L8039HLP-14 are integrated 8-bit  $CPU_{s}$ , with memory (ROM (Except M5L8039HLP-14), RAM) and timer/event counter interrupt all contained on a single chip.







# M5L8049H1-XXXP/M5L8039HLP-14

SINGLE-CHIP 8-BIT MICROCOMPUTER

## **PIN DESCRIPTION**

Pin	Name	Input or output	Function
V <sub>ss</sub>	Ground		Normally connected to ground (0V).
Vcc	Main power supply		Connected to 5V power supply.
V <sub>DD</sub>	Power supply		$\mathbb{O}\text{Connected to 5V power supply.}$ $\mathbb{O}\text{Used for memory hold when V}_{CC}$ is cut.
То	Test pin 0	Input	①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JT0/JNT0).
-		Output	②Used for outputting the internal clock signal (ENT0 CLK).
X <sub>1</sub> , X <sub>2</sub>	Crystal inputs	Input	External crystal oscillator or RC circuit input for generating internal clock signals. An external clock signal can be input through $X_1$ or $X_2$ .
RESET	Reset	Input	Control used to initialize the CPU.
SS	Single step	Input	Control signal used in conjunction with ALE to stop the CPU through each instruction, in the single-step mode.
INT	Interrupt	Input	©Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JNI). ©Used for external interrupt to CPU.
EA	External access	Input	0 Normally maintained at 0V. $0$ When the level is raised to 5V, external memory will be accessed even when the address is less than 400 <sub>16</sub> (2048). The M5L8039HLP-14 is raised to 5V.
RD	Read control	Output	Read control signal used when the CPU requests data from external data memory or external device to be transferred to the data bus. (MOVX A, @Rr, and INS A, BUS)
PSEN	Program store enable	Output	Strobe signal to fetch external program memory.
WR	Write control	Output	Write control signal used when the CPU sends data through the data bus to external data memory or external device. (MOVX @R <sub>f</sub> , A and OUTL BUS, A)
ALE	Address latch enable	Output	A signal used for latching the address on the data bus. An ALE signal occurs once during each cycle.
			$\textcircled{\tilde{D}}$ Provides true bidirectional bus transfer of instructions and data between the CPU and external memory. Synchronizing is done with signals $\overrightarrow{RD}/\overrightarrow{WR}$ . The output data is latched.
D <sub>0</sub> ~D <sub>7</sub>	Data bus	Input/output	When using external program memory, the output of the low-order 8 bits of the program counter are synchronized with ALE. After that, the transfer of the instruction code or data from the external program memory is synchronized with PSEN.
			$\$ The output of addresses for data using the external data memory is synchronized with ALE. After that, the transfer of data with the external data memory is synchronized with RD/WR. (MOVX A, @R <sub>r</sub> , and MOVX @R <sub>r</sub> , A)
		Input/output	Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port. After reset, when not used as an output port, nothing needs to be output.
P20~P27	Port 2	Output	$\textcircled{O}P2_0 \sim P2_3$ output high-order 4 bits of the program counter when using external program memory.
·		Input/output	③P20~P23 serve as a 4-bit I/O expander bus for the M5L8243P.
PROG	Program	Output	Strobe signal for M5L8243P I/O expander.
P1 <sub>0</sub> ~P1 <sub>7</sub>	Port 1	Input/output	Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port. After reset, when not used as an output port, nothing needs to be output.
Τ1	Test pin 1	Input	①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JT1/JNT1). ②When enabled, event signals are transferred to the timer/event counter (STRT CNT).



## MITSUBISHI MICROCOMPUTERS M5L8049H1-XXXP/M5L8039HLP-14

## SINGLE-CHIP 8-BIT MICROCOMPUTER

2

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Parameter Conditions		Unit
Vcc	C Supply voltage		-0.5~7	v
VDD	Supply voltage		-0.5~7	v
Vi	Input voltage	with respect to v <sub>ss</sub>	-0.5~7	v
Vo	Output voltage		-0.5~7	v
Pd	Power dissipation	$T_a = 25^{\circ}C$	1.5	w
Topr	Operating free-air temperature range		0~70	°C
Tstg	Storage temperature range		-65~150	ĉ

### **RECOMMENDED OPERATING CONDITIONS** ( $\tau_a = 0 \sim 70$ °C, unless otherwise noted)

Sumbol	Deremeter		Limits				
Symbol	Parameter	Min	Nom	Max	Unit		
V <sub>cc</sub>	Supply voltage	4.5	5	5.5	v		
V <sub>DD</sub>	Supply voltage	4.5	5	5.5	v		
Vss	Supply voltage		0		v		
V <sub>IH1</sub>	High-level input voltage, except X1; X2 and RESET	2		Vcc	v		
V <sub>IH2</sub>	High-level input voltage, X1, X2 and RESET	3.8		V <sub>cc</sub> ·	Ý		
V <sub>IL1</sub>	Low-level input voltage, except X1, X2 and RESET	-0.5		0.8	V		
V <sub>IL2</sub>	Low-level input voltage, X1, X2 and RESET	-0.5		0.6	v		

## **ELECTRICAL CHARACTERISTICS** ( $T_a = 0 \sim 70^{\circ}C$ , $V_{cc} = V_{DD} = 5V \pm 10\%$ , $V_{ss} = 0V$ , unless otherwise noted)

0	••••••••••••••••••••••••••••••••••••••	<b>T</b>			Linit		
Symbol	Parameter	lest conditions	Min	Тур	Max	Unit	
Vol	Low-level output voltage (BUS)	$I_{OL} = 2mA$			0.45	V	
V <sub>OL1</sub>	Low-level output voltage (RD, WR, PSEN, ALE)	$I_{OL} = 1.8 \text{ mA}$			0.45	V	
V <sub>OL2</sub>	Low-level output voltage (PROG)	$I_{OL} = 1 m A$			0.45	V	
V <sub>OL3</sub>	Low-level output voltage (for other outputs)	$I_{OL} = 1.6 \text{mA}$			0.45	V	
V <sub>OH</sub>	High-level output voltage (BUS)	$I_{OH} = -400 \ \mu A$	2.4			V	
V <sub>OH1</sub>	High-level output voltage (RD, WR, PSEN, ALE)	$I_{OH} = -100 \ \mu A$	2.4			V	
V <sub>OH2</sub>	High-level output voltage (for other outputs)	$I_{OH} = -40 \ \mu A$	2.4			V	
. I <u>i</u> .	Input leak current (T1, INT)	$V_{SS} \leq V_{IN} \leq V_{CC}$	-10		10	μA	
loz	Output leak current (BUS, T <sub>0</sub> ), high-impedance state	$V_{SS} + 0.45 \leq V_{IN} \leq V_{CC}$	-10		10	μA	
111	Input leak current (Port)	$V_{SS} + 0.45 \leq V_{IN} \leq V_{CC}$		-0.2	-0.6	mA	
I <sub>12</sub>	Input leak current (RESET, SS)	$V_{SS} + 0.45 \le V_{IN} \le V_{CC}$		-0.05		mA	
I <sub>DD</sub>	Supply current from V <sub>DD</sub>			5	10	mA	
$I_{DD} + I_{CC}$	Supply current from V <sub>DD</sub> and V <sub>CC</sub>				125	mA	



## M5L8049H1-XXXP/M5L8039HLP-14

#### SINGLE-CHIP 8-BIT MICROCOMPUTER

## TIMING REQUIREMENTS ( $T_a = 0 \sim 70^{\circ}C$ , $V_{cc} = V_{DD} = 5V \pm 10\%$ , $V_{ss} = 0V$ , unless otherwise noted)

Cumb at	Description	Relationship to Alternative		Limits			11-11
Symbol	Parameter	cycle time (t <sub>C</sub> )	symbol	Min	Тур	Max	Unit
t <sub>c</sub>	Cycle time	1/ (f <sub>xtal</sub> ÷ 15)	t <sub>CY</sub>	1.07		15	μs
th (PSEN-D)	Data hold time after PSEN	$1/10 \cdot t_{\rm C} - 30$	t <sub>DR</sub>	0		80	ns
th (R-D)	Data hold time after RD	$1/10 \cdot t_{\rm C} - 30$	t <sub>DR</sub>	0		80	ns
tsu (PSEN-D)	Data setup time after PSEN	$3/10 \cdot t_{\rm C} - 200$	t <sub>RD2</sub>			130	ns
tsu (R-D)	Data setup time after RD	$2/5 \cdot t_{\rm C} - 200$	t <sub>RD1</sub>			230	ns
t <sub>su1 (A-D)</sub>	Data setup time after address (external data memory read cycle)	$7/10 \cdot t_{\rm c} - 220$	t <sub>AD1</sub>			530	ns
tsu2 (A-D)	Data setup time after address (external program memory read cycle)	$1/2 \cdot t_{\rm c} - 200$	t <sub>AD2</sub>			340	ns
tsu (PROG-D)	Data setup time after PROG	$6/10 \cdot t_{\rm c} - 120$	t <sub>PR</sub>			530	ns
th (PROG-D)	Data hold time after PROG	1/10 • t <sub>c</sub>	t <sub>PF</sub>	0		110	ns

Note 1 : The input voltage level is  $V_{IL} = 0.45V$  and  $V_{IH} = 2.4V$ .

2 :  $f_{XTAL}$  is the oscillator frequency entered at the crystal input terminals (X<sub>1</sub>, X<sub>2</sub>).

## **SWITCHING CHARACTERISTICS** ( $T_a = 0 \sim 70$ °C, $V_{cc} = V_{DD} = 5V \pm 10\%$ , $V_{ss} = 0V$ , unless otherwise noted)

Question 1	Description	Relationship to	Alternative		Limits		11-14
Symbol	Parameter	cycle time (t <sub>C</sub> )	symbol	Min	Тур	Max	Unit
tw (ALE)	ALE pulse width	7/30 ⋅ t <sub>c</sub> − 170	tLL	80			ns
td (A-ALE)	Address to ALE signal delay time	$2/15 \cdot t_{\rm C} - 110$	t <sub>AL</sub>	30			ns
ty (ALE-A)	Address valid time after ALE	$1/15 \cdot t_{\rm C} - 40$	t <sub>LA</sub>	30			ns
tw (PSEN)	PSEN pulse width	2/5 ⋅ t <sub>c</sub> — 200	t <sub>CC2</sub>	225			ns
tw (R)	RD pulse width	$1/2 \cdot t_{\rm C} - 200$	t <sub>CC1</sub>	330			ns
tw (w)	WR pulse width	$1/2 \cdot t_{\rm C} - 200$	tcc1	330			ns
td (a-w)	Data to WR signal delay time	13/30 • t <sub>c</sub> - 200	t <sub>DW</sub>	260			ns
t <sub>v (w-Q)</sub>	Data valid time after WR	1/15 • t <sub>c</sub> — 50	t <sub>wp</sub>	20			ns
td (A-W)	Address to WR signal delay time	$1/3 \cdot t_{\rm C} - 150$	t <sub>AW</sub>	200			ns
td (AZ-R)	Address disable to RD signal delay time	$2/15 \cdot t_{\rm C} - 40$	t <sub>AFC1</sub>	100			ns
td (AZ-W)	Address disable to WR signal delay time	2/15 · t <sub>c</sub> - 40	t <sub>AFC1</sub>	100			ns
td (AZ-PSEN)	Address disable to PSEN signal delay time	$1/30 \cdot t_{c} - 40$	t <sub>AFC2</sub>	5			ns
td (ALE-R)	ALE to RD signal delay time	1/5 • t <sub>c</sub> — 75	t <sub>LAFC1</sub>	140			ns
td (ALE-W)	ALE to WR signal delay time	1/5 • t <sub>c</sub> — 75	tLAFC1	140			ns
td (ALE-PSEN)	ALE to PSEN signal delay time	1/10 · t <sub>c</sub> — 75	t <sub>LAFC2</sub>	40			ns
td (R-ALE)	RD to ALE signal delay time	1/15 • t <sub>c</sub> — 40	t <sub>CA1</sub>	.30			ns
td (W-ALE)	WR to ALE signal delay time	1/15 • t <sub>c</sub> — 40	t <sub>CA1</sub>	30			ns
td (PROG-ALE)	PROG to ALE signal delay time	$1/15 \cdot t_{\rm c} - 40$	t <sub>CA1</sub>	30			ns
td (PSEN-ALE)	PSEN to ALE signal delay time	4/15 ⋅ t <sub>c</sub> — 40	t <sub>CA2</sub>	240			ns <sup>,</sup>
td (PC-PROG)	Port control to PROG signal delay time	2/15 • t <sub>c</sub> - 80	t <sub>CP</sub>	60			ns
tv (PROG-PC)	Port control valid time after PROG	4/15 ⋅ t <sub>c</sub> — 200	t <sub>PC</sub>	80			ns
td (Q-PROG)	Data to PROG signal delay time	2/5 ⋅ t <sub>c</sub> — 150	t <sub>DP</sub>	280			ns
ty (prog-q)	Data valid time after PROG	1/10 • t <sub>c</sub> — 50	t <sub>PD</sub>	50			ns
tw (PROGL)	PROG low-level pulse width	7/10 ⋅ t <sub>C</sub> — 250	tpp	500			ns
td (Q-ALE)	Data to ALE signal delay time	4/15 ⋅ t <sub>c</sub> — 200	t <sub>PL</sub>	80	•		ns
t <sub>v (ALE-Q)</sub>	Data valid time after ALE	$1/10 \cdot t_{\rm C} - 100$	t <sub>LP</sub>	10			ns
td (ALE-Q)	Delay time after ALE	$3/10 \cdot t_{c} + 100$	t <sub>PV</sub>			420	- ns
tw (To)	T <sub>0</sub> pulse spacing	3/15 · t <sub>c</sub>	toper	210			ns

Note 3 : Conditions of measurement: control output  $C_L = 80_PF$  data bus output, port output  $C_L = 150_PF$ .

4 : Reference levels for input/output voltages are low-level = 0.8V high-level = 2V.



## MITSUBISHI MICROCOMPUTERS M5L8049H1-XXXP/M5L8039HLP-14

#### SINGLE-CHIP 8-BIT MICROCOMPUTER

DATA

## TIMING DIAGRAM



**External Program Memory Instruction Fetch** 

External Data Memory Write ALE WR td (ALE-W) td (ALE-W) td (W-ALE) td (W-ALE) td (W-ALE)

ADDRESS

td (A-W)

Port 2

BUS



## M5L8049H1-XXXP/M5L8039HLP-14

SINGLE-CHIP 8-BIT MICROCOMPUTER



建筑的专家有品牌总统有关的





NORMARIZED SUPPLY CURRENT (IDD)





#### SINGLE-CHIP 8-BIT MICROCOMPUTER

#### DESCRIPTION

The M5M8050H-XXXP/M5M8040HP is an 8-bit parallel microcomputer fabricated on a single chip using N-channel silicon gate ED-MOS technology.

M5M8050H-XXXP	Internal ROM Type (4K Bytes)
M5M8040HP	External ROM Type

#### FEATURES

- Single 5V power supply
- Instruction cycle ..... 1.36µs (min)
- Basic machine instructions . . 96 (1-byte instructions: 68)
- 4K-bytes memory addressing possible (direct addressing possible in 2K bytes memory)
- Memory capacity: ROM ..... 4K bytes RAM ..... 256 bytes
- I/O ports ...... 27 lines
- Easily expandable Memory and I/O
- External and timer/event counter interrupt, 1 level each
- Low power standby mode

#### APPLICATION

Control processor or CPU for a wide variety of applications

#### FUNCTION

The M5M8050H-XXXP/M5M8040HP is an 8-bit CPU, with memory (ROM, RAM) and timer/event counter interrupt all contained a single chip.







## SINGLE-CHIP 8-BIT MICROCOMPUTER

## **PIN DESCRIPTION**

\$ k k ...

1

Pin	Name	Input or output	Function
V <sub>SS</sub>	Ground		Normally connected to ground (0V).
V <sub>cc</sub>	Main power supply		Connected to 5V power supply.
V	Dewor europh		①Connected to 5V power supply.
VDD	Power supply		@Used for memory hold when V <sub>CC</sub> is cut.
		Incut	OControl signal from an external source for conditional jumping in a program. Jumping is dependent on
То	Test pin 0	input	external conditions (JT0/JNT0).
		Output	@Used for outputting the internal clock signal (ENT0 CLK).
X. X.	Crystal inputs	· Input	External crystal oscillator or RC circuit input for generating internal clock signals.
~1, 72			An external clock signal can be input through X <sub>1</sub> or X <sub>2</sub> .
RESET	Reset	Input	Control used to initialize the CPU.
22	Single step	Input	Control signal used in conjunction with ALE to stop the CPU through each instruction, in the single-step
		mput	mode.
· ·			①Control signal from an external source for conditional jumping in a program. Jumping is dependent on
	Interrupt	Input	external conditions (JNI).
			@Used for external interrupt to CPU.
EA	External access	Input	(UNormally maintained at 0V.
		ļ	(2)When the level is raised to 5V, external memory will be accessed. The M5M8040HP is raised to 5V.
		· · · ·	Read control signal used when the CPU requests data from external data memory or external device to
RD Read control		Output	be transferred to the data bus.
			(MOVX A, @Hr, and INS A, BUS)
PSEN	Program store enable	Output	Strobe signal to fetch external program memory.
	146-14		Write control signal used when the CPU sends data through the data bus to external data memory or ex-
WR	write control	Output	
		0.101	
ALE	Address latch enable	Output	A signal used for latching the address on the data bus. An ALE signal occurs once during each cycle.
1 .			OProvides true bidirectional bus transfer of instructions and data between the CPU and external mem-
			ory. Synchronizing is done with signals RD/WR. The output data is latched.
		4.1	When using external program memory, the output of the low-order a bits of the program counter are
D <sub>0</sub> ~D <sub>7</sub>	Data bus	Input/output	memory is synchronized with ALE. And that, the transfer of the instruction code of data from the external program
1			The output of addresses for data using the external data memory is synchronized with ALE. After that
l I			the transfer of data with the external data memory is synchronized with RD/WR
			(MOVX A. @Rr. and MOVX @Rr. A)
			DQuasi-bidirectional port. When used as an input port, FF16 must first be output to this port. After reset.
		Input/output	when not used as an output port, nothing needs to be output.
$P2_0 \sim P2_7$ Port 2		Output	2P20~P23 output high-order 4 bits of the program counter when using external program memory.
		Input/output	③P2 <sub>0</sub> ~P2 <sub>3</sub> serve as a 4-bit I/O expander bus for the M5L8243P.
PROG	Program	Output	Strobe signal for M5L8243P I/O expander.
			Quasi-bidirectional port. When used as an input port. FF16 must first be output to this port. After reset.
P1₀~P17	Port 1	Input/output	when not used as an output port, nothing needs to be output.
		1	①Control signal from an external source for conditional jumping in a program. Jumping is dependent on
T <sub>1</sub>	Test pin 1	Input	external conditions (JT1/JNT1).
1			When enabled, event signals are transferred to the timer/event counter (STRT CNT).



## SINGLE-CHIP 8-BIT MICROCOMPUTER

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
Vcc	Supply voltage	· · · · · · · · · · · · · · · · · · ·	-0.5~7	V
VDD	Supply voltage	With respect to V <sub>SS</sub>	-0.5~7	V .
Vt	Input voltage		-0.5~7	V
Vo	Outprit voltage		-0.5~7	V
Pd	Power dissipation	T <sub>a</sub> = 25 °C	1.5	w
Topr	Operating free-air temperature range		0~70	r
Tstg	Storage temperature range		- 65 - 150	υ

## **RECOMMENDED OPERATING CONDITIONS** ( $T_a = 0 \sim 70 \ C$ , unless otherwise noted)

Guarda al	0		11-14		
Symbol	Parameter	' Min	Nom	Max	Unit
Vcc	Supply voltage	4.5	5	5.5	V
V DD	Supply voltage	4.5	5	5.5	V
V ss	Supply voltage		0		V
V1H1	High-level input voltage, except X $_1$ , X $_2$ and $\overline{\text{RESET}}$	2		Vcc	. V
ViH2	High-level input voltage, X1, X2 and RESET	3.8		Vcc	v
VILI	Low-level input voltage, except X 1, X 2 and RESET	-0.5		0.8	, V
VIL2	Low-level input voltage, X 1, X 2 and RESET	-0.5		0.6	v

## $\label{eq:constraint} \textbf{ELECTRICAL CHARACTERISTICS} ~(\ensuremath{ T_a = 0 \sim 70\, \ensuremath{ \mathbb{C}}}, \ensuremath{ \ V_{CC} = V_{DD} = 5V \pm 10\%, \ensuremath{ \ V_{SS} = 0V}, \ensuremath{ \ unless otherwise noted})$

Combat	Peremeter	Test conditions		Limits		11-14
SYMDOI	Farameter	rest conditions	Min	Тур	Max	Unit
VOL	Low-level output voltage (BUS)	IOL = 2 mA			0.45	V
V OL 1	Low-level output voltage (RD, WR, PSEN, ALE)	I <sub>OL</sub> = 1.8mA			0.45	V
VOL2	Low-level output voltage (PROG)	I OL =1 MA			0.45	V
V OL3	Low-level output-voltage (for other outputs)	1 <sub>OL</sub> = 1.6mA			0.45	V
V он	High-level output voltage (BUS)	I <sub>OH</sub> = -400μA	2.4			V
V он 1	High-level output voltage (RD, WR, PSEN, ALE)	I OH = - 100μA	2.4			V
V OH2	· High-level output voltage (for other outputs)	$I_{OH} = -40 \mu A$	2.4			٠V
11	Input leak current (T1, INT)	V <sub>SS</sub> ≦VIN≦V <sub>CC</sub>	- 10		10	μA
Ioz	Output leak current ( $BUS, T_0$ ) high-impedance state	$V_{SS}$ +0.45 $\leq$ V <sub>IN</sub> $\leq$ V <sub>CC</sub>	- 10		10	μA
En .	input leak current (PORT)	$V_{SS} + 0.45 \le V_{IN} \le V_{CC}$		- 0.2	-0.5	mA
112	Input leak current (RESET, SS)	$V_{SS} + 0.45 \le V_{IN} \le V_{CC}$		-0.05		mA
1 DD	Supply current from V <sub>DD</sub>			10	20	mA
I DD + I CC	Supply current from $V_{\mbox{\scriptsize DD}}$ and $V_{\mbox{\scriptsize CC}}$			70	. 140	mA



2-37

# M5M8050H-XXXP/M5M8040HP

## SINGLE-CHIP 8-BIT MICROCOMPUTER

#### **TIMING REQUIREMENTS** ( $T_a = 0 \sim 70$ °C, $V_{CC} = V_{DD} = 5V \pm 10\%$ , $V_{SS} = 0$ V, unless otherwise noted)

Symbol	0	Relationship to	Alternative	Limits			11-14
Symbol	rarameter	cycle time $(t_c)$	symbol	Min	Тур	Мах	Unit
to	Cycle time	1/(fxtal ÷ 15)	tcy	1.36		15	μs
th(PSEN-D)	Data hold time after PSEN	1/10·t <sub>c</sub> -30	t <sub>DR</sub>	. 0		110	ns
th (R-D)	Data hold time after RD	1/10·t <sub>c</sub> -30	t <sub>DR</sub>	-0		110	ns
tsu(PSEN-D)	Data setup time after PSEN	3/10·t <sub>c</sub> -200	t <sub>RD2</sub>			210	ns ·
t <sub>su(R-D)</sub>	Data setup time after RD	2/5·t <sub>c</sub> -200	t <sub>RD1</sub>	· .		350	ns
t <sub>su1(A-D)</sub>	Data setup time after address (external data memory read cycle)	7/10·t <sub>c</sub> -220	t AD 1				ns
t <sub>su2(A-D)</sub>	Data setup time after address (external program memory read cycle)	1/2·t <sub>c</sub> —200	t AD2			460	ns
tsu(PROG-D)	Data setup time after PROG	6/10·t <sub>c</sub> - 120	t <sub>PR</sub>			700	ns
th (PROG-D)	Data hold time after PROG	1/10·tc	t pr	0		140	ns

Note 1: The input voltages are  $V_{IL} = 0.45V$  and  $V_{IH} = 2.4V$ 

<u>(</u>14)

Charles Contractor

 $\mathcal{A} = \{$ 

2: f XTAL is the oscillator frequency entered at the crystal input terminals (X1, X2).

#### SWITCHING CHARACTERISTICS ( $T_a = 0 - 70$ °C, $V_{CC} = V_{DD} = 5V \pm 10\%$ , $V_{SS} = 0$ V, unless otherwise noted)

Sumbol	Parameter	Relationship to	Alternative	Limits			Unit
Symbol	raiameter	cycle time (t <sub>c</sub> )	symbol	Min	Тур	Max	
tw(ALE)	ALE pulse width	$7/30 \cdot t_{\rm C} - 170$	t <sub>LL</sub>	150			ns
td (A-ALE)	Delay time, address to ALE signal	2/15·t <sub>C</sub> -110	tAL	70			ns
tv (ALE-A)	Address valid time after ALE	$1/15 \cdot t_{\rm C} - 40$	tLA	50			ns
tw(PSEN)	PSEN pulse width	$2/5 \cdot t_{\rm C} - 200$	t <sub>CC2</sub>	350			ns
t <sub>w(R)</sub>	RD pulse width	$1/2 \cdot t_{\rm C} - 200$	t <sub>cc1</sub>	480		•	ńs
tw(w)	WR pulse width	1/2·t <sub>c</sub> -200	t <sub>CC1</sub>	480			ns
td (Q-w)	Delay time, data to $\overline{WR}$ signal	13/30 · t <sub>c</sub> 200	t <sub>DW</sub>	390	1		ns
t <sub>v (w-Q)</sub>	Data valid time after WR	$1/15 \cdot t_{C} - 50$	t <sub>wD</sub>	40			ns
td (A-W)	Delay time, address to WR signal	1/3·t <sub>c</sub> -150	t <sub>AW</sub>	300			ns
td (AZ-R)	Delay time, address disable to $\overline{RD}$ signal	$2/15 \cdot t_{\rm C} - 40$	t <sub>AFC1</sub>	140			ns
td (AZ-W)	Delay time, address disable to $\overline{\mathbf{WR}}$ signal	$2/15 \cdot t_{C} - 40$	t <sub>AFC1</sub>	140			ns
td (AZ-PSEN)	Delay time, address disable to PSEN signal	1/30·t <sub>c</sub> -40	t <sub>AFC2</sub>	10			ns
td (ALE-R)	Delay time, ALE to RD signal	1/5·t <sub>c</sub> - 75	t LAFCI	200			ns
td (ALE-W)	Delay time, ALE to WR signal	$1/5 \cdot t_{\rm C} - 75$	t <sub>LAFC1</sub>	200			ns
td (ALE-PSEN)	Delay time, ALE to PSEN signal	$1/10 \cdot t_{\rm C} - 75$	t LAFC2	60			ns
td (R-ALE)	Delay time, RD to ALE signal	1/15·t <sub>c</sub> -40	t <sub>CA1</sub>	50			ns
td (W-ALE)	Delay time, WR to ALE signal	$1/15 \cdot t_{C} - 40$	t <sub>CA1</sub>	50			ns
td (PROG-ALE)	Delay time, PROG to ALE signal	1/15·tc-40	t <sub>CA1</sub>	50			ns
td (PSEN-ALE)	Delay time, PSEN to ALE signal	$4/15 \cdot t_{\rm C} - 40$	t <sub>CA2</sub>	320			ns
td (PC-PROG)	Delay time, Port control to PROG signal	2/15·t <sub>c</sub> -80	t <sub>CP</sub>	100			ns
tv (PROG-PC)	Port control valid time after PROG	$4/15 \cdot t_{\rm C} - 200$	t <sub>PC</sub>	160			ns
td (Q-PROG)	Delay time, Data to PROG signal	$2/5 \cdot t_{\rm C} - 150$	t <sub>DP</sub>	400			ns
tv (PROG-Q)	Data valid time after PROG	$1/10 \cdot t_{\rm C} - 50$	t <sub>PD</sub>	90			ns
tw(PROGL)	PROG low pulse width	$7/10 \cdot t_{c} - 250$	t <sub>PP</sub>	700			ns
td (Q-ALE)	Delay time, Data to ALE signal	4/15·t <sub>c</sub> -200	t <sub>PL</sub>	160			ns
tv (ALE-Q)	Data valid time after ALE	$1/10 \cdot t_{\rm C} - 100$ .	t <sub>LP</sub>	40			ns
td (ALE-Q)	Delay time, ALE to data	3/10·t <sub>c</sub> + 100	t <sub>PV</sub>			510	ns
tw(To)	T <sub>0</sub> pulse period	3/15·t <sub>c</sub>	t <sub>opra</sub>	270			ns

Note 3: Conditions of measurement: control output  $C_L$ =80pF data bus output, port output  $C_L$ =150pF.

4: Reference levels for input/output voltages are low-level=0.8V and high-level=2V.



#### SINGLE-CHIP 8-BIT MICROCOMPUTER

### **TIMING DIAGRAM**



td (ALE-W) td tw(w) (W-ALE) t<sub>v(w-Q)</sub> td(Q-W) td (AZ-W) ADDRESS DATA td(A-W)









# M5M8050L-XXXP/M5M8040LP

SINGLE-CHIP 8-BIT MICROCOMPUTER

#### DESCRIPTION

The M5M8050L-XXXP and M5M8040LP are 8-bit parallel microcomputers fabricated on a single chip using N-channel silicon gate ED-MOS technology.

· 这些是不是是是有些意义。

### FEATURES

- Single 5V power supply

- Basic machine instructions ·····96(1-byte instructions: 68)
- 4K-bytes memory addressing possible (direct addressing possible in 2K bytes memory)
- Memory capacity: ROM ······ 4K bytes
   RAM ····· 256 bytes

- Easily expandable memory and I/O
- Subroutine nesting ······8 levels
- External and timer/event counter interrupt, 1 level each
- Low power standby mode

#### APPLICATION

Control processor or CPU for a wide variety of applications

#### FUNCTION

The M5M8050L-XXXP and M5M8040LP are integrated 8 bit CPUs, with memory (ROM (except M5M8040LP), RAM) and timer/event counter interrupt all contained on a single chip.







## M5M8050L-XXXP/M5M8040LP

### SINGLE-CHIP 8-BIT MICROCOMPUTER

## **PIN DESCRIPTION**

Pin	Name	Input or output	Function
Vss	Ground		Normally connected to ground (0V).
V <sub>cc</sub>	Main power supply		Connected to 5V power supply.
V	Bower supply		①Connected to 5V power supply.
VDD	Power supply		@Used for memory hold when Vcc is cut.
т₀	Test pin 0	Input	$\textcircled$ Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JT0/JNT0).
		Output	②Used for outputting the internal clock signal (ENT0 CLK).
~ ~	Crystal inputs	locut	External crystal oscillator or RC circuit input for generating internal clock signals.
<u>^1, ^2</u>	Crystal Inputs	mput	An external clock signal can be input through X1 or X2.
RESET	Reset	Input	Control used to initialize the CPU.
ss	Single step	Input	Control signal used in conjunction with ALE to stop the CPU through each instruction, in the single-step mode.
INT	Interrupt	Input	①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JNI).
			@Used for external interrupt to CPU.
			①Normally maintained at 0V.
EA	External access	Input	When the level is raised to 5V, external program memory will be accessed.
			Read control signal used when the CPU requests data from external data memory or external device to
RD	RD Read control Output		be transferred to the data bus.
			(MOVX A, @R <sub>r</sub> , and INS A, BUS)
PSEN	Program store enable	Output	Strobe signal to fetch external program memory.
· · · .			Write control signal used when the CPU sends data through the data bus to external data memory or ex-
WR	Write control	Output	ternal device.
			(MOVX @R <sub>r</sub> , A and OUTL BUS, A)
ALE	Address latch enable	Output	A signal used for latching the address on the data bus. An ALE signal occurs once during each cycle.
		ĺ l	OProvides true bidirectional bus transfer of instructions and data between the CPU and external mem-
			ory. Synchronizing is done with signals RD/WR. The output data is latched.
			When using external program memory, the output of the low-order 8 bits of the program counter are
D <sub>0</sub> ~D <sub>7</sub>	Data bus	Input/output	synchronized with ALE. After that, the transfer of the instruction code or data from the external program
			memory is synchronized with PSEN.
1			(3) The output of addresses for data using the external data memory is synchronized with ALE. After that,
			the transfer of data with the external data memory is synchronized with RD/WR. (MOVY A $\square$ $\square$ and MOVY $\square$ $\square$ $A$ )
			(MOVA A, eng, and MOVA eng, A)
		Input/output	when not used as an output port, nothing needs to be output
P20~P27	Port 2	Output	$\mathbb{O}\mathbb{P}_{2}^{2}\sim\mathbb{P}_{2}^{2}$ output high-order 4 bits of the program counter when using external program memory
			$3P_{2}^{2} \sim P_{2}^{2}$ some as a 4-bit I/O expander bus for the M5I 8243P
PROG	Program	Output	Strobe signal for M51 8243P I/O expander
		Galpar	Quesi bidiractional port. When used as an input port EE-, must first be output to this port. After reset
P10~P17	Port 1	Input/output	when not used as an output port, nothing needs to be output.
			①Control signal from an external source for conditional jumping in a program. Jumping is dependent on
Т	Test pin 1	Input	external conditions (JT1/JNT1).
			When enabled, event signals are transferred to the timer/event counter (STRT CNT).



2

## M5M8050L-XXXP/M5M8040LP

### SINGLE-CHIP 8-BIT MICROCOMPUTER

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	 Conditions	Limits	Unit
Vcc	Supply voltage	1	-0.5~7	v
VDD	Supply voltage		-0.5~7	v
V,	Input voltage	with respect to v <sub>ss</sub>	0.5~7	v
Vo	Output voltage		-0.5~7	v
Pd	Power dissipation	T <sub>a</sub> = 25℃	1.5	w
Topr	Operating free-air temperature range	1	0~70	°C
Tstg	Storage temperature range		-65~150	°C

## **RECOMMENDED OPERATING CONDITIONS** ( $T_a = 0 \sim 70$ °C, unless otherwise noted)

Cumb al	Devenator		Limits			
Symbol	Parameter	Min	Nom	Max		
Vcc	Supply voltage	4.5	5	5.5	v	
VDD	Supply voltage	4.5	5	5.5	v	
Vss	Supply voltage		0		v	
VIHT	High-level input voltage, except X1, X2 and RESET	2		V <sub>cc</sub>	V	
V <sub>IH2</sub>	High-level input voltage, X1, X2 and RESET	3.8		V <sub>cc</sub>	v	
ViLt	Low-level input voltage, except X1, X2 and RESET	-0.5	,	0.8	V	
VIL2	Low-level input voltage, X1, X2 and RESET	-0.5		0.6	V	

## **ELECTRICAL CHARACTERISTICS** ( $T_a = 0 \sim 70^{\circ}C$ , $V_{cc} = V_{DD} = 5V \pm 10\%$ , $V_{ss} = 0V$ , unless otherwise noted)

Sumbal	Parameter           .ow-level output voitage (BUS) $I_{OL} =$ .ow-level output voitage (RD, WR, PSEN, ALE) $I_{OL} =$ .ow-level output voitage (PROG) $I_{OL} =$ .ow-level output voitage (PROG) $I_{OL} =$ .ow-level output voitage (PROG) $I_{OL} =$ .ow-level output voitage (BUS) $I_{OH} =$ iigh-level output voitage (BUS) $I_{OH} =$ iigh-level output voitage (for other outputs) $I_{OH} =$ iigh-level output voitage (for other outputs) $I_{OH} =$ put leak current (T, INT)         Vss ≤           Dutput leak current (BUS, T <sub>0</sub> ), high-impedance state         Vss +           nput leak current (RESET, SS)         Vss +           Nput leak current (FESET, SS)         Vss +	Test conditions	Limits			11-14
Symbol	Parameter	Test conditions	Min	Тур	Max	Una
VOL	Low-level output voltage (BUS)	$I_{OL} = 2mA$			0.45	V
VOL1	Low-level output voltage (RD, WR, PSEN, ALE)	$I_{OL} = 1.8 \text{ mA}$			0.45	V
V <sub>OL2</sub>	Low-level output voltage (PROG)	I <sub>OL</sub> = 1mA			0.45	V
V <sub>OL3</sub>	Low-level output voltage (for other outputs)	I <sub>OL</sub> = 1.6mA			0.45	v
V <sub>он</sub>	High-level output voltage (BUS)	$I_{OH} = -400 \ \mu A$	2.4			v
V <sub>OH1</sub>	High-level output voltage (RD, WR, PSEN, ALE)	$I_{OH} = -100 \mu A$	2.4			V
V <sub>OH2</sub>	High-level output voltage (for other outputs)	$I_{OH} = -40 \ \mu A$	2.4			v
l <sub>1</sub>	Input leak current (T <sub>1</sub> , INT)	$V_{SS} \leq V_{IN} \leq V_{CC}$	-10		10	μA
loz	Output leak current (BUS, T <sub>0</sub> ), high-impedance state	$V_{SS} + 0.45 \le V_{IN} \le V_{CC}$	-10		10	μA
- In	Input leak current (Port)	$V_{\rm SS}$ + 0.45 $\leq V_{\rm IN} \leq V_{\rm CC}$		-0.2	-0.5	mA
I <sub>12</sub>	Input leak current (RESET, SS)	$V_{SS} + 0.45 \le V_{IN} \le V_{CC}$		-0.05		mA
I <sub>DD</sub>	Supply current from V <sub>DD</sub>			5	10	mA
	Supply current from V <sub>DD</sub> and V <sub>CC</sub>				90	mA



#### SINGLE-CHIP 8-BIT MICROCOMPUTER

### TIMING REQUIREMENTS ( $\tau_a = 0 \sim 70^{\circ}$ C, $v_{cc} = v_{DD} = 5v \pm 10\%$ , $v_{ss} = 0V$ , unless otherwise noted)

Symbol	Beremeter	Relationship to	Alternative		Limits		11-14
Symbol	Parameter	cycle time (t <sub>c</sub> )	symbol	Min	Тур	Max	
tc	Cycle time	$1/(f_{XTAL} \div 15)$	t <sub>CY</sub>	2.5		15	μs
th (PSEN-D)	Data hold time after PSEN	$1/10 \cdot t_{\rm c} - 30$	t <sub>DR</sub>	0		220	ns
th (R-D)	Data hold time after RD	$1/10 \cdot t_{c} - 30$	t <sub>DR</sub>	0		220	ns
tsu (psen-d)	Data setup time after PSEN	3/10 ⋅ t <sub>c</sub> − 200	t <sub>RD2</sub>			550	ns
tsu (R-D)	Data setup time after RD	$2/5 \cdot t_{\rm C} - 200$	t <sub>RD1</sub>			800	ns
tsu1 (A-D)	Data setup time after address (external data memory read cycle)	7/10 • t <sub>c</sub> − 220	t <sub>AD1</sub>			1530	ns
t <sub>su2</sub> (A-D)	Data setup time after address (external program memory read cycle)	$1/2 \cdot t_{c} - 200$	t <sub>AD2</sub>			1050	ns
tsu (PROG-D)	Data setup time after PROG	6/10 • t <sub>c</sub> - 120	t <sub>PR</sub>			1380	ns
th (PROG-D)	Data hold time after PROG	1/10 • t <sub>c</sub>	t <sub>PF</sub>	0		250	ns

Note 1 : The input voltage level is  $V_{IL} = 0.45V$  and  $V_{IH} = 2.4V$ .

2 :  $f_{XTAL}$  is the oscillator frequency entered at the crystal input terminals (X<sub>1</sub>, X<sub>2</sub>).

#### **SWITCHING** CHARACTERISTICS ( $T_a = 0 \sim 70$ °C; $V_{cc} = V_{DD} = 5V \pm 10\%$ , $V_{ss} = 0V$ , unless otherwise noted)

Symbol	Desembles	Relationship to	Alternative		Limits		1 Junit
Symbol	Parameter	cycle time (t <sub>c</sub> )	symbol	Min	Тур	Max	Unit
tw (ALE)	ALE pulse width	7/30 ⋅ t <sub>c</sub> − 170	t <sub>LL</sub>	410	1		ns
td (A-ALE)	Address to ALE signal delay time	2/15 • t <sub>c</sub> - 110	t <sub>AL</sub>	220			ns
tv (ALE-A)	Address valid time after ALE	1/15 • t <sub>c</sub> — 40	tLA	120			ns
tw (PSEN)	PSEN pulse width	$2/5 \cdot t_{\rm C} - 200$	t <sub>CC2</sub>	800		· · ·	ns
tw (R)	RD pulse width	$1/2 \cdot t_{\rm C} - 200$	t <sub>CC1</sub>	1050			ns
tw (w)	WR pulse width	$1/2 \cdot t_{\rm c} - 200$	t <sub>cc1</sub>	1050			ns
td (q-w)	Data to WR signal delay time	13/30 · t <sub>c</sub> - 200	t <sub>DW</sub>	880			ns
tv (w-Q)	Data valid time after WR	$1/15 \cdot t_{\rm c} - 50$	two	120			ns
td (A-W)	Address to WR signal delay time	$1/3 \cdot t_{\rm C} - 150$	taw	680			ns
td (AZ-R)	Address disable to RD signal delay time	$2/15 \cdot t_{\rm C} - 40$	t <sub>AFC1</sub>	290			ns
td (AZ-W)	Address disable to WR signal delay time	$2/15 \cdot t_{\rm C} - 40$	t <sub>AFC1</sub>	290	· ·		ns
td (AZ-PSEN)	Address disable to PSEN signal delay time	$1/30 \cdot t_{G} - 40$	t <sub>AFC2</sub>	40			ns
td (ALE-R)	ALE to RD signal delay time	1/5 • t <sub>c</sub> — 75	t <sub>LAFC1</sub>	420			ns
td (ALE-W)	ALE to WR signal delay time	1/5 • t <sub>c</sub> — 75	t <sub>LAFC1</sub>	420			ns
td (ALE-PSEN)	ALE to PSEN signal delay time	1/10 • t <sub>c</sub> — 75	t <sub>LAFC2</sub>	170			ns
td (R-ALE)	RD to ALE signal delay time	$1/15 \cdot t_{\rm C} - 40$	t <sub>CA1</sub>	120			ns
td (W-ALE)	WR to ALE signal delay time	$1/15 \cdot t_{\rm C} - 40$	t <sub>CA1</sub>	120			ns
td (PROG-ALE)	PROG to ALE signal delay time	$1/15 \cdot t_{C} - 40$	t <sub>CA1</sub>	120			ns
td (PSEN-ALE)	PSEN to ALE signal delay time	$4/15 \cdot t_{\rm C} - 40$	t <sub>CA2</sub>	620			ns
td (PC-PROG)	Port control to PROG signal delay time	$2/15 \cdot t_{\rm C} - 80$	t <sub>CP</sub>	250			ns
tv (PROG-PC)	Port control valid time after PROG	$4/15 \cdot t_{\rm C} - 200$	t <sub>PC</sub>	460			ns
td (Q-PROG)	Data to PROG signal delay time	2/5 • t <sub>c</sub> − 150	t <sub>DP</sub>	850			ns
tv (PROG-Q)	Data valid time after PROG	$1/10 \cdot t_{\rm C} - 50$	t <sub>PD</sub>	200			ns
tw (PROGL)	PROG low-level pulse width	7/10 ⋅ t <sub>C</sub> — 250	t <sub>PP</sub>	1500			ns
td (Q-ALE)	Data to ALE signal delay time	$4/15 \cdot t_{\rm C} - 200$	the	460			ns
tv (ALE-Q)	Data valid time after ALE	$1/10 \cdot t_{c} - 100$	t <sub>LP</sub>	150	· · · · ·		ns
td (ALE-Q)	Delay time after ALE	$3/10 \cdot t_{c} + 100$	t <sub>PV</sub>			850	ns
t <sub>w (то)</sub>	T <sub>0</sub> pulse spacing	3/15 • t <sub>c</sub>	toper	500			ns

Note 3 : Conditions of measurement: control output  $C_L = 80_PF$  data bus output, port output  $C_L = 150_PF$ . 4 : Reference levels for input/output voltages are low-level = 0.8V high-level = 2V.



## M5M8050L-XXXP/M5M8040LP

#### SINGLE-CHIP 8-BIT MICROCOMPUTER

#### TIMING DIAGRAM

8 30



External Program Memory Instruction Fetch



Port 2



# MITSUBISHI MICROCOMPUTERS M5M80C49-XXXP/M5M80C39P-6

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### DESCRIPTION

The M5M80C49-XXXP and M5M80C39P-6 are 8-bit parallel microcomputer fabricated on a single chip using silicon gate CMOS technology.

### **FEATURES**

Single 5V power supply
Instruction cycle 2.5µs (min)
Basic machine instructions
1-byte instructions 69
2-byte instructions 28
Direct addressing up to 4096 bytes
Internal ROM (except M5M80C39P-6) 2048 bytes
Internal RAM 128 bytes
Built-in timer/event counter
I/O ports 27 lines
Easily expandable memory and I/O
Subroutine nesting
External and time/event counter interrupt, 1 level each
High noise margin
Low power dissipation modes ( $Vcc = 5V$ )
Operating 50mW
HALT mode · · · · · · · · · · · · · · · · · · ·
Stand-by50μW

### APPLICATION

Control processor for a wide variety of applications

#### PIN CONFIGURATION (TOP VIEW) TEST PIN 0 To + Vcc (5V) 40 CLOCK INPUT 1 X1 - 2 39 🗲 T1 TEST PIN 1 CLOCK INPUT 2 X2 - 3 38 ↔ P 2 7 ) RESET INPUT RESET -37 ↔ P 2 6 I/O PORT 2 SINGLE-STEP INPUT SS -+ 5 36 💠 P 2 5 INTERRUPT REQUEST INPUT INT -> [ ₽24 35 EXTERNAL ACCESS EA 🔶 🛛 34 ↔ P17 M5M80C49-XXXF 33 🕈 P 16 PROGRAM 32 🖶 P 1 5 WRITE WR + 10 ↔ P14 31 I/O PORT 30 ↔ P13 Do <table-cell-rows> 12 29 🕈 P 1 2 D1 🕈 🔢 28 🕈 P 1 1 D2 🖶 📊 27 ₽10, D3 < 15 26 - STBY STANDBY DATA BUS 23 → PROGEXTERNAL 24 ↔ P2 3 CONTROL OUTPUT D4 🚸 16 D5 🚸 17 D6 💠 18 23 + P22 I/O PORT 2 D7 💠 19 22 🕈 P21 (0V) Vss 20 21 + P2n Outline 40P4

#### **FUNCTION**

The M5M80C49-XXXP and M5M80C39P-6 are integrated 8-bit CPU, with memory (ROM, RAM) and timer/event counter interrupt all contained on a single chip.





## MITSUBISHI MICROCOMPUTERS M5M80C49-XXXP/M5M80C39P-6

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## **PIN DESCRIPTION**

语: 管心过度:

Pin	Name	Input or output	Function
V <sub>ss</sub>	Ground		Normally connected to ground (0V).
Vcc	Main power supply		Connected to 5V power supply.
STRY	Standby	Innut	①Connected to 5V power supply during normal operation.
3161	, otanoby	input	OUsed when entering the standby mode. Power dissipation is reduced by connecting this to 0V.
То	Test pin 0	Input	①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JT0/JNT0).
		Output	@Used for outputting the internal clock signal (ENT0 CLK).
	<b>A</b>		External crystal oscillator or RC circuit input for generating internal clock signals.
$X_1, X_2$	Crystal inputs	Input	An external clock signal can be input through $X_1$ or $X_2$ .
RESET	Reset	Input	Control used to initialize the CPU.
SS	Single step	Input	Control signal used in conjunction with ALE to stop the CPU through each instruction, in the single-step
			Control signal from an external source for conditional jumping in a program jumping is dependent on
INT	Interrupt	Input	external conditions (JNI)
	incorrupt	mput	20Used for external interrupt to CPU.
			①Normally maintained at 0V.
EA	External access	Input	When the level is raised to 5V, external memory will be accessed even when the address is less than
			400 <sub>16</sub> (2048). The M5M80C39P is raised to 5V.
			Read control signal used when the CPU requests data from external data memory or external device to
RD	Read control	Output	be transferred to the data bus.
			(MOVX A, @R <sub>r</sub> , and INS A, BUS)
PSEN	Program store enable	Output	Strobe signal to fetch external program memory.
			Write control signal used when the CPU sends data through the data bus to external data memory or ex-
WR	Write control	Output	ternal device.
			(MOVX @R <sub>r</sub> , A and OUTL BUS, A)
ALE	Address latch enable	Output	A signal used for latching the address on the data bus. An ALE signal occurs once during each cycle.
1			<sup>(1)</sup> Provides true bidirectional bus transfer of instructions and data between the CPU and external mem-
			ory. Synchronizing is done with signals RD/WR. The output data is latched.
			When using external program memory, the output of the low-order 8 bits of the program counter are
D <sub>0</sub> ~D <sub>7</sub>	Data bus	Input/output	memory is synchronized with PSEN
			3 The output of addresses for data using the external data memory is synchronized with ALE After that
			the transfer of data with the external data memory is synchronized with RD/WR.
			(MOVX A, @R <sub>r</sub> , and MOVX @R <sub>r</sub> , A)
			①Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port. After reset,
	Dent 2	input/output	when not used as an output port, nothing needs to be output.
P20~P27	PORZ	Output	$2P_{2_0} \sim P_{2_3}$ output high-order 4 bits of the program counter when using external program memory.
		Input/output	$(3)P2_0 \sim P2_3$ serve as a 4-bit I/O expander bus for the M5M82C43P.
PROG	Program	Output	Strobe signal for M5M82C43P I/O expander.
P1.~P1	Port 1	Input/output	Quasi-bidirectional port. When used as an input port, FF16 must first be output to this port. After reset,
		pur output	when not used as an output port, nothing needs to be output.
			Control signal from an external source for conditional jumping in a program. Jumping is dependent on
T1	Test pin 1	Input	external conditions (JT1/JNT1).
L			When enabled, event signals are transferred to the timer/event counter (STRT CNT).



## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Condtions	Limits	Unit
Vcc	Supply voltage		V <sub>SS</sub> -0.3~7	V
VI	Input voltage	1	V <sub>SS</sub> -0.3~V <sub>CC</sub> +0.3	v
Vo	Output voltage	1	V <sub>SS</sub> -0.3~V <sub>CC</sub> +0.3	V
Pd	Power dissipation	T <sub>a</sub> ≔ 25°C	1.5	w
Topr	Operating free-air temperature range		-40~85	τ
Tstg	Storage temperature range		-65~150	r

## **RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim 85^{\circ}C$ , unless otherwise noted)

Symbol	Descenation		Limits		Linit
Symbol	rarameter	Min	Тур	Max	Onit
Vcc	Supply voltage	4.5	5	5.5	V
Vss	Supply voltage		0		V
VIHI	High-level input voltage, except EA, RESET, X1, X2	$0.7 \times V_{CC}$		Vcc	V
VIH2	High-level input voltage, EA, RESET, X1, X2	0.8×V <sub>CC</sub>		Vcc	v
VIL	Low-level input voltage, except EA, RESET, X1, X2	Vss		$0.3 \times V_{CC}$	V
VIL	Low-level input voltage, EA, RESET, X1, X2	Vss		0.2×V <sub>CC</sub>	V

## $\label{eq:expectation} \textbf{ELECTRICAL CHARACTERISTICS} \; (\; \texttt{T}_a = -40 \sim 85^\circ \texttt{C}, \; \; \texttt{V}_{\text{CC}} = 5 \texttt{V} \pm 10\%, \; \; \texttt{V}_{\text{SS}} = 0 \texttt{V}, \; \texttt{unless otherwise noted} \; \texttt{)}$

Symbol	Parameter			Limits		
Symbol	Parameter	lest conditions	Min	Тур	Max	Unit
VOL	Low-level output voltage	1 <sub>0L</sub> = 2mA			0.45	v
VOH1	High-level output voltage, except P10~P17, P20~P27	ι <sub>OH</sub> = -400μA	0.75×V <sub>CC</sub>			v
VOH2	High-level output voltage, P10~P17, P20~P27	$I_{OH} = -1 \mu A$	0.75×Vcc			V
h	Input current, T1, INT, SS, EA, STBY	V <sub>SS</sub> ≦V <sub>IN</sub> ≦V <sub>CC</sub>	- 10		10	μA
loz	Output current, $BUS$ , $T_0$ , high impedance state	V <sub>SS</sub> ≦V <sub>IN</sub> ≦V <sub>CC</sub>	- 10		10	μΑ
h <sub>L1</sub>	Input current during low level, Port	V <sub>IL</sub> =V <sub>SS</sub>		- 50		μA
1112	Input current during low level, RESET	$V_{IL} = V_{SS}$		- 50		μA
I cc	Supply current	at 6MHz			10	mA
I cc	Supply current during HALT	at 6MHz (Note 1)			3	mA
l cc	Supply current during STAND BY	(Note 1)		-	10	μA
VCC(STB)	Stand by power supply voltage		2			V

Note 1. BUS, T<sub>0</sub>, T<sub>1</sub>, EA,  $\overline{SS}$ ,  $\overline{STBY}$ ,  $\overline{RESET}$ ,  $\overline{INT} = V_{CC}$  or  $V_{SS}$ 

#### TIMING REQUIREMENT (T a = $-40 \sim 85^{\circ}$ C, V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted)

		Alternative				
Symbol	Parameter	symbol	Min	Тур	Max	Unit
tc	Cycle time	tcy	2.5	1	15	μs
th (PSEN-D)	Data hold time after PSEN	t <sub>DR</sub>	0		200	ns
th(R-D)	Data hold time after RD	t <sub>DR</sub>	0		200	ns
t <sub>su (PSEN-D)</sub>	Data setup time after PSEN	t <sub>RD</sub>			500	ns
t <sub>su (R-D)</sub>	Data setup time after RD	t <sub>RD</sub>			500	ns
t <sub>su (A-D)</sub>	Data setup time after ADDRESS	t <sub>AD</sub>			950	ns
t <sub>su (PROG-D)</sub>	Data setup time after PROG	t <sub>PR</sub>			810	ns
th (PROG-D)	Data hold time after PROG	t <sub>PF</sub>	0		150	ns


# M5M80C49-XXXP/M5M80C39P-6

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### **SWITCHING CHARACTERISTICS** ( $T_a = -40 \sim 85 \degree$ , $V_{CC} = 5 \lor \pm 10\%$ , $V_{SS} = 0V$ , unless otherwise noted)

	Desserves	Alternative				
Symbol	Parameter	symbol	Min	Тур	Max	Unit
tw(ALE)	ALE pulse width	tLL	400		· .	ns
td (A-ALE)	Delay time, address to ALE signal	t <sub>AL</sub>	150			ns
tv (ALE-A)	Address valid time after ALE	t <sub>LA</sub>	80			ns
tw(PSEN)	PSEN pulse width	t <sub>cc</sub>	700			ns
t <sub>w(R)</sub>	RD pulse width	t <sub>cc</sub>	700		-	ns
tw(w)	WR pulse width	t <sub>cc</sub>	700			ns
td (Q-W)	Delay time, data to WR signal	t <sub>DW</sub>	500			ns
t <sub>v</sub> (w-q)	Data valid time after WR	two	120			ns
td (A-W)	Delay time, address to WR signal	t <sub>AW</sub>	230			ns
td (AZ-R)	Delay time address floating to RD signal	tAFC	0			ns
td(AZ-PSEN)	Delay time, address floating to PSEN signal	tAFC	0			ns
td(PC-PROG)	Delay time, port control to PROG signal	t <sub>CP</sub>	110			ns
t <sub>v(PROG-PC)</sub>	Port control valid time after PROG	tpc	140			ns
td(Q-PROG)	Delay time, data to PROG signal	t <sub>DP</sub>	220			ns
t <sub>v(PR0G-Q)</sub>	Data valid time after PROG	t <sub>PD</sub>	65			ns
tw(PROGL)	PROG low pulse width	tpp	1510			ns
td (Q-ALE)	Data time data to ALE	tPL	400			ns
tv (ALE-Q)	Data valid time after ALE	tip	100	. •		ns

Note: Conditions of measurement: control output  $C_L = 80pF$ 

data bus output, port output  $C_1 = 150 \text{pF}$  tc = 2.5  $\mu$ s



### TIMING DIAGRAM

1817 1814 -



### Instruction Fetch from External Program Memory









### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### Low power dissipation mode

#### (1) HALT mode

It will be in HALT mode when HALT instruction is executed and program execution is stopped. In HALT mode, only the basic clock operates and the others are all in the halt state. MCU keeps the contents of the registers in the state before the execution of HALT instrucitons.

The pin conditions are shown below.

#### Table 1

Pin	Conditions
	Output mode : Data output
Data bus	Input mode : High inpedence
	(Input mode for M5M80C39P-6)
Ports 1, 2	Port data output
ALE	L
PSEN, RD	· · · · · · · · · · · · · · · · · · ·
WR, PROG	
Тφ	Provided clock is continued
T1	The first pulse input is effective.
(counter input)	After the reset of Halt mode, the count continues.
(Timer)	Halt





The HALT mode can be cleared by the following 2 methods

(i) By RESET input

When  $\overrightarrow{\text{RESET}}$  input goes "L", an internal state is initialized as same as the normal reset operation, and the program starts from address 0.

(ii) By INT input

When INT input gose "L", and if it is in the interupt enable state, the interrupt sequence will start after executing the 2en instruction following HALT instructions.

If is the interrupt disable state, the program exeution starts from the next address to HALT instructions.

#### (2) Standby mode

It will be in Stnadby mode when  $\overline{\text{STBY}}$  input goes "L" after setting RESET input to "L". In standby mode, all operations including clock stop, and only the contents of the buit-in RAM are maintained. For the standby mode reset, let  $\overline{\text{STBY}}$  pin "H", Keeping RESET input low, and then let RESET input input "H". After that the internal state is inilialized and program excuition starts from address 0.

Control method of standby mode (Example)

Place the capacitor to  $\overrightarrow{\text{RESET}}$  pin, as shown in Fig 2, in order to make th standby mode control easier, so that the standby mode can be controlled by only contolling  $\overrightarrow{\text{STBY}}$  pin.



Fig. 2 Control circuit example for standby mode







# **MELPS 8-41 SLAVE MICROCOMPUTERS**

#### FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

#### DESCRIPTION

The MELPS 8-41 family is a general-purpose 8-bit CPU peripheral LSI microcomputer series configured internally with a CPU, RAM, ROM, I/O ports, timer and other functions. These microcomputers function independently of external connections but since they operate based on the instructions from the CPU (master CPU) that employs these LSIs as the peripheral LSIs, they are known as slave microcomputers.

Data is passed to and from the master CPU and slave microcomputers asynchronously through the buffer registers built into the MELPS 8-41 and therefore, when seen from the master CPU side, the LSI can be treated in every way like an ordinary peripheral LSI. Since the MELPS 8-41 has a built-in microcomputer, its functions can be changed easily simply by altering the program of the internal ROM.

#### **MELPS 8-41 SLAVE MICROCOMPUTER FAMILY**

	lugarit algebr					
Type name		ROM	RAM	. 1/0	Technology used	
	(MHZ)	(bytes)	(bytes)	(ports)		
M5L8041A-XXXP	6	1024	64	18	ED NMOS	
M5L8042-XXXP	12	2048	128	18	ED NMOS	



Note 1 : The M5L8042-XXXP has a 2048-word × 8-bit ROM. 2 : The M5L8042-XXXP has a 128-word × 8-bit RAM.



#### FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

### **BASIC FUNCTION BLOCKS**

#### Program Memory (ROM)

The M5L8041A-XXXP contains a 1042-byte ROM while the M5L8042-XXXP has a built-in 2048-byte ROM. The program for the user application is stored in this ROM. Addresses 0, 3 and 7 of the ROM are reserved for special functions. Table 1 shows the meaning and functions of these special addresses.

# Table 1Reserved, defined addressesand their meanings and functions

Address	Meaning and function
Ö	The first instruction executed after a system reset.
3	The first instruction executed after an external interrupt is accepted.
. Ť	The first instruction executed after a timer interrupt, based on the timer/event counter, is accepted.

#### Data Memory (RAM)

The M5L8041A-XXXP has a built-in 64-byte (128 bytes for M5L8042-XXXP) RAM. The RAM is used for data storage and manipulation and it is divided into sections for more efficient processing. Addresses  $0 \sim 7$  and  $24 \sim 31$  form two banks of general-purpose registers that can be directly addressed. Addresses  $0 \sim 7$  compose bank 0 and are numbered R<sub>0</sub> ~ R<sub>7</sub>. Addresses  $24 \sim 31$  compose bank 1 and are also numbered R<sub>0</sub> ~ R<sub>7</sub>. Only one bank is active at a time. The instructions SEL RB0 and SEL RB1 are used to select the working bank. Fig. 1 shows the division of the RAM and its mapping. The remaining sections, addresses 32 and above, must be accessed indirectly using the general-purpose registers R<sub>0</sub> or R<sub>1</sub>. Of course, all addresses can be indirectly accessed using the general-purpose registers R<sub>0</sub> and R<sub>1</sub>.

A good practice to simplify programming is to reserve general-purpose register bank 0 for use of the main program and register bank 1 for interrupt programs. For example, if register bank 0 (addresses  $0\sim7$ ) is reserved for processing data by the main program, when an interrupt is accepted, the first instruction would be to switch the working registers from bank 0 to bank 1. This saves the data of the main program (addresses  $0\sim7$ ). The interrupt program can then freely use register bank 1 (addresses  $24\sim31$ ) without destroying or altering data of the main program. When the interrupt processing is complete and control is returned to the main program by the RETR instruction, register bank 0 (in this example) is automatically restored as the working register bank at the same time the main program counter is restored.

Addresses  $8 \sim 23$  comprise an 8-level program counter stack. More information on using the stack is found in the section on the program counter and stack and so reference should be made here for further details.

The general-purpose registers and program counter stack sections may be used in exactly the same way as the other RAM sections.



Fig.1 Data memory (RAM)

Note 3 : The corresponding address is 127 for the M5L8042-XXXP. 4 : The corresponding capacity is 96 × 8 for the M5L8042-XXXP.



#### FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

#### Program Counter (PC) and Stack (SK)

The M5L8041A-XXXP has a 10-bit (11 bits for the M5L8042-XXXP) program counter which is illustrated in Fig. 2.

When an interrupt or a subroutine call has occurred, the program currently being executed is interrupted and the execution flow transters to the interrupt program or subroutine. When such a condition has been encountered, the value currently stored in the program counter is saved for use when restarting execution of the original program flow. The place where these program counter values are stored is the program counter stack. In addition to the program counter, the high-order 4 bits of the PSW (program status word), which will be described later, are saved in the stack. Addresses 8~23 of the RAM are used for this purpose. 10 bits (or 11 bits for the M5L8042-XXXP) for the PC and 4 bits for the PSW are saved. Therefore, a RAM capacity of 2 bytes (16 bits) is used for each time. This means that it is possible to use the program counter stack with the RAM  $8 \sim 23$  addresses to store both the PSW and program counter on top of each other up to 8 levels. This situation is indicated in Fig. 3.

The 3-bit stack pointer indicates at which level data is being stored in the stack. The stack pointer is also a part of the PSW but it is not stored in the program counter stack. It is automatically incremented by 1 whenever the program counter and PSW are stored in the program counter stack while, conversely, it is decremented by 1 every time stored values are taken out. The stack pointer always shows the positon of the program counter stack which is used as the next storage place. Consequently, when a return is made from a subroutine (using the RET or RETR instruction), the stack pointer is first decremented by 1 and then the contents of the program counter stack indicated by the stack pointer are transferred to the program counter.





Note 5 : PC<sub>10</sub> for M5L8042-XXXP





Note 6 : PC<sub>8</sub>~PC<sub>10</sub> for M5L8042-XXXP



#### FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

#### Program Status Word (PSW)

The PSW (program status word) is stored in 8 bits in the register storage. The configuration is shown in Fig. 4. The high-order 4 bits of the PSW are stored in the stack, along with the PC, when an interrupt is accepted or a subroutine call executed. When control is returned to the main program by RETR, both the PC and the high-order 4 bits of PSW are restored. When control is returned by RET, only the PC is restored, so care must be taken to ensure that the contents of the PSW are not unintentionally changed.

en erstnisk film. National

The order and meaning of the 8 PSW bits are given below.

the order a	ind meaning of the or sw bits are given below.
Bit 0~Bit 2	: Stack pointer (S <sub>0</sub> , S <sub>1</sub> , S <sub>2</sub> )
Bit 3	: Not used
Bit 4	: Working register bank indicator 0 = Bank 0 1 = Bank 1
Bit 5	: Flag 0 (value is set by user and can be tested with JFO conditional jump instruc- tion.)
Bit 6	: Auxiliary carry bit (AC). It is set/reset by the ADD and ADDC instructions and used by the DAA decimal compensation instruction.
Bit 7	: Carry bit (CY). This indicates an overflow af- ter an arithmetic or logic operation.



CY	AC	Fo	BS	1	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>						
сy:с	CY: Carry												
AC:A	uxiliar	y carŋ	(carr	y from	low-c	rder 4	bits of	ALU)					
$F_0$ : F	lag 0												
BS:V	Vorking	g regis	ster ba	ink inc	licator								
S <sub>2</sub>	S <sub>2</sub>												
S <sub>1</sub>	tack p	ointer											
S <sub>0</sub> )													

Fig.4 Program status word

#### I/O Ports

The MELPS 8-41 has two 8-bit ports, called port 1 and port 2. (1) Port 1 and port 2

- Ports 1 and 2 are both 8-bit ports with identical properties. The output data of these ports are retained and do not change until another output is loaded into them.
- When used as inputs, the input data is not retained so the input signals must be maintained until an input instruction is executed and completed.
- Ports 1 and 2 are so-called quasi-bidirectional ports which have a special circuit configuration to accomplish this purpose. All the pins of the ports can be used for input or for output.



Fig.5 I/O port 1 and 2 circuit

The special circuit is shown in Fig. 5. Internal on-chip pull-up resistors are provided for all the ports for pull-up to 5V. The current required for setting the TTL signal high can be supplied through these pull-up resistors. In addition, the level can be pulled low by the standard TTL output. This means that any pin can be used for both input and output.

To shorten the switching time from a low level to high level, when 1's are output, a device with a relatively low impedance is turned on for a short time (approx. 500ns when a 6MHz crystal oscillator is used).

To use a particular port pin as an input, a logic "1" must first be written to that pin. After resetting, a port is set to an input port and remains in this state.

Therefore, it is not necessary to output all 1's if it is to be used for input. In short, a port being used for output must output 1's before it can be used for input.



#### FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

The individual terminals of the quasi-bidirectional ports can be used for input or output. Some terminals, therefore, can be in the input mode while the remaining terminals of a port are in the output mode. This capability of ports 1 and 2 is convenient for inputting or outputting 1-bit data with few bits. The logical instructions ANL and ORL can easily be used to manipulate the input or output of these ports.

#### (2) Data bus

The data bus  $(DQ_0 \sim DQ_7)$  handles the data, commands and statuses between the master CPU and MELPS 8-4 1. It is controlled by the following 4 control signals. Table 2 shows the relationship between the control signals and the data bus.

- A<sub>0</sub>: Address input indicating data/command bus buffer registers and status register
- R : Read input
- W : Write input
- S : Chip select input

Table 2 Control signals and data bus

Ī	R	W	A <sub>0</sub>	Data bus mode	Data on data bus			
0	0	1	0	Read	Data			
0	0	1	1	Read	Status			
0	1	0	0	Write	Data			
0	1	0	1	Write	Command ( $F_1 \leftarrow 1$ )			
1	×	×	×	High impedance				

The internal configuration of the data bus is shown in Fig. 7. The functions of the 3 registers indicated (status register, output data bus buffer register and input data/command bus buffer register) are now described in detail.



Fig.6 Internal configuration of data bus control



Fig.7 Internal configuration of data bus

#### Status register

The status register is configured with 8 bits and the highorder 4 bits (ST<sub>4</sub>~ST<sub>7</sub>) can be set as required with a software (MOV STS, A) instructions. The low-order 4 bits (OBF, IBF, F<sub>0</sub>, F<sub>1</sub>) are set as follows:

OBF (output buffer full)

The OBF flag is automatically set to "1" when the output instruction (OUT DBB, A) is executed inside the MELPS 8-41 and it is cleared when the contents of the output data bus buffer are read by the master CPU.

#### IBF (input buffer full)

The IBF flag is automatically set to "1" when the data or commands are written into the input data/command bus buffer by the master CPU and it is cleared when the input instruction (IN A, DBB) is executed inside the MELPS 8-41.  $F_0$  (flag 0)

The  $F_0$  flag is set by the flag setting instructions (CPL  $F_0$ , CLR  $F_0$ ) and it is used to inform the master CPU of the internal state of the MELPS 8-41.



#### FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

#### F<sub>1</sub> (flag 1)

When the data or command is input into the input data/ command bus buffer by the master CPU, the  $F_1$  flag is set to the condition of the  $A_0$  input.

The  $F_1$  flag is also set by the flag setting instructions (CPL  $F_1$ , CLR  $F_1$ ).

#### Output Data Bus Buffer Register

The accumulator (A) contents are transferred to the DBB (0) output data bus buffer register by the OUT DBB, A instruction. Since the OBF flag is set at this time, the master CPU can judge whether the data has been transferred to the register by confirming the state of the OBF flag.

Input Data/Command Bus Buffer (DBB(1)) Register

When the write request (W =0) is generated from the master CPU, the data on the data bus is transferred to the DBB (1) input data/command bus buffer register. Since the IBF flag is set at this time, it is possible to judge whether the data or command has been transferred inside the MELPS 8-41 by confirming the state of this flag.

# Conditional Jumps Using Pins $T_0$ , $T_1$ and Flags IBF, OBF

The conditional jump instructions are used to alter programs, depending on the internal and external conditions (states) of the CPU. Details of the jump instructions can be found in the section on machine instructions.

The input signal status of pins  $T_0$  and  $T_1$ , and the states of the IBF and OBF flags can be checked by the conditional jump instructions. These input pins, through conditional jump instructions such as JTO and JNTO, can be used to control a program. This means that programs and processing time can be reduced by being able to test data in the input pin rather than reading the data into a accumulator and then testing it.

Pin  $T_1$  has other functions and uses which are not related to conditional jump instructions. Details of these other functions and uses can be found on the section dealing with pin functions.

#### Interrupt

The CPU recognizes an external interrupt by a low-level signal at the  $\overline{S}$  and  $\overline{W}$  pins. When such an interrupt is accepted, the external interrupt pending flip-flop and IBF flag are set.

Interrupt requests are sampled between the SYNC signal outputs of every machine cycle. When a request is recognized, then as soon as the instruction being executed is terminated, a subroutine call is made to address 3 of the program memory. As with ordinary subroutine calls, the program counter and program status word (PSW) are saved in the program counter stack. The unconditional jump instructions for enabling a jump to be made to the address where the ordinary interrupt processing program is stored are contained in address 3 of the program memory.

The interrupt level is one so that the next interrupt cannot be accepted until the current interrupt processing has been completed. The RETR instruction terminates the interrupt processing. That is to say, the next interrupt cannot be accepted until the RETR instruction is executed. The next interrupt can be accepted at the start of the second cycle of the RETR instruction (2-cycle instruction). Timer/event counter overflow which causes an interrupt request will also not be accepted.

Priority is given to the external interrupt when both an external interrupt and timer interrupt have been generated at the same time.







#### FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

Item	· · · · · · · · · · · · · · · · · · ·	Conditions	Execution details			
Internal interrupt	When TCNTEF	No external interrupt	Interrupt is executed and call is mode to address 7.			
	(timer INT enable FF) = 1	During external interrupt execution	Interrupt is held.			
	When TCNTF	· · · · · · · · · · · · · · · · · · ·	Interrupt is not executed or held.			
	(timer INT enable FF ) = 0		TF (Timer flag) ← 1			
External interrupt	When	No timer interrupt	Interrupt is executed and call is made to address 3.			
	(external INT enable FF) = 1	During timer interrupt execution				
	When (external INT enable FF	When (external INT enable FF) = 0				
Timer and external interrupts						
generated simultaneously	Combination is same as condit	tions above	External interrupt takes priority and is executed.			

#### Table 3 Acceptance of interrupts

When a second level of external interrupt is required, the timer interrupt, if not being used, can provide this. This is done by enabling the timer/event counter interrupt and setting the timer/event counter to  $FF_{16}$ . The CPU is placed in the event counter mode. The interrupt is then generated in address 7 by setting the  $T_1$  input from the external source from the high to low level.

The IBF flag can be tested using a conditional jump instruction. For further details, check the section on the conditional jump instructions, pins  $T_0$  and  $T_1$ , and the IBF and OBF flags.

### Timer / Event Counter

The timer/event counter for the MELPS 8-41 is an 8-bit counter, that is used to measure time delays or count external events but not both. The same counter is used to measure time delays or count external events simply by changing the input to the counter.

The counter can be initialized by executing an MOV T, A instruction. The value of the counter can be read for checking by executing the MOV A, T instruction. Reset will stop the counting but the counter is not cleared, thus enabling counting to be resumed.

The largest number the counter can contain is  $FF_{16}$ . If it is incremented by 1 when it contains  $FF_{16}$ , the counter will be reset to  $00_{16}$ , the overflow flag is set and a timer interrupt request is issued. The timer flag can be checked using the JTF conditional branch instruction, and it is cleared by executing the JTF instruction or by resetting the system. When the timer interrupt is accepted, a subroutine call is made to address 7 of the program memory. When both a timer and external interrupt request are generated at the same time, the external interrupt is given priority and will be accepted first by automatically calling to address 3 of the program memory. The timer interrupt request is kept and will be processed when the external interrupt has been completed and a RETR instruction is executed. A latched timer interrupt request is cancelled when a timer interrupt request is generated. The STRT CNT instruction is used to change the counter to an event counter. Then the pin T<sub>1</sub> signal becomes the input to the event counter and events are counted up at the T<sub>1</sub> fall. The maximum rate that can be counted is one time in 3 machine cycles (7.5 $\mu$ s when using a 6MHz crystal). The high-level at T<sub>1</sub> must be maintained at least  $\frac{1}{8}$  of the cycle time (500ns with a 6MHz crystal).

The STRT T instruction is used to change the counter to a timer. The internal clock signal becomes the input to the timer. The internal clock is  $\frac{1}{32}$  of 400kHz (with a 6MHz crystal) or 12.5kHz (see Fig. 9). The timer is therefore counted up every 80 $\mu$ s. The counter can be initialized by executing an MOV T, A instruction. Delay times varying from 80 $\mu$ s to 20ms (256 count) can be obtained by detecting the counter overflows. Even times of more than 20ms can be achieved by counting the number of overflows using the program.

A resolution of less than  $80\mu$ s can be obtained in the event counter mode by supplying an external clock to pin T<sub>1</sub>. It is also possible to supply every third (or more) prescaled ALE signal to pin T<sub>1</sub> instead of an external clock.



MELPS 8-41 SLAVE MICROCOMPUTERS

#### FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS



Fig.9 Timer/event counter configuration

14

#### Cycle Timing

The output of the state counter is  $\frac{1}{3}$  the input frequency from the oscillator, and a CLK signal is produced which determines the times of each machine state (see Fig. 10). During the cycle count the CLK signal is prescaled by  $\frac{1}{5}$ and a machine cycle containing 5 states is produced. The MELPS 8-41 instructions are executed in one or two machine cycles. Fig. 12 shows the internal operation with an instruction formed from one machine cycle.



Fig.10 Clock generator circuit



Fig.11 Clock and generated cycle signals





#### Reset

The RESET pin is for resetting the CPU. A Schmitt trigger circuit along with a pull-up resistor are connected to it on the chip. A sufficiently long pulse can be obtained for resetting by attaching  $1\mu$ F capacitor as shown in Fig. 13. An external reset pulse applied at RESET must remain at the low level for at least 10ms after the power has been turned on and after it has reached its normal level.

The reset function causes the following initialization within the CPU.

- (1) The program counter is reset to 0.
- (2) The stack pointer is reset to 0.
- (3) The register bank 0 is selected.
- (4) Ports 1 and 2 are reset to the input mode.
- (5) External and timer interrupts are reset to disable state.
- (6) Timer is stopped.
- (7) Timer flag is cleared.
- (8) Flags F<sub>0</sub> and F<sub>1</sub> are cleared.



Fig.13 Example of reset circuit



#### FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

#### Single-Step Operation

The MELPS 8-41 is provided with an SS pin for facilitating single-step operation where the CPU stops after the execution of each instruction is completed. The user can use this to trace the flow of the program, instruction by instruction, and find this to be an aid in program debugging. SS is used in synchronization with the timing of the SYNC signal output from the CPU. Fig. 14 shows the circuit used for single-step operation and the timing involved.



Fig.14 Single-step operation circuit and timing

A type D flip-flop with preset and reset pins is used to generate the signal for  $\overline{SS}$ .

When the preset pin is kept low, SS goes to the high level, which puts the CPU in the run mode.

For single-step operation the preset pin is switched to the high level and  $\overline{SS}$  to the low level. While  $\overline{SS}$  is low, the CPU stops. To restart the CPU, a pulse is supplied to the clock pin on the type D flip-flop. This sets  $\overline{SS}$  to the high level, and the CPU fetches the next instruction and begins to execute it. Once the CPU starts the execution, the SYNC signal connected to the reset pin of the type D flip-flop is low and so  $\overline{SS}$  also goes low. As soon as the CPU finishes executing the instruction, it is again stopped by  $\overline{SS}$  going to the low level.



Fig.15 CPU operation in single-step mode

Fig.15 shows the operation of the CPU in the single-step mode.

#### Central Processing Unit (CPU)

The CPU is composed of an 8-bit parallel arithmetic unit, accumulator, flag flip-flop and instruction decoder. The 8-bit parallel arithmetic unit has circuit to perform the four basic arithmetic operations (addition, subtraction, multiplication and division) as well as logical operations such as AND and OR. The carry, zero and other states generated by these operations are set in the flag flip-flop. The accumulator supplies the operands (HIENZANSUU) to the arithmetic circuit, receives the results from the same circuit and keeps them. The flag flip-flop keeps the carry, zero and other states when various kinds of arithmetic operation instructions are executed.

#### **DMA** Control

Ports  $P2_6$  and  $P2_7$  of the MELPS 8-41 can be used not only as ordinary input/output ports but also for the control signal employed for DMA handshaking. Immediately after resetting, these two ports function as ordinary ports (see Fig. 16).



#### FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS



When the EN DMA instruction is executed,  $P2_6$  becomes the DRQ (DMA request) output. Subsequently, when  $P2_6$  is set to "1", DRQ becomes "1" and DMA-based data transfer is requested.

DRQ is cleared when the DACK  $\cdot \overline{R}$ , DACK  $\cdot \overline{W}$  or EN DMA instruction is executed.



Fig.17 Internal configuration of DMA control

When the EN DMA instruction is executed, P2<sub>7</sub> becomes the DACK (DMA acknowledge) input. The DACK input is used as the chip select input for DMA transfer. There is, therefore, no connection with the state of  $\overline{S}$  (chip select) during DMA transfer.

#### Interrupt Request to Master CPU

Ports P2<sub>4</sub> and P2<sub>5</sub> of MELPS 8-41 can be used not only as ordinary input/output ports but also as the outputs of the IBF (input buffer full) flag and OBF (output buffer full) flag. Immediately after resetting, both ports function as input ports.



Fig.18 Interrupt request to master CPU

When the EN FLAGS instruction is executed,  $P2_4$  functions as the OBF pin and  $P2_5$  as the IBF pin. "1" must be output to both pins so that the OBF and IBF flag states are output to each pin, respectively. These states are not output while "0" is output to the pins. The OBF flag output indicates that data has been output to the output data bus buffer register; the IBF flag output indicates that the input data/command bus buffer register is in the data accept enable mode.



Fig.19 Internal configuration of IBF/OBF



# **MELPS 8-41 SLAVE MICROCOMPUTERS**

### FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

## **INSTRUCTION CODES**

Hexade	D <sub>7</sub> ∼D₄	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D3~D0	cimal station	0	1	2	3	4	5	6	7	8	9	A	В	с	D	Е	F
		uan	INC	хсн	XCHD	ORL	ANL	ADD	ADDC		моу	моу	MOV		XRL		ΜΟΥ
0000	U	NOP	@ R0	A, @ R0	A, @ R0	A, @ R0	A, @ R0	A, @ R0	a, @ R0		STS, A	@ R0, A	@R0. \$n		A, @ R0		a, @ R0
0001			INC	хсн	XCHD	ORL	ANL	ADD	ADDC			NOV	MOV		XRL		ΜΟΥ
0001	'		@ R1	A, @ R1	A, @ R1	A, @ R1	A, @ R1	A, @ R1	A, @ R1			@ R1, A	@R1, #p		A, @ R1		A, @ R1
0010	0	Ουτ	JB0.	IN	JB1	MOV	JB2	MOV	JB3		JB4		J85		JB6		JB7
0010	2	DBB, A	m	A, DBB	m	А, Т	m	Т, А	m		m		m		m		m
		ADD	ADDC	MOV		ORL	ANL					MOVP	JMPP		XRL.	MOVP3	
0011	3	A, #n	A, #n	A; #n		A, #n	A, #n			RET	HETH	A, @ A	@ A		A, #n	A, @ A	11
0100		JMP	CALL	JMP	CALL	JMP	CALL	JMP	CALL	JMP	CALL	JMP	CALL	JMP	CALL	JMP	CALL
0100	4	OXX	oxx	1XX	1XX	2XX	2XX	зхх	зхх	4XX	4XX	5XX	5XX	6XX	6XX	7XX	7XX
		EN	DIS	EN	DIS	STRT	STRT	STOP		CLR	CPL	CLR	CPL	SEL	SEL	EN	EN
0101	5	1	I	TCNTI	TCNTI	CNT	T	TCNT		F0	F0	F1·	F1	RBO	RB1	DMA	FLAOS
0110			JTF	JNTO	JTO	JNT1	JT1		JF1	JOBF	JNZ		JF0	JZ	JNIBF	JNC	JC
0110	6		m	m	m	m	m		m	m	m		, m	m	m	m	m
0111	-	DEC	INC	CLR	CPL	SWAP	DA	RRC	RR		CLR	CPL		моу	MOV	RL	RLC
0111		A	A	А	A	A	A	A	Α		с	с	. *	A, PSW	PSW, A	Α	Α
1000			INC	ХСН		ORL	ANL	ADD	ADDC			MOV	MOV	DEC	XRL	DJNZ	ΜΟΥ
1000	8		R0	A, R0		A, R0	A, R0	A, R0	A, R0			R0, A	R0, #n	R0	A, R0	R0, m	A, R0
1001		IN	INC	хсн	OUTL	ORL	ANL	ADD	ADDC	ORL	ANL	MOV	MOV	DEC	XRL	DJNZ	MOV
1001	9	A, P1	R1	A, R1	P1, A	A, R1	A, R1	A, R1	A, R1	P1, #n	P1, #n	R1, A	R1, #n	R1	A, R1	R1, m	A, R1
1010		IN	INC	ХСН	OUTL	ORL	ANL	ADD	ADDC	ORL	ANL	MOV	MOV	DEC	XRL	DJNZ	MOV
1010	<b>^</b> .	A, P2	R2	A, R2	P2, A	A, R2	A, R2	A, R2	A, R2	P2, #n	R2, #n	R2, A	R2, #n	R2	A, R2	R2, m	A, R2
1011	ь		INC	хсн		ORL	ANL	ADD	ADDC			MOV	MOV	DEC	XRL	DJNZ	MOV
1011	В		R3	A, R3		A, R3	A, R3	A, R3	A, R3			R3, A	R3, #n	R3	A, R3	R3, m	A, R3
1100		MOVD	INC	хсн	MOVD	ORL	ANL	ADD	ADDC	ORLD	ANLD	мол	MOV	DEC	XRL	DJNZ	MOV
		A, P4	R4	A, R4	P4, A	A, R4	A, R4	A, R4	A, R4	P4, A	P4, A	R4, A	R4, #n	R4	A, R4	R4, m	A, R4
1101		MOVD	INC	хсн	MOVD	ORL	ANL	ADD	ADDC	ORLD	ANLD	MOV	MOV	DEC	XRL	DJNZ	MOV
		A, P5	R5	A, R5	P5, A	A, R5	A, R5	A, R5	A, R5 <sup>·</sup>	P5, A	P5, A	R5, A	R5, # n	R5	A, R5	R5, m	A, R5
1110	-	MOVD	INC	хсн	MOVD	ORL	ANL	ADD	ADDC	ORLD	ANLD	MOV	MOV	DEC	XRL	DJNZ	MOV
	E	A, P6	R6	A, R6	P6, A	A, R6	A, R6	A, R6	A, R6	P6, A	P6, A	R6, A	R6, # n	R6	A, R6	R6, m	A, R6
1111	_	MOVD	INC	хсн	MOVD	ORL	ANL	ADD	ADDC	ORLD	ANLD	моу	MOV	DEC	XRL	DUNZ	MOV
1111		A, P7	R7	A, R7	P7, A	A, R7	A, R7	R7, A	A, R7	P7, A	P7, A	R7, A	87, #n	R7	A, R7	87, m	A, R7

2-byte 2-cycle instruction

1-byte 2-cycle instruction

1-byte 1-cycle instruction



# MELPS 8-41 SLAVE MICROCOMPUTERS

### FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

### MACHINE INSTRUCTIONS

特别了教师

法法 推动 人名法格尔法法 化合金

Item	Maamonio		Instruction code		tes	les	Eurotian
Туре	Mnemonic	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	$D_3D_2D_1D_0$	Hexadecimal	Ā	č	runcuon
	MOV A, # n	0 0 1 0 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub>	0 0 1 1 n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	2 3 n	2	2	$(A) \leftarrow n$
•	MOV A, Rr	1 1 1 1	1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	F 8 + r	1	1	$(A) \leftarrow (Rr)$ r = 0~7
Transfer	MOV Rr, A	1010	1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	A 8 + r	1	1	$(\mathbf{Rr}) \leftarrow (\mathbf{A})  \mathbf{r} = 0 \sim 7$
	MOV Rr, #n	1011 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub>	1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	B 8 + n	2	2	$(\mathbf{Rr}) \leftarrow \mathbf{n} \\ \mathbf{r} = 0 \sim 7$
	XCH A, Rr	0 0 1 0	1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	2 8 + r	1	1	$(A) \leftrightarrow (Rr) r = 0 \sim 7$
	MOV A, @Rr	1 1 1 1	000r <sub>0</sub>	F 0 + r	1	1	$(A) \leftarrow (M (Rr))$ r = 0~1
	MOV @Rr, A	1010	000r <sub>o</sub>	A 0 + r	1	1	$(\mathbf{M} (\mathbf{Rr})) \leftarrow (\mathbf{A})$ r = 0~1
Transfer	MOV @Rr, ♯n	1 0 1 1 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub>	000r <sub>0</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	B 0 + n	2	2	$(M(Rr)) \leftarrow n$ r = 0~1
ddressing	MOVP A, @A	1010	0 0 1 1	A 3	1	2	$(A) \leftarrow (M(A))$
Indirect A	MOVP3 A, @A	1 1 1 0	0 0 1 1	E 3	1	2	(A) ← (M ( <sub>page</sub> 3, A) )
	XCH A, @Rr	0 0 1 0	000r <sub>o</sub>	2 0 + r	1	1	$(A) \leftrightarrow (M(Rr))$ r = 0~1
	XCHD A, @Rr	0011	000r <sub>o</sub>	3 0 + r	1	1	$(A_0 \sim A_3) \longleftrightarrow (M (Rr_0 \sim Rr_3))$ r = 0~1
	MOV A, PSW	1 1 0 0	0 1 1 1	C 7	1	1	(A) ← (PSW)
	MOV PSW, A	1 1 0 1	0 1 1 1	D7,	ì	1	$(PSW) \leftarrow (A)$ $(C) \leftarrow (A_7), (AC) \leftarrow (A_6)$
ō	MOV STS, A	1001	0 0 0 0	90	1	1	$(STS) \leftarrow (A)$ $(ST_4 \sim ST_7) \leftarrow (A_4 \sim A_7)$
atus Conti	CLR C	1001	0 1 1 1	97	1	1	(C) - 0
5	CPL C	1 0 1 0	0 1 1 1	A 7	1	1	$(\mathbf{C}) \leftarrow (\overline{\mathbf{C}})$
	CLR Fo	1 0 0 0	0 1 0 1	85	1	1	$(F_0) \leftarrow 0$
	CPL Fo	1 0 0 1	0 1 0 1	95	1	1	(F <sub>0</sub> ) ← (F <sub>0</sub> )



# **MELPS 8-41 SLAVE MICROCOMPUTERS**

### FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

Aff	Affected carry		Description									
С	AC	Note										
			Transfers data n to register A.									
			Transfers contents of register Rr to register A.									
			Transfers contents of register A to register Rr.									
			Transfers data n to register Rr.									
			Exchanges contents of register Rr with contents of register A.									
			Transfers contents of memory location of current page, whose address is in register Rr, to register A.									
			Transfers contents of register A to memory location of current page whose address is in register Rr.									
-		-	Transfers data n to memory location of current page whose address is in register Rr.									
			Transfers data of memory location of current page whose address is in register A to register A.									
			Transfers data of memory location of page 3 whose address is in register A to regsiter A.									
			Exchanges contents of memory location of current page whose address is in register Rr with contents of register A.									
			Exchanges contents of low-order 4 bits of register with low-order 4 bits of memory location of current page whose address is in register Rr.									
			Transfers contents of program status word to register A.									
0	0		Transfers contents of register A to program status word.									
		2	Transfers contents of register A to status register.									
0			Clears carry flag and resets it to 0.									
0			Complements contents of carry flag.									
			Clears flag $F_0$ and resets it to 0.									
			Complements contents of flag F <sub>0</sub> .									



# MELPS 8-41 SLAVE MICROCOMPUTERS

4.4.1.2

法教会主任

### FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

	1 (A. 1997)							
Item	Mnemonic	Instruction code	· · · · · · · · · · · · · · · · · · ·	tes	cles	Function		
Туре		D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D	o Hexadecimal	â	ð			
Control	CLR F1	1010 010	A 5	1	1	(F <sub>1</sub> ) ← 0		
Status (	CPL F1	1011010	В 5	1	1	$(F_1) \leftarrow (\overline{F}_1)$		
	ADD A, #n	0 0 0 0 0 0 1 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n	03 0 n	2	2	$(A) \leftarrow (A) + n$		
	ADD A, Rr	0 1 1 0 1 r <sub>2</sub> r <sub>1</sub> r	o 68 + r	1	1	$(A) \leftarrow (A) + (Rr)$ r = 0~7		
	ADD A, @Rr	0110000r	o 6 0 r	1	.1	$(A) \leftarrow (A) + (M (Rr))$ r = 0~1		
	ADDC A, #n	0 0 0 1 0 0 1 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n	l 13 o n	2	2	$(A) \leftarrow (A) + n + (C)$		
	ADDC A, Rr	0 1 1 1 1 r <sub>2</sub> r <sub>1</sub> r	o 7 8 r	1	1	$(A) \leftarrow (A) + (Rr) + (C)$ r = 0~7		
	ADDC A, @Rr	0111000r	o 7 0 r	1	1	$(A) \leftarrow (A) + (M (Rr)) + (C)$ r = 0~1		
	ANL A, #n	0 1 0 1 0 0 1 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n	l 53 o n	2	2	$(A) \leftarrow (A) \wedge n$		
	ANL A, Rr	0 1 0 1 1 r <sub>2</sub> r <sub>1</sub> r	o 5 8 r	1	1	$(A) \leftarrow (A) \land (Rr)$ r = 0~7		
rithmetic	ANL A, @Rr	0101 000r	o 50 r	1	1	$(A) \leftarrow (A) \land (M (Rr))$ r = 0~1		
×	ORL A, # n	0 1 0 0 0 0 1 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n	4 3 0 n	2	2	(A) ← (A) V n		
	ORL A, Rr	0 1 0 0 1 r <sub>2</sub> r <sub>1</sub> r	o 4 8 r	1	1	$(A) \leftarrow (A) \lor (Rr)$ r = 0~7		
	ORL A, @Rr	0100 000 r	o 4 0 r	1	1	$(A) \leftarrow (A) \lor (M (Rr))$ r = 0~1		
	XRL A, # n	1 1 0 1 0 0 1 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n		2	2	(A) ← (A) ¥ n		
	XRL A, Rr	1 1 0 1 1 r <sub>2</sub> r <sub>1</sub> r	o D 8 r	1	1	$(A) \leftarrow (A) \forall (Rr)$ r = 1~7		
	XRL A, @Rr	1101 000r	• D 0 r	1	1	$(A) \leftarrow (A) \forall (M (Rr))$ r = 0~1		
	INC A	0 0 0 1 0 1 1	17	1	1	$(A) \leftarrow (A) + 1$		
	DEC A	0 0 0 0 0 1 1	07	1	1	$(A) \leftarrow (A) - 1$		



# **MELPS 8-41 SLAVE MICROCOMPUTERS**

### FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

Affected carry		arry	Description	
с	C AC Note		Description	
	-		Clears flag $F_1$ and resets it to 0.	
			Complements contents of flag F <sub>1</sub> .	
0	0	1	Adds data n to contents of register A and sets carry flags to 1 if there is an overflow; otherwise resets carry flags to 0. The result is stored in register A.	
0	0	1	Adds contents of register Rr to contents of register A and set carry flags to 1 if there is an overflow; otherwise resets carry flags to 0. The result is stored in register A.	
0	0	1	Adds contents of register A and contents of memory location of current page whose address is in register Rr and sets carry flags to 1 if there is an overflow; otherwise resets carry flags to 0. The result is stored in register A.	
0	0	1	Adds carry and data n to contents of register A and sets carry flags to 1 if there is an overflow; otherwise resets carry flags to 0. The result is stored in register A.	
0	0	1	Adds carry and contents of register Rr to contents of register A and sets carry flags to 1 if there is an overflow; otherwise resets carry flags to 0. The result is stored in register A.	
0	0	1	Adds carry and contents of memory location of current page whose address is in register Rr to contents of register A and sets carry flags to 1 if there is an overflow; otherwise resets carry flags to 0. The result is stored in register A.	
			Logical product of contents of register A and data n is stored in register A.	
			Logical product of contents of register A and contents of register Rr is stored in register A.	
			Logical product of contents of register A and contents of memory location of current page whose address is in register Rr is stored in register A.	
			Logical sum of contents of register A and data n is stored in register A.	
			Logical sum of contents of register A and contents of register Rr is stored in register A.	
			Logical sum of contents of register A and contents of memory location of current page whose address is in register Rr is stored in register A.	
			Exclusive OR of contents of register A and data n is stored in register A.	
			Exclusive OR of contents of register A and contents of register Rr is stored in register A.	
			Exclusive OR of contents of register A and contents of memory location of current page whose address is in register Rr, is stored in reg- ister A.	
			Increments contents of register A by 1. The result is stored in register A.	
			Decrements contents of register A by 1. The result is stored in register A.	



# FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

Item		Instruction code		s	8	s a la construction de la constr	
Туре	Mnemonic	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Hexadecimal	Byte	Cycl	Function	
`	CLR A	0010.0111	2 7	1	1 1	(A) ← 0	
Arithmetic	CPL A	00110111	3 7	1	1	$(A) \leftarrow (\overline{A})$	
	DA A	0101 0111	57.	1	1	(A) decimal conversion	
1	SWAP A	01.0001.11	4 7	1	1	$(A_4 \sim A_7) \longleftrightarrow (A_0 \sim A_3)$	
	RL A	1 1 1 0 0 1 1 1	E 7	1	1	$(A_{n+1}) \leftarrow (A_n)$ $(A_0) \leftarrow (A_7)  n = 0 \sim 6$	
Shift	RLC A	1 1 1 1 0 1 1 1	F 7	1	1	$(A_{n+1}) \leftarrow (A_n)$ $(A_0) \leftarrow (C)$ $(C) \leftarrow (A_7)  n = 0 \sim 6$	
	RR A	01110111	77	1	1	$(A_n) \leftarrow (A_{n+1}) (A_7) \leftarrow (A_0)  n = 0 \sim 6$	
	RRC A	0110 0111	67	1	1	$(A_n) \leftarrow (A_{n+1}) (A_7) \leftarrow (C) (C) \leftarrow (A_0)  n = 0 \sim 6$	
netic	INC Rr	0001 1r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	1 8 + r	1	1	$(\mathrm{Rr}) \leftarrow (\mathrm{Rr}) + 1$ r = 0~7	
ster arithn	INC @Rr	0001 000 r <sub>o</sub>	1 0 + r	1	1	$(M(Rr)) \leftarrow (M(Rr)) + 1$ r = 0~1	
Regi	DEC Rr	1100 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	C 8 r	1	1	$(\mathbf{Rr}) \leftarrow (\mathbf{Rr}) - 1$ r = 0~7	
đ	JMP m	m <sub>10</sub> m <sub>9</sub> m <sub>8</sub> 0 0 1 0 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	0 4 + m <sub>8~10</sub> m	2	2	$(PC_8 \sim PC_{10}) \leftarrow m_8 \sim m_{10}$ $(PC_0 \sim PC_7) \leftarrow m_0 \sim m_7$	
P	JMPP @A	10110011	В 3	1	2	$(PC_0 - PC_7) \leftarrow (M(A))$	
	JBb m	b <sub>7</sub> b <sub>6</sub> b <sub>5</sub> 1 0 0 1 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	1 2 b m	2	2	When $(A_b) = 1$ , $(PC_0 \sim PC_7) \leftarrow m$ When $(A_b) = 1$ , $(PC) \leftarrow (PC) + 2$ $b_7 b_6 b_5 = 0 \sim 7$	
	JNIBF m	1 1 0 1 0 1 1 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	D 6	2	2	When (IBF) = 0, $(PC_0 - PC_7) \leftarrow m$	
amul lar	JOBF m	1 0 0 0 0 1 1 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	8 6 m	2	2	When $(OBF) = 1, (PC_0 - PC_7) \leftarrow m$	
Condition	JTF m	0 0 0 1 0 1 1 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	1 6 m	2	2	When $(TF) = 1$ , $(PC_0 \sim PC_7) \leftarrow m$ When $(TF) = 0$ , $(PC) \leftarrow (PC) + 2$	
	DJNZ Rr, m	1 1 1 0 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub> m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	E 8 + r m	2	2	$(\mathbf{Rr}) \leftarrow (\mathbf{Rr}) - 1  \mathbf{r} = 0 \sim 7$ When $(\mathbf{Rr}) \neq 0$ , $(\mathbf{PC}_0 \sim \mathbf{PC}_7) \leftarrow \mathbf{m}$ When $(\mathbf{Rr}) = 0$ , $(\mathbf{PC}) \leftarrow (\mathbf{PC}) + 2$	
	JC m	1 1 1 1 0 1 1 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	F 6 m	2	2	When (C) = 1, (PC <sub>0</sub> $\sim$ PC <sub>7</sub> ) $\leftarrow$ m When (C) = 0, (PC) $\leftarrow$ (PC)+2	



# **MELPS 8-41 SLAVE MICROCOMPUTERS**

### FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

Affected carry		ırry	Description				
с	AC	Note	Description				
			Clears contents of register A and resets to 0.				
			Forms 1's complement of register A and stores it in register A.				
0	0	1	Contents of register A are converted to binary coded decimal notation and stored in register A.				
			Exchanges contents of bits $0\sim3$ of register A with contents of bits $4\sim7$ of register A.				
			Shifts contents of register A left one bit. MSB A7 is rotated to LSB A0.				
0			Shifts contents of register A left one bit. MSB A <sub>7</sub> is shifted to carry flag and carry flag is shifted to LSB A <sub>0</sub> .				
			Shifts contents of register A right one bit. LSB A <sub>0</sub> is rotated to MSB A <sub>7</sub> .				
0			Shifts contents of register A right one bit. LSB A <sub>0</sub> is shifted to carry flag and carry flag is shifted to MSB A <sub>7</sub> .				
			Increments contents of register Rr by 1. The result is stored in register Rr.				
			Increments contents of memory location of current page whose address is in register Rr by 1.				
			Decrements contents of register Rr by 1. The result is stored in register Rr.				
			Jumps unconditionally to address m.				
			Jumps to memory location of current page whose address is in register A; but when instruction executed was in address 255, jumps to next page.				
			Jumps to address m of current page when bit b of register A is 1. Executes next instruction when bit b of register A is 0.				
			Jumps to address m of current page when IBF is 0.				
			Jumps to address m of current page when OBF is 1.				
			Jumps to address m of current page when timer/counter overflow flag is 1; flag is cleared after execution.				
			Decrements contents of register Rr by 1; jumps to address m of current page when result is not 0.				
			jumps to address m of current page if carry flag is 1.				



### FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

Item			Instruction code		s	es	
Туре	Mnemonic	D7D6D5D4	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Hexadecimal	BÅ	Cycl	Function
	JNC m	1 1 1 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m₄	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	E 6 m	2	2	When (C) = 0, $(PC_0 \sim PC_7) \leftarrow m$ When (C) = 1, $(PC) \leftarrow (PC) + 2$
	JZ m	1 1 0 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m₄	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	C 6 m	2	2	When (A) = 0, $(PC_0 \sim PC_7) \leftarrow m$ When (A) $\neq 0$ , $(PC) \leftarrow (PC) + 2$
tional Jump	JNZ m	1 0 0 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m₄	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	96 m	2	2	When (A) $\neq 0$ , (PC <sub>0</sub> ~PC <sub>7</sub> ) $\leftarrow$ m When (A) = 0, (PC) $\leftarrow$ (PC)+2
	JTO m	0 0 1 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m₄	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	36 m	2	2	When $(T_0) = 1$ , $(PC_0 \sim PC_7) \leftarrow m$ When $(T_0) = 0$ , $(PC) \leftarrow (PC) + 2$
ditional Ju	JNT0 m	0 0 1 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	2 6 m	2	2	When $(T_0) = 0$ , $(PC_0 \sim PC_7) \leftarrow m$ When $(T_0) = 1$ , $(PC) \leftarrow (PC) + 2$
Col	JT1 m	0 1 0 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	56 m	2	2	When $(T_1) = 1$ , $(PC_0 \sim PC_7) \leftarrow m$ When $(T_1) = 0$ , $(PC) \leftarrow (PC) + 2$
	JNT1 m	0 1 0 0 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	4 6 m	2	2	When $(T_1) = 0$ , $(PC_0 \sim PC_7) \leftarrow m$ When $(T_1) = 1$ , $(PC) \leftarrow (PC) + 2$
	JFO m	1 0 1 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	B 6 m	2	2	When $(F_0) = 1$ , $(PC_0 \sim PC_7) \leftarrow m$ When $(F_0) = 0$ , $(PC) \leftarrow (PC) + 2$
	JF1 m	0 1 1 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	7 6 m	2	2	When $(F_1) = 1$ , $(PC_0 \sim PC_7) \leftarrow m$ When $(F_1) = 0$ , $(PC) \leftarrow (PC) + 2$
	CALL m	m <sub>10</sub> m <sub>9</sub> m <sub>8</sub> 1 m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>	0 1 0 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	1 4 m <sub>8</sub> ∼m <sub>10</sub>	2	2	$((SP)) \leftarrow (PC)(PSW_4 \sim PSW_7)$ (SP) $\leftarrow (SP) + 1$ (PC <sub>0</sub> $\sim PC_{10}) \leftarrow m$
Subroutine	RET	1000	0 0 1 1	83	1	2	$(SP) \leftarrow (SP) - 1$ $(PC) \leftarrow ((SP))$
	RETR	1001	0 0 1 1	93	1	2	$(SP) \leftarrow (SP) - 1$ $(PC)(PSW_4 \sim PSW_7) \leftarrow ((SP))$
	IN A, Pp	0 0 0 0	10P <sub>1</sub> P <sub>0</sub>	0 8 P	1	2	$(A) - (P_p)$ p = 1~2
	OUTL P <sub>p</sub> , A	0 0 1 1	1 0 P <sub>1</sub> P <sub>0</sub>	3 8 p	1	2	$(P_p) \leftarrow (A)$ $P = 1 \sim 2$
Output	ANL Pp,#n	1001 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub>	1 0 P <sub>1</sub> P <sub>0</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	9 8 P n	2	2	$(P_p) \leftarrow (P_p)An$ $p = 1 \sim 2$
Input/	ORL Pp, #n	1 0 0 0 n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub>	1 0 P <sub>1</sub> P <sub>0</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	8 8 + p n	2	2	$(P_p) \leftarrow (P_p)V_n$ $p = 1 \sim 2$
	IN A, DBB	0010	0 0 1 0	22	.1	1	(A) ← (DBB)
	OUT DBB, A	0 0 0 0	0 0 1 0	0 2	1	1	(DBB) ← (A)



S. K. C

# **MELPS 8-41 SLAVE MICROCOMPUTERS**

### FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

Affe	ected ca	arry	Description				
c	AC	Note	Description				
			Jumps to address m of current page if carry flag is 0.				
			Jumps to address m of current page when contents of register A are 0.				
			Jumps to address m of current page when contents of register A are not 0.				
-			Jumps to address m of current page when flag $T_0$ is 1.				
			Jumps to address m of current page when flag T $_0$ is 0.				
			Jumps to address m of current page when flag $T_1$ is 1.				
			Jumps to address m of current page when flag $T_1$ is 0.				
			Jumps to address m of current page when flag $F_0$ is 1.				
			Jumps to address m of current page when flag $F_1$ is 1.				
			Calls subroutine from address m. The program counter and the high-order 4 bits of PSW are stored in address indicated by stack pointer (SP). SP is incremented by 1 and m is transferred to PC <sub>0</sub> ~PC <sub>10</sub> .				
			SP is decremented by 1. Program counter is restored to saved setting in stack indicated by stack pointer. PSW <sub>4</sub> ~PSW <sub>7</sub> are not changed and interrupt disable is maintained.				
			SP is decremented by 1. Program counter and high-order 4 bits of PSW are restored with saved data in stack indicated by stack pointer. Interrupt becomes enabled after execution is completed.				
			Loads contents of Pp to register A.				
			Output latches contents of register A to Pp.				
	-		Logical product of contents of Pp and data n; outputs result to Pp.				
			Logical sum of contents of Pp and data n; outputs result to Pp.				
			Enters contents of data bus buffer (DBB) into register A and resets IBF.				
			Outputs contents of register A to data bus buffer (DBB) and sets OBF.				



### FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

Item		Instructio	n code	es	les	
Туре	Mnemonic	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub>	D <sub>1</sub> D <sub>0</sub> Hexadecimal	Byt Cyc		Function
	MOVD A, Pp	000011	P <sub>1</sub> P <sub>0</sub> 0 C P <sub>1</sub> P <sub>0</sub>	1	2	$(A_0 \sim A_3) \leftarrow (P_{p_0} \sim P_{p_3})$ $(A_4 \sim A_7) \leftarrow 0  p = 4 \sim 7$
er Control	MOVD P <sub>p</sub> , A	0 0 1 1 1 1	P <sub>1</sub> P <sub>0</sub> 3 C P <sub>1</sub> P <sub>0</sub>	1	2	$(P_{p0} \sim P_{p3}) \leftarrow (A_0 \sim A_3)$ $P = 4 \sim 7$
O Expand	ANLD P <sub>p</sub> , A	1001 11	P <sub>1</sub> P <sub>0</sub> 9 C P <sub>1</sub> P <sub>0</sub>	1	2	$(P_{p0} \sim P_{p3}) \leftarrow (P_{p0} \sim P_{p3}) \land (A_0 \sim A_3)$ p = 4~7
2	ORLD P <sub>p</sub> , A	100011	P <sub>1</sub> P <sub>0</sub> 8 C P <sub>1</sub> P <sub>0</sub>	1	2	$(P_{p0} \sim P_{p3}) \leftarrow (P_{p0} \sim P_{p3}) V(A_0 \sim A_3)$ p = 4~7
	ΜΟΥ Α, Τ	0 1 0 0 0 0	1 0 4 2	1	1	(A) ← (T)
	ΜΟΥ Τ, Α	0110 00	1062	1	1	(A) → (T)
ontrol	STRT T	0 1 0 1 0 1	0 1 5 5	1	1	
Counter C	STRT CNT	0 1 0 0 0 1	0 1 4 5	1	1	
Timer	STOP TCNT	011001	0165	1	1	
	EN TCNTI	001001	0 1 2 5	1	1	(TCNTF) ← 1
	DIS TCNTI	001101	0135	1	1 /	(TCNTF) ← 0
	EN I	0 0 0 0 0 1	0 1 0 5	1	1	(INTF) ← 1
	DIS I	0 0 0 1 0 1	0 1 1 5	1	1	(INTF) ← 0
ntrol	SEL RB₀	1 1 0 0 1	0 1 C 5	1	1	(BS) ← 0
Ů	SEL RB1	1 1 0 1 0 1	01 D5	1	1	(BS) ← 1
	EN DMA	1 1 1 0 0 1	01 E5	1	1	
	EN FLAGS	1 1 1 1 0 1	01 F 5	1	1	$(P2_4) \leftarrow (OBF)$ $(P2_5) \leftarrow (IBF)$
Misc.	NOP	0 0 0 0 0 0	0 0 0 0	1	1	

Note 1: Executing an instruction may produce a carry (overflow or underflow). The carry may be lost or it may be transferred to C or AC. The (O) mark indicates a carry which affects C or AC. The detail affection of carries for instructions ADD, ADDC and DA is as follows:

(C)  $\leftarrow$  1 At overflow of accumulator (C)  $\leftarrow$  0 At no overflow of accumulator (A C)  $\leftarrow$  1 At overflow of bit 3 of accumulator (A C)  $\leftarrow$  0 At no overflow

2 : The contents of ST<sub>4</sub>-ST<sub>7</sub> are read when host computer reads status of MELPS 8-41.



# MELPS 8-41 SLAVE MICROCOMPUTERS

### FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

Affected carry		arry	Duratella					
с	C AC Note		Description					
			Inputs contents of Pp to low-order 4 bits of register A and inputs 0 to high-order 4 bits of register A.	Pp's used for multiplying 8243 ports are P4 $\sim$				
			Outputs low-order 4 bits of register A to Pp.	P7. Correspondence to P2, P1 bits is shown below.				
			Logical product of the low-order 4 bits of register A and contents of Pp; Pp contains result.	$P4P_1P_2 = 00$ $P5P_1P_2 = 01$ $P6P_1P_2 = 10$				
			Logical sum of low-order 4 bits of register A and contents of Pp; Pp contains result.	<b>P</b> 7… <b>P</b> <sub>1</sub> <b>P</b> <sub>2</sub> = 11				
			Transfers contents of timer/event counter to register A.					
			Transfers contents of register A to timer/event counter.	1.,				
			Starts timer operation of timer/event counter. Count cycle is 480 times master oscillation.					
			Starts operation as event counter of timer/event counter. Counts up when pin T1 changes fro	m high to low input level.				
			Stops operation of timer or event counter.					
			Enables interrupt of timer/event counter.					
			Disables interrupt of timer/event counter. Resets interrupt flip-flop of CPU which is set durin	g CPU stand-by. Timer flag is not affected.				
			Enables external interrupt.					
	ĩ		Disables external interrupt.					
			Selects working register bank 0.					
			Selects working register bank 1.					
			Enables DMA handshaking line.					
			Enables master interrupt.					
			No operation. Execution time is 1 machine cycle.					



## FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

Item	Details of execution	-
	TF (Timer Flag) ← 0	
· · · · · · · · · · · · · · · · · · ·	TIRF (Timer INT Request FF) ← 0	
	TCNTF (Timer INT Enable FF) ← 0	
RESET input low level	INTF (External INT Enable FF) ← 0	-
	IEF (INT Enable FF) ← 1	
	IBF ← 0	
	EIPF (External Interrupt Pending FF) ← 0	
JTF execution	TF (Timer Flag) ← 0	
Timer/event Counter	TF (Timer Flag) ← 1	
overflow	TCNTE (Timer INT Enable FF) = 1 When TIRF (Timer INT Request FF) ← 1	
EN TNCTI execution	TCNTF (Timer INT Enable FF) ← 1	
DIS TNCTI execution	TCNTF (Timer INT Enable FF) ← 0	
EN I execution	INTF (External INT Enable FF) ← 1	-
DIS I execution	INTF (External INT Enable FF) + 0	
RETR execution	IEF (INT Enable FF) ← 1	

Symbol	Contents	Symbol	Contents
Α	8-bit register (accumulator)	PC	Program counter
$A_0 \sim A_3$	Low-order 4 bits of register A	PC <sub>0</sub> ~PC <sub>7</sub>	Low-order 8 bits of program counter
A4~A7	High-order 4 bits of register A	PC <sub>8</sub> ~PC <sub>10</sub>	High-order 3 bits of program counter
A₀~A <sub>n</sub> , A <sub>n+1</sub>	Bits of register A	PSW	Program status word
b	Value of bits 5-7 of first byte machine code	Rr	Register designator
b <sub>7</sub> b <sub>6</sub> b <sub>5</sub>	Bits 5-7 of first byte machine code	.ř	Register number
BS	Register bank select	ro	Value of bit 0 of machine code
AC	Auxiliary carry flag	r2r1r0	Value of bits 0-2 of machine code
С	Carry flag	S2S1S0	Value of bits 0-2 of stack pointer
DBB	Data bus buffer	SP	Stack pointer
Fo	Flag 0	ST₄ST7	Bits 4-7 of status register
F <sub>1</sub>	Flag 1	STS	System status
INTF	External interrupt enable flip-flop	т	Timer/event counter
IBF	Input buffer full flag	то	Test pin 0
m	Destination address	T <sub>1</sub>	Test pin 1
m7m6m5m4m3m2m1m0	Second byte (low-order 8 bits) machine code	TCNTF	Timer/event counter interrupt flip-flop
4	corresponding to destination address	TF	Timer flag
m <sub>10</sub> m <sub>9</sub> m <sub>8</sub>	Bits 5-7 of first byte (high-order 3 bits) machine code	#	Symbol to indicate immediate data
(M(A))	Content of memory location addressed by register A	@	Symbol to indicate content of memory location
(M(Rr))	Content of memory location addressed by register Rr		addressed by register
(Mx(Rr))	Content of external memory location addressed by	<b>*</b>	Shows direction of data flow
	register Rr	↔	Exchanges contents of data
n	Value of immediate data	()	Contents of register, memory location or flag
n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	Immediate data of second byte machine code	۸ .	Logical AND
OBF	Output buffer full flag	v	Logical OR
p	Port number	¥	Exclusive OR
PP	Port designator	_	Negation
p1p0	Bits of machine code corresponding to port number	0	Content of flag is set or reset after execution





#### SLAVE MICROCOMPUTER

#### DESCRIPTION

The M5L8041A-XXXP is a general-purpose, programmable interface device deisgned for use with a variety of 8-bit microcomputer systems. This device is fabricated using Nchannel sillicon-gate ED-MOS technology

### FEATURES

- Mask ROM······ 1024-word by 8-bit
- Static RAM ······ 64-word by 8-bit
- 18 programmable I/O pins
- Asynchronous data register for interface to master processor
- 8-bit CPU, ROM, RAM, I/O, timer, clock and low power, stand-by mode
- Single 5V supply
- Alternative to custom LSI
- Interchangeable with i 8041A

### APPLICATION

Alternative to custom LSI for peripheral interface



#### **BLOCK DIAGRAM** INPUT/OUTPUT PORT 2 P2₄/OBF DATA BUS **INPUT/OUTPUT PORT 1** P2₅/IBF $\begin{array}{c|c} P1_1 & P1_3 & P1_5 & P1_7 \\ P1_0 & P1_2 & P1_4 & P1_6 \\ \hline (27)(28)(29)(30)(31)(32)(33)(34) \\ \hline (10,10)(10,10)(10,10)(10,10)(10,10) \\ \hline (10,10)(10,1$ $\begin{array}{c} \hline DQ_1 \ DQ_3 \ DQ_5 \ DQ_7 \\ DQ_0 \ DQ_2 \ DQ_4 \ DQ_6 \\ \hline -(2(3)(4)(5)(6))(8)(9) \\ \hline \end{array}$ P21 P2<sub>3</sub> P26/DQR P20 P22 (1)22(2)2433(3)37(3) P27/DACK ·P1 (40) V<sub>CC</sub> (5V) PORT 1 PORT 2 DBB BUS BUFFER **BUS BUFFER** ŧ8 8 26) V<sub>DD</sub> (5V) 48 [ACC (8)] ₽8 łĥ 18 10ł8 łß 8 8 (20) V<sub>ss</sub> (0V) TIMER (8) (4) RESET A(8) B(8) RESET $64 \times 8$ $1024 \times 8$ (5) <u>s</u> SINGLE STEP RAM ROM ALU (Î) **⊺₀** TEST PIN 0 (39) T<sub>1</sub> **TEST PIN 1** (8) R READ INSTRUCTION REGISTER CONTROL @w WRITE INSTRUCTION I OGIC 6) cs CHIP SELECT DECODER ADDRESS (9) A₀ 🗇 EA EXTERNAL ACCESS 3 2 (11 (NOTE 1) PROG $\tilde{X}_1 \ \tilde{X}_2$ SYNC EXTERNAL I/ O CONTROL CLOCK SYNCHRONIZED SIGNAL



# MITSUBISHI MICROCOMPUTERS M5L8041A-XXXP

#### SLAVE MICROCOMPUTER

## FUNCTION

The M5L8041A-XXXP is designed as an ordinary 8-bit CPU peripheral LSI chip and it contains a small stand-alone microcomputer. Although this microcomputer functions independently, when it is used as a peripheral controller, it is called the slave microcomputer in contrast to the master computer. These two devices can transfer the data alternatively through the buffer register between them. The M5L8041A-XXXP contains the buffer register to use this LSI as a slave microcomputer and it can be accessed in the same way as other standard peripheral devices. Since the M5L8041A-XXXP is a complete microcomputer, it is easy to develop a user-oriented mask-programmed peripheral LSI only by changing the control software.

### **PIN DESCRIPTION**

Pin	Name	input or output	Function
V <sub>SS</sub>	Ground	-	Connected to a 0V supply (ground).
V <sub>cc</sub>	Main power supply		Connected to a 5V supply.
	Dennes suiterba		Connected to a 5V supply.
VDD	Power supply	-	Used as a memory hold when V <sub>CC</sub> is cut off.
To	Test pin 0	Input	Provides external control of conditional program jumps (JTO/JNTO instructions).
X <sub>1</sub> , X <sub>2</sub>	Crystal inputs	Input	An internal clock circuit is provided so that by connecting an RC circuit or crystal to these input pins the clock frequency can be determined. Pins X <sub>1</sub> and X <sub>2</sub> can also be used to input an external clock signal.
RESET	Reset	Input	CPU initialization input.
SS	Single step	Input	Used to halt the execution of a command by the CPU. When used in combination with the SYNC signal, the command execution of the CPU can be halted every instruction to enable single step operation.
CS	Chip select input	Input	Chip select input data bus control.
EA	External access	Input	Normally maintained at 0V.
R	Read enable signal	Input	Serves as the read signal when the master CPU is accepting data on the data bus from the M5L8041A- XXXP.
Ao	Address input	Input	An address input used to indicate whether the signal on the data bus is data or a command.
$\overline{\mathbf{w}}$	Write enable signal	Input	Serves as the write signal when the master CPU is outputting data from the bus to the M5L8041A- XXXP.
SYNC	Sync signal output	Output	Output 1 time for each machine cycle.
DQ <sub>0</sub> ~DQ <sub>7</sub>	Data bus	input/output	Three-state, bidirectional data bus. Data bus is used to interface the M5L8041A-XXXP to a master system data bus.
			Quaisi-bidirectional port. When used as an input port, FF16 must first be output to this port.
P20~P22	Port 2	input/output	After resetting, however, when not used afterwards as an output port, this is not necessary.
			P20~P23 are used when the M5L8243P I/O port expander is used.
PROG	Program	Output	Serves as the strobe signal when the M5L8243P I/O expander is used.
P1_~P1_	Port 1	input/output	Quaisi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port.
			After resetting, however, when not used afterwards as an output port, this is not necessary.
Ιт.	Test pin 1	Input	Provides external control of conditional program jumps (JT1/JNT1 instructions).
		mput	Can serve as the input pin for the event counter (STRT CNT instructions).



### SLAVE MICROCOMPUTER

# ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
Vcc	Supply voltage		-0.5~7	V
VDD	Supply voltage		-0.5~7	V
V,	Input voltage	with respect to v <sub>ss</sub>	-0.5~7	V
Vo	Output voltage		-0.5~7	v
Pd	Power dissipation	T <sub>a</sub> = 25℃	1500	mW
Topr	Operating temperature range		-20~75	°C
Tstg	Storage temperature range		-65~150	Ĵ

## **RECOMMENDED OPERATING CONDITIONS**

Symbol	Perameter				
Symbol	Farameter	Min	Nom	Max	Unit
Vcc	Supply voltage	4.5	5	5.5	v
VDD	Supply voltage	4.5	5	5.5	v
Vss	Supply voltage		0		v
VIH	High-level input voltage	2			v
VIL	Low-level input voltage		_	0.8	v
f <sub>(\$\phi)</sub>	Operating frequency	1		6	MHz

### **ELECTRICAL CHARACTERISTICS** ( $\tau_a = -20 \sim 75$ °C, $v_{cc} = 5 V \pm 10\%$ , unless otherwise noted)

Ormhal	Parameter Test co	Test and ditions	Limits			Linit
Symbol		Test conditions	Min	Тур	Max	Unit
VIL	Low-level input voltage		-0.5		0.8	v
V <sub>IH1</sub>	High-level input voltage (all except X1, X2, RESET)		2		V <sub>cc</sub>	V
V <sub>IH2</sub>	High-level input voltage (X1, X2, RESET)		3.8		V <sub>cc</sub>	v
V <sub>OL1</sub>	Low-level output voltage (DQ0~DQ7, SYNC)	$I_{OL} = 2mA$			0.45	v
V <sub>OL2</sub>	Low-level output voltage (all except DQ0~DQ7, SYNC, PROG)	$I_{OL} = 1.6 \text{ mA}$			0.45	v
V <sub>OL3</sub>	Low-level output voltage (PROG)	$I_{OL} = 1 m A$			0.45	v
V <sub>OH1</sub>	High-level output voltage (DQ0~DQ7)	$I_{OH} = -400 \mu A$	2.4			v
V <sub>OH2</sub>	High-level output voltage (all other outputs)	$I_{OH} = -50\mu A$	2.4			v
կ	Input leakage current (T <sub>0</sub> , T <sub>1</sub> , RD, WR, CS, A <sub>0</sub> )	$V_{SS} \leq V_1 \leq V_{CC}$	-10		10	μA
IOZL	Off-state output leakage current (DQ0~DQ7)	$V_{SS} + 0.45 \le V_0 \le V_{CC}$	-10		10	μA
1 <sub>IL1</sub>	Low-level input current (P10~P17, P20~P27)	$V_{IL} = 0.8V$	-0.5			mA
IIL2	Low-level input current (RESET, SS)	$V_{iL} = 0.8V$	-0.2			mA
IDD	Supply current from V <sub>DD</sub>			6	15	mA
	Total supply current			65	125	mA



# MITSUBISHI MICROCOMPUTERS M5L8041A-XXXP

### SLAVE MICROCOMPUTER

# TIMING REQUIREMENTS ( $T_a = -20 \sim 75$ °C, $V_{CC} = 5V \pm 10\%$ , unless otherwise noted) DBB Read

Symbol	Parameter	Alternative	Tantanditian	Limits			
		symbol	1 est conditions	Min	Тур	Max	Unit
t <sub>C</sub> (ø)	Cycle time	toy		2.5		15	μs
tw (R)	Read pulse with	t <sub>RR</sub>	$t_{C(\phi)} = 2.5 \mu s$	250			ns
tsu (CS-R)	Chip-select setup time befor read	t <sub>AR</sub> ·		. 0			ns
th (R-CS)	Chip-select hold time after read	t <sub>RA</sub>		0		\$	ns

#### **DBB** Write

Cumb al	Baramatar	Alternative	Test conditions	Limits			11-3	
Symbol	Parameter	symbol	rest conditions	Min	Тур	Max	Unit	
tw (w)	Write pulse width	tww		250			ns	
t <sub>su</sub> (cs-w) t <sub>su</sub> (A0-w)	$\overline{\text{CS}}$ , $A_0$ , setup time before write	t <sub>AW</sub>		0		-	ns	
th (w-cs) th (w-ao)	$\overline{CS}$ , A <sub>0</sub> , hold time after wirte	twa		0			ns	
t <sub>su</sub> (pq-w)	Data setup time before write	t <sub>DW</sub>		150			ns	
th (w-DQ)	Data hold time after write	t <sub>WD</sub>		0			ns	

#### Port 2

	Parameter	Alternative	Alternative symbol Test conditions				
Symbol		symbol		Min	Тур	Max	Unit
tw (PR)	PROG pulse width	t <sub>PP</sub>		1200			ns
tsu (PC-PR)	Port control setup time before PROG	t <sub>CP</sub>	$C_L = 80 pF$	110			ns
th (PR-PC)	Port control hold time after PROG	t <sub>PC</sub>	$C_L = 20 pF$	100			ns
tsu (Q-PR)	Output data setup time before PROG	t <sub>DP</sub>	$C_L = 80 pF$	250			ns
tsu (D-PR)	Input data hold timer before PROG	t <sub>PR</sub>	C <sub>L</sub> = 80pF			810	ns
th (PR-D)	Input data hold time after PROG	t <sub>PF</sub>	$C_L = 20 pF$	0		150	ns

### DMA

0 milest	Parameter	Alternative	Test conditions	Limits			l lait
Symbol		symbol		Min	Тур	Max	Unit
tsu (dack-R)	Data acknowledge time before read	tACC		0			ns
th (R-DACK)	Data hold time after read	t <sub>CAC</sub>		0			ns
tsu (DACK-W)	Data setup time before write	t <sub>ACC</sub>		0			ns
th (w-DACK)	Data hold time after write	t <sub>CAC</sub>		0			ns

Note 1 : Input voltage level  $V_{IL} = 0.45V$ ,  $V_{IH} = 2.4V$ .

# **SWITCHING CHARACTERISTICS** ( $T_a = -20 \sim 75$ °C, $V_{cc} = 5V \pm 10\%$ , unless otherwise noted)

# DBB Read

Sumbol	Parameter	Alternative	Test conditions	Limits			11-14
Symbol	Falanetei	symbol	rest conditions	Min	Тур	Max	
tPZX (CS-DQ)	Data enable time after CS	t <sub>AD</sub>	C <sub>L</sub> = 150 pF			225	ns
tpzx (A0-DQ)	Data enable time after address	t <sub>AD</sub>	$C_{L} = 150  pF$			225	ns
t <sub>PZX</sub> (R-DQ)	Data enable time after read	t <sub>RD</sub>	$C_{L} = 150  pF$			225	ns
t <sub>PXZ</sub> (R-DQ)	Data disable time after read	t <sub>DF</sub>				100	nş

#### DMA

		Alternative	Test conditions	Limits			11-14
Symbol	Parameter	symbol	Test conditions	Min	Тур	Max	Unit
tpzx (DACK-DQ)	Data enable time after DACK	t <sub>ACD</sub>	150 pF Load			225	ns
tPHL (R-DRQ)	DRQ disable time after read	t <sub>CRQ</sub>	150 pF Load	1		200	ns
tPHL (W-DRQ)	DRQ disable time after write	t <sub>CRQ</sub>	150 pF Load			200	ns

Note 2 : Output voltage discriminating levels, low and high, are 0.8V and 2.0V respectively.



# MITSUBISHI MICROCOMPUTERS M5L8041A-XXXP

SLAVE MICROCOMPUTER





化物、水油物的新闻物料、物料的制度的原料 物理学生的,不是是一种基本的新闻的

SLAVE MICROCOMPUTER



HIGH-LEVEL OUTPUT CURRENT IOH(mA)



LOW-LEVEL INPUT CURRENT II(mA)





DATA BUS LOW-LEVEL OUTPUT VOLTAGE VS. LOW-LEVEL OUTPUT CURRENT 0.5 $V_{cc} = 5V$  $T_a = 25C$ 0.40.30.40.30.40.30.40.30.40.50.50.40.50.40.5

LOW-LEVEL OUTPUT CURRENT IOL(mA)

RESET LOW-LEVEL INPUT VOLTAGE VS. LOW-LEVEL INPUT CURRENT



LOW-LEVEL INPUT CURRENT II(mA)

NORMARIZED SUPPLY CURRENT (I<sub>DD</sub>) VS. AMBIENT TEMPERATURE





# MITSUBISHI MICROCOMPUTERS M5L8041A-XXXP

**SLAVE MICROCOMPUTER** 

3

### APPLICATION EXAMPLES

(1) Interface with M5L8085AP



(2) Interface with MELPS 8-48 Microcomputer and M5L8243P







M5L8042-XXXP

#### **SLAVE MICROCOMPUTER**

#### DESCRIPTION

The M5L8042-XXXP is a general-purpose programmable interface device designed for use with a variety of 8-bit microcomputer systems. The device is fabricated using nchannel silicon-gate ED-MOS technology.

#### FEATURES

- Mask ROM 2048-word by 8-bit
- Static RAM .....128-word by 8-bit
- 18 programmable I/O pins
- Asynchronous data register for interface to master processor
- 8-bit CPU, ROM, RAM, I/O, timer, clock and low-power stand-by mode
- Single 5V power supply
- Alternative to custom LSI
- Interchangeable with i 8042

### **APPLICATION**

Alternative to custom LSI for peripheral interfaces







# MITSUBISHI MICROCOMPUTERS M5L8042-XXXP

#### **SLAVE MICROCOMPUTER**

### FUNCTION

The M5L8042-XXXP is designed as an ordinary 8-bit CPU peripheral LSI chip and it contains a small stand-alone microcomputer. Although this microcomputer functions independently, when it is used as a peripheral controller, it is called the slave microcomputer in contrast to the master computer. These two devices can transfer the data alternatively through the buffer register between them. The M5L8042-XXXP contains the buffer register to use this LSI as a slave microcomputer and it can be accessed in the same way as other standard peripheral devices. Since the M5L8042-XXXP is a complete microcomputer, it is easy to develop a user-oriented mask-programmed peripheral LSI only by changing the control software.

### **PIN DESCRIPTION**

Pin	Name	Input or output	Function
Vss	Ground	-	Connected to a 0V supply (ground).
V <sub>cc</sub>	Main power supply	-	Connected to a 5V supply.
V Bower events			Connected to a 5V supply.
VDD	V <sub>DD</sub> Power supply		Used as a memory hold when V <sub>CC</sub> is cut off.
То	Test pin 0	Input	Provides external control of conditional program jumps (JTO/JNTO instructions).
X <sub>1</sub> , X <sub>2</sub>	Crystal inputs	Input	An internal clock circuit is provided so that by connecting an RC circuit or crystal to these input pins, the clock frequency can be determined. $X_1$ and $X_2$ can also be used to input an external clock signal.
RESET	Reset	Input	CPU initialization input.
SS	Single step	Input	Used to halt the execution of a command by the CPU. When used in combination with the SYNC signal, the command execution of the CPU can be halted every instruction to enable single step operation.
CS	Chip select input	Input	Chip select input for data bus control.
EA	External access	Input	Normally maintained at 0V.
R	Read enable signal	Input	Serves as the read signal when the master CPU is accepting data on the data bus from the M5L8042- XXXP.
Ao	Address input	Input	An address input used to indicate whether the signal on the data bus is data or a command.
W	Write enable signal	Input	Serves as the write signal when the master CPU is outputting data from the bus to the M5L8042-XXXP.
SYNC	Sync signal output	Output	Output 1 time for each machine cycle.
DQ₀~DQ <sub>7</sub>	Data bus	Input/output	Three-state, bidirectional data bus. Data bus is used to interface the M5L8042-XXXP to a master system data bus.
			Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port.
P20~P27	Port 2	Input/output	After resetting, however, when not used afterwards as an output port, this is not necessary.
			P20~P23 are used when the M5L8243P I/O expander is used.
PROG	Program	Output	Serves as the strobe signal when the M5L8243P I/O expander is used.
$P1_{o} \sim P1_{-}$	Port 1	Input/oitput	Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port.
1 10 11 17		input output	After resetting, however, when not used afterwards as an output port, this is not necessary.
т.	Test pin 1	Input	Provides external control of conditional program jumps (JT1/JNT1 instructions).
11	rest pin i	mpur	Can serve as the input pin for the event counter (STRT CNT instruction).


SLAVE MICROCOMPUTER

#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
Vcc	Supply voltage		-0.5~7	v
VDD	Supply voltage		-0.5~7	· v
V <sub>1</sub>	Input voltage		-0.5~7	V
Vo	Output voltage		-0.5~7	V
Pd	Power dissipation	$T_a = 25^{\circ}C$	1500	mW
Topr	Operating temperature range		0~70	°
Tstg	Storage temperature range		-65~150	°

## **RECOMMENDED OPERATING CONDITIONS**

Sumbol	Baramatar		Limits			
Symbol	Parameter	Min	Nom	Max	Unit	
Vcc	Supply voltage	4.5	5	5.5	v	
VDD	Supply voltage	4.5	5	5.5	v	
Vss	Supply voltage		0.		v	
ViH	High-level input voltage	2.2			v	
VIL	Low-level input voltage			0.8	v	
f( ø)	Operating frequency	1 -	· .	12	MHz	

#### **ELECTRICAL CHARACTERISTICS** ( $T_a = 0 \sim 70^{\circ}C$ , $V_{cc} = 5 \text{ V} \pm 10\%$ , unless otherwise noted)

0	P			Limits		Unit
Зутрон	Parameter	lest conditions	Min	Тур	Max	
VIL	Low-level input voltage		-0.5		0.8	V
V <sub>IH1</sub>	High-level input voltage (all except X1, X2, RESET)		2.2		Vcc	v
V <sub>IH2</sub>	High-level input voltage (X1, X2, RESET)		3.8		Vcc	V
V <sub>OL1</sub>	Low-level output voltage (DQ0~DQ7)	i <sub>oL</sub> = 2mA			0. 45	v
V <sub>OL2</sub>	Low-level output voltage (P10~P17, P20~P27, SYNC)	$I_{OL} = 1.6 \text{ mA}$			0.45	. v
V <sub>OL3</sub>	Low-level output voltage (PROG)	I <sub>OL</sub> = 1mA			0.45	V
V <sub>OH1</sub>	High-level output voltage (DQ0~DQ7)	$I_{OH} = -400 \mu A$	2.4			V
V <sub>OH2</sub>	High-level output voltage (all other outputs)	$I_{OH} = -50 \mu A$	2.4			v
- I <sub>I</sub> .	Input leakage current (T <sub>0</sub> , T <sub>1</sub> , R, W, CS, A <sub>0</sub> , EA)	$V_{SS} \leq V_1 \leq V_{CC}$	` -10		10	μA
IozL	High-impedance state output leakage current (DQ <sub>0</sub> ~DQ <sub>7</sub> )	$V_{SS} + 0.45 \le V_0 \le V_{CC}$	-10		10	μA
I <sub>IL1</sub> .	Low-level input load current (P10~P17, P20~P27)	$V_{\rm HL} = 0.8V$	-0.5			mA
I <sub>IL2</sub>	Low-level input load current (RESET, SS)	$V_{IL} = 0.8V$	-0.2			mA
IDD	Supply current from V <sub>DD</sub>				10	mA
	Total supply current				145	mA



## MITSUBISHI MICROCOMPUTERS M5L8042-XXXP

#### SLAVE MICROCOMPUTER

#### **TIMING REQUIREMENTS** ( $\tau_a = 0 \sim 70$ °C, $v_{cc} = 5V \pm 10\%$ , unless otherwise noted) **DBB Read**

Symbol	Parameter	Alternative	Test conditions	_	Limits			
		symbol	Test conditions	Min	Тур	Max	Unit	
t <sub>C</sub> (ø)	Cycle time	t <sub>CY</sub>		1.25		15	μs	
tw (R)	Read pulse width	t <sub>RR</sub>	$t_{C(\phi)} = 1.25 \mu s$	160			ns	
tsu (CS-R)	Chip select setup time before read	t <sub>AR</sub>		0			ns	
th (B-CS)	Chip select hold time after read	tea		0			ns	

#### **DBB** Write

	Parameter	Alternative symbol	T	Limits			Linit
Symbol	Parameter		lest conditions	Min	Тур	Max	Onit
tw (w)	Write pulse width	tww		. 160			ns
t <sub>su (cs-w)</sub> t <sub>su (A0-w)</sub>	$\overline{\text{CS}}$ , A <sub>0</sub> , setup time before write	taw		0			ns
t <sub>h</sub> (w-cs) t <sub>h</sub> (w-a0)	$\overline{CS}$ , A <sub>0</sub> , hold time after write	twa		0			ns
tsu (DQ-W)	Data setup time before write	t <sub>DW</sub>		130			ns
th (w-DQ)	Data hold time after write	t <sub>WD</sub>		0			ns

#### Port 2

Orimphal	Parameter	Alternative	Alternative		Limits		
Symbol	Parameter	symbol	rest conditions	Min	Тур	Max	Onit
t <sub>w (PR)</sub>	PROG pulse width	t <sub>PP</sub>		700			ns
tsu (PC-PR)	Port control setup time before PROG	t <sub>CP</sub>	$C_L = 80 pF$	80			ns
th (PR-PC)	Port control hold time after PROG	t <sub>PC</sub>	$C_L = 20 pF$	60			ns
tsu (Q-PR)	Output data setup time before PROG	t <sub>DP</sub>	C <sub>L</sub> = 80pF	200			ns
tsu (D-PR)	Input data hold time before PROG	t <sub>PR</sub>	$C_L = 80 pF$			650	ns
th (PR-D)	Input data hold time after PROG	t <sub>PF</sub>	$C_L = 20 pF$	0		150	ns

#### DMA

Sumbol	Baramatar	Alternative	Test conditions	Limits			Unit
Symbol	Parameter	symbol		Min	Тур	Max	Unit
tsu (dack-r)	DACK setup time before read	tACC		0			ns
th (R-DACK)	DACK hold time after read	t <sub>CAC</sub>		0			ns
tsu (DACK-W)	DACK setup time before write	t <sub>ACC</sub>		0			ns
th (w-dack)	DACK hold time after write	t <sub>CAC</sub>		0			ns

Note 1 : Input voltage level  $V_{IL} = 0.45V$ ,  $V_{IH} = 2.4V$ .

SWITCHING CHARACTERISTICS ( $\tau_a = 0 \sim 70^{\circ}$ C,  $v_{cc} = 5V \pm 10\%$ , unless otherwise noted) DBB Read

Cumb al	Deremeter	Alternative				Unit	
Symbol	Parameter	symbol	symbol		Тур	Max	Onit
tPZX (CS-DQ)	Data enable time after CS	t <sub>AD</sub>	$C_{L} = 100  pF$			130	ns
t <sub>PZX</sub> (A0-DQ)	Data enable time after address	t <sub>AD</sub>	$C_{L} = 100  pF$			130	ns
t <sub>PZX (R-DQ)</sub>	Data enable time after read	t <sub>RD</sub>	$C_{L} = 100  pF$			130	ns
t <sub>PXZ</sub> (R-DQ)	Data disable time after read	t <sub>DF</sub>				85	ns

#### DMA

Symbol	Baramatar	Alternative	Test conditions	Limits			Linit
	Parameter	symbol	rest conditions	Min	Тур	Max	Ont
tezx (DACK-DQ)	Data enable time after DACK	t <sub>ACD</sub>	C <sub>L</sub> = 150 pF			130	ns
tPHL (R-DRQ)	DRQ disable time after read	t <sub>CRQ</sub>				90	ns
t <sub>PHL</sub> (W-DRQ)	DRQ disable time after write	t <sub>CRQ</sub>				90	ns

Note 2 : Output voltage discriminating levels, low and high, are 0.8V and 2.0V respectively.



## MITSUBISHI MICROCOMPUTERS M5L8042-XXXP

**SLAVE MICROCOMPUTER** 



的现在分词 化硫酸钙 化白氨酸磷钙酸 化粗黄糖蒸拌黄 阿爾爾

化输送器 管理机组织



## M5L8042-XXXP

SLAVE MICROCOMPUTER



AMBIENT TEMPERATURE  $T_a(C)$ 



LOW-LEVEL OUTPUT CURRENT IOL(mA)

**RESET LOW-LEVEL INPUT** 

VOLTAGE VS. LOW-LEVEL INPUT CURRENT 5  $V_{\rm CC} = 5V$  $T_a = 25^{\circ}C$ 3 ō -0.02 -0.04 -0.06 - 0.08 - 0.1

LOW-LEVEL INPUT CURRENT II(mA)

NORMARIZED SUPPLY CURRENT (IDD) **VS. AMBIENT TEMPERATURE** 



AMBIENT TEMPERATURE Ta(℃)

MITSUBISHI

**ELECTRIC** 

## MITSUBISHI MICROCOMPUTERS M5L8042-XXXP

**SLAVE MICROCOMPUTER** 

#### APPLICATION EXAMPLES

(1) Interface with M5L8085AP



(2) Interface with MELPS 8-48 Microcomputer and M5L8243P





## LSIs FOR PERIPHERAL CIRCUITS



#### **MITSUBISHI MICROCOMPUTERS**

## M50780SP/M50781SP M50782SP/M50783SP

INPUT/OUTPUT EXPANDER

#### DESCRIPTION

These devices, fabricated using the aluminum gate CMOS process and used for input/output port expansion, are ideal LSIs for connection to the single-chip 4-bit microcomputer series.

The M50780SP and M50782SP are housed in a 40-pin plastic mold DIL package while the M50781SP and M50783SP are housed in a 28-pin plastic mold DIL package.

#### **FEATURES**

- Low power dissipation

Table 1 Configurations

Outline

40-pin

28-pin

40-pin

28-pin

 Interchangeable with TI's TMS1025C and TMS1024C in terms of pin connections and electrical characteristics (M50780SP and M50781SP)

#### APPLICATION

I/O expansion for the single-chip microcomputer series

#### FUNCTION

Expander

M50780 SP

M50781SP

M50782 SP

M50783 SP

M50780SP, M50781SP, M50782SP and M50783SP are configured with 4 or 7 groups of input/output ports, 1 group of input/output ports, a port selector circuit and mode control circuit, and operation is possible in the latch or multiplexer mode.

CE pin

CE

CE

Requirements for reset

 $S_0 \sim S_2 = low$ 

 $S_0 \sim S_2 = low$ 

STD = high

 $STD = (\downarrow)$ 

Compatible

expanders

TMS1025C

TMS10240



Note 2: M50783SP has a CE pin.

MITSUBISHI

\_

## M50780SP/M50781SP M50782SP/M50783SP

INPUT/OUTPUT EXPANDER

#### Table 2 Pin Description

1

4

Symbol	Name	Function				
MS	Mode select input	Latch mode at high; multiplexer mode at low.				
STD	Strobe input	This input is valid in latch mode and data latched by the fall (4) are output to output port. Input data are read into latch at high level. At low level latch data are output.				
CE (CE)	Chip enable input	This input is valid in multiplexer mode.				
R <sub>0</sub> ~R <sub>3</sub>	Input/output port	4-bit bidirectional input/output ports. Input in latch mode; output in multiplexer mode.				
$\begin{array}{c} P_{10} \sim P_{13} \\ P_{20} \sim P_{23} \\ P_{30} \sim P_{33} \\ P_{40} \sim P_{43} \\ P_{50} \sim P_{53} \\ P_{60} \sim P_{63} \\ P_{70} \sim P_{73} \end{array}$	Input/output ports 1~7	4-bit bidirectional input/output ports. Output in latch mode; input in multiplexer mode.				

#### M50780SP、M50781SP

#### Table 3 Latch Modes

		Input		Latab	Output	
MS	CE	STD	S <sub>0</sub> ~S <sub>2</sub>	$R_0 \sim R_3$	Laton	$Q(P_{n0}, P_{n1}, P_{n2}, P_{n3})$
н	х	Ļ	n	н	н	H (P <sub>n0</sub> ~P <sub>n3</sub> )
н	×	<b>↓</b> ·	n	Ĺ	L	L (P <sub>n0</sub> ~P <sub>n3</sub> )
н	,X	L	• 0, n	×	Q <sub>0</sub>	Q <sub>0</sub> (All ports)
н	x	н	0,n	×	Q <sub>0</sub>	Q <sub>0</sub> (All ports)
н	x	Ļ	0	×	L	L (All ports)
L	L	X	0,n	Х	Qo	Z (All ports)

#### Table 4 Multiplexer Modes

		Output			
MS	СE	STD	$S_0 \sim S_2$	Pn0~Pn3	$Q(R_0, R_1, R_2, R_3)$
L	Г	х	0,n	x	Z
L	н	х	n	н	н
L	Н	Х	n	L	L .
· L	Х	х	0	X	Z

#### M50782SP、M50783SP

#### Table 5 Latch Modes

		Input			Laish	Output
MS	ĈĒ	STD	S0~S2	$R_0 \sim R_3$	Laton	$Q(P_{n0}, P_{n1}, P_{n2}, P_{n3})$
н	х	н	n '	н	*	H (P <sub>n0</sub> ~P <sub>n3</sub> )
н	х	н	n	L	*	L (P <sub>n0</sub> ~P <sub>n3</sub> )
н	х	<u>.</u> ↓	n	н	н	H (P <sub>n0</sub> ~P <sub>n3</sub> )
н	х	Ļ	n	L	L	L (P <sub>n0</sub> ~P <sub>n3</sub> )
н	X	L	0,n	X	Q <sub>0</sub>	Q <sub>0</sub> (All ports)
н	х	н	0	Х	*	L (All ports)
Ļ	н	L	n	Х	Q <sub>0</sub>	Z (All ports)

\* Not latched

#### Table 6 Multiplexer Modes

		Output			
MS	CE .	STD	S0~S2	P <sub>n0</sub> ~P <sub>n3</sub>	$Q(R_0, R_1, R_2, R_3)$
L	н	X,	0,n	×	Z
L	. L	х	n	н	н
L	L	х	n	L	L
L	х	X	0	×	Z

X: High or low

z: High-impedance state



## MITSUBISHI MICROCOMPUTERS M50780SP/M50781SP M50782SP/M50783SP

## INPUT/OUTPUT EXPANDER





4

#### **MITSUBISHI MICROCOMPUTERS**

## M50780SP/M50781SP M50782SP/M50783SP

#### INPUT/OUTPUT EXPANDER

#### Table 7 Function Table

$\frown$	/				Ň	450780SP,	M50782SP			
1.1			_				. N	450781SP, 1	M50783SP	
n	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	P10~P13	P20~P23	P30~P33	P40~P43	P50~P53	P60~P63	P70~P73
1	L	L	н	0						
2	L	н	L		0					
3	L	н	н			0				
4	н	L	L				0			
5	н	L	н					0		
6	н	н	L						0	
7	н	н	н							0

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
V <sub>DD</sub>	Supply voltage	With respect to VSS	-0.3~15	V
Vi	Input voltage		V <sub>SS</sub> -0.3~V <sub>DD</sub> +0.3	V
Vo	Output voltage		V <sub>SS</sub> -0.3~V <sub>DD</sub> +0.3	V
Pd	Maximum power dissipation	Ta=25°C	600	mW
Topr	Operating free-air temperature range		-10~70	°C
Tstg	Storage temperature range		-40~125	°C

## **RECOMMENDED OPERATING CONDITIONS**

Symbol	Paramotor		Limits			
		Min	Nom	Max	Onit	
V <sub>DD</sub>	Supply voltage	3		14	v	
Vi	Input voltage	0		V <sub>DD</sub>	V	
VIH	High-level input voltage	V <sub>DD</sub> ×0.7		VDD	v	
VIL	Low-level input voltage	0		V <sub>DD</sub> ×0.3	V	

## **ELECTRICAL CHARACTERISTICS** ( $T_a = 25$ \*C, $V_{DD} = 9V$ , unless otherwise noted)

Sumbol	Paramati		Tast conditions		Limits		Link
Symbol	raramete	31	Test conditions	Min	Тур	Max	
			$V_{DD} = 5 V$ , $I_{OH} = -2 mA$	2.5			V
1		Port 1 ~ port 7	$V_{DD} = 9 V, I_{OH} = -4 mA$	6.5			V
Mau	High-level output voltage		V <sub>DD</sub> =12V, I <sub>OH</sub> =-5.5mA	9.5			V
∨он			$V_{DD} = 5 V, I_{OH} = -200 \mu A$	4.6			V
Í		Port R	$V_{DD} = 9 V, I_{OH} = -350 \mu A$	8.6			V
			$V_{DD} = 12V, I_{OH} = -450 \mu A$	11.6			V
			$V_{DD} = 5 V, I_{OL} = 1 mA$			0.4	V
		Port 1 ~ port 7	$V_{DD} = 9 V$ , $I_{OL} = 1.4 mA$			0.4	V
			V <sub>DD</sub> =12V, I <sub>OL</sub> =1.7mA			0.4	۲.V
VOLI	Low-rever output vortage	Port R	$V_{DD} = 5 V$ , $I_{OL} = 250 \mu A$			0.4	V
			$V_{DD} = 9 V$ , $I_{OL} = 450 \mu A$	14. C		0.4	. V
			$V_{DD}=12V$ , $I_{OL}=550\mu A$			0.4	V
			$V_{DD}=5V$ , $I_{OL}=4mA$			1.8	V
Vol2	Low-level output voltage	Port 1 ~ port 7	V <sub>DD</sub> =9V, I <sub>OL</sub> =12mA			2.5	V
			V <sub>DD</sub> =12V, I <sub>OL</sub> =17mA			3.9	v
		Port 1 ~ port 7	V <sub>I</sub> =0~V <sub>DD</sub>			10	μA
11.	input current	Port R	V <sub>I</sub> =0~V <sub>DD</sub>			1	μA
IDD	Supply current	· · · · ·	Output pins open			50	μA



## M50780SP/M50781SP M50782SP/M50783SP

#### INPUT/OUTPUT EXPANDER

#### TIMING REQUIREMENTS

	<b>D</b>			Limits		Unit	
Symbol	Parameter	lest conditions	Min	Тур	Max	Unit	
-		V <sub>DD</sub> = 5 V	0.2				
tsu(R-STD)	Data set-up time for STD input, port R input	V <sub>DD</sub> = 9 V	0.15			μs	
		V <sub>DD</sub> =12V	0.1				
	·	V <sub>DD</sub> = 5 V	1				
tsu(S-STD)	Data set-up time for STD input, $S_0 \sim S_2$ inputs	V <sub>DD</sub> = 9 V	0.5			μs	
		V <sub>DD</sub> =12V	0.2				
		V <sub>DD</sub> = 5 V	0.5			μs	
tw	STD input pulse width	V <sub>DD</sub> = 9 V	0.4				
		V <sub>DD</sub> =12V	0.3				
· · · · ·		V <sub>DD</sub> = 5 V	0.4				
th(R-STD)	Data hold time for STD input, port R input	V <sub>DD</sub> = 9 V	0.3			μs	
		V <sub>DD</sub> =12V	0.2			1	
		V <sub>DD</sub> = 5 V	1				
th(s-std)	Data hold time for STD input, $S_0 \sim S_2$ inputs	V <sub>DD</sub> = 9 V	0.7		-	μs	
		V <sub>DD</sub> =12V	0.5				

## SWITCHING CHARACTERISTICS

Symbol	Parameter	Test condi	tions		Limits		Unit	
Symbol		rest condi	tions	Min	Тур	Max	()III(	
			$V_{DD} = 5 V$			0.6		
t <sub>PZX(CE-P)</sub>	Valid output delay time for CE input, R output		V <sub>DD</sub> = 9 V			0.5	μs	
			V <sub>DD</sub> =12V			0.4		
			$V_{DD} = 5 V$			0.8	μs	
t <sub>PZX(MS-P)</sub>	Valid output delay time for MS input, P <sub>10</sub> ~P <sub>73</sub> outputs		V <sub>DD</sub> = 9 V			0.6		
		$R_L = 10 k\Omega$	V <sub>DD</sub> =12V			0.5		
		C <sub>L</sub> =50pF	$V_{DD} = 5 V$			0.6		
t <sub>PXZ(CE-R)</sub>	Output floating delay time for CE input, R output		V <sub>DD</sub> = 9 V			0.5	μs	
			V <sub>DD</sub> =12V			0.4		
			$V_{DD} = 5 V$			0.8		
t <sub>PXZ(MS</sub> .P)	Output floating delay time for MS input, $P_{10} \sim P_{73}$ outputs		V <sub>DD</sub> = 9 V			0.6	μs	
			V <sub>DD</sub> =12V			0.5		
			V <sub>DD</sub> = 5 V			3		
t <sub>PHL</sub> (S-R)	Data output high-to-low delay time; S input, R output		V <sub>DD</sub> = 9 V	· · ·		1	μs	
			V <sub>DD</sub> =12V			0.7		
			V <sub>DD</sub> = 5 V			1.8		
t <sub>PHL(P-R)</sub>	Data output high-to-low delay time; $P_{10} \sim P_{73}$ inputs, B output		V <sub>DD</sub> = 9 V			0.7	μs	
			V <sub>DD</sub> =12V			0.5		
			$V_{DD} = 5 V$			1.2		
t <sub>PHL(SFD-P)</sub>	Data output high-to-low delay time; STD input, P output		V <sub>DD</sub> = 9 V			0.5	μs	
		$R_L = 200 k\Omega$	V <sub>DD</sub> =12V			0.4		
		C <sub>L</sub> =50 pF	V <sub>DD</sub> = 5 V			- 3		
t <sub>PLH(S-R)</sub>	Data output low-to-high delay time; S input, R output		V <sub>DD</sub> = 9 V			1	μs	
		×	V <sub>DD</sub> =12V			0.7		
			V <sub>DD</sub> = 5 V			1.8		
t <sub>PLH(P-R)</sub>	Data output low-to-high delay time; $P_{10} \sim P_{73}$ inputs,		V <sub>DD</sub> = 9 V			0.7	μs	
	R output		V <sub>DD</sub> =12V			0.5		
			V <sub>DD</sub> = 5 V			1.2		
t <sub>PLH(STD-P)</sub>	Data output low-to-high delay time; STD input,		V <sub>DD</sub> = 9 V			0.5	μs	
	10 . 73 00 (2013		V <sub>DD</sub> =12V			0.4		



## MITSUBISHI MICROCOMPUTERS M50780SP/M50781SP M50782SP/M50783SP

**INPUT/OUTPUT EXPANDER** 

TIMING DIAGRAM Multiplex Mode



#### Latch Mode





#### **INPUT EXPANDER**



Input port expansion in the single-chip microcomputer series

#### FUNCTION

APPLICATION

**FEATURES** 

Low power dissipation

M50784SP comprises 4 groups of input ports, 1 group of output ports and a port selector circuit.

It is particularly attractive for implementing a multiplexer.







series.

DESCRIPTION

**INPUT EXPANDER** 

#### PIN DESCRIPTION

Symbol	Name	Function
CE	Chip enable input	When low, output transistors will be "off" state.
R0~R3	Output port	4-bit output ports. P-channel open drain outputs.
P40~P43	Input ports 4 ~ 7	4-bit input ports
P50~P53		
P60~P63		
P70~P73		

#### Function table (1)

	Input		Output
CE	S0~S2	Pno~Pn3	Q (R <sub>0</sub> , R <sub>1</sub> , R <sub>2</sub> , R <sub>3</sub> )
L	0, n	Х	(L)
н	n	н	Н
н	n	L	(L)
X	0	X	(L)

#### Function table (2)

n	S2	S <sub>1</sub>	So	P40~P43	P50~P53	P60~P63	P70~P73
4	н	L	L	0			
5	н	L	н		0		
6	н	н	L			- 0	
7	н	н	н				0

(L): Transistor "off" state

X · High as low

X : High or low

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V <sub>DD</sub>	Supply voltage	With respect to V <sub>SS</sub>	-0.3~15	V
VI	Input voltage		V <sub>SS</sub> -0.3~V <sub>DD</sub> +0.3	V
Vo	Output voltage		V <sub>SS</sub> -0.3~V <sub>DD</sub> +0.3	V
Pd .	Maximum power dissipation	Ta=25°C	600	mW
Topr	Operating free-air temperature range		-10~70	°C
Tstg	Storage temperature range	-	-40~125	°C

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Limits			
	rarameter	Min	Nom	Max	Unit	
V <sub>DD</sub>	Supply voltage	4		14	V	
Vi	Input voltage	0		V <sub>DD</sub>	V	
VIH	High-level input voltage	V <sub>DD</sub> ×0.7		V <sub>DD</sub>	V	
VIL	Low-level input voltage	0		$V_{DD} \times 0.3$	V	

#### **ELECTRICAL CHARACTERISTICS** ( $T_a = 25^{\circ}C$ , $V_{DD} = 9V$ , unless otherwise noted)

Cumhal	Parameter		Test condition		t Inia		
Symbol				Min	Тур	Max	Unit
		V <sub>DD</sub> =5V, V <sub>OH</sub> =3.5V	1.5			mA	
lон	LOH High-level output current	Port R	V <sub>DD</sub> =9V, V <sub>OH</sub> =7.5V         2.5           V <sub>DD</sub> =12V, V <sub>OH</sub> =10.5V         3.5		mA		
				3.5			mA
I <sub>I</sub>	Input current	Port 4 ~ Port 7	V <sub>1</sub> =0~V <sub>DD</sub>			1	μA
1DD	Supply current		Output pins open			50	μA



# MITSUBISHI MICROCOMPUTERS

#### INPUT/OUTPUT EXPANDER

#### DESCRIPTION

The M50786SP is an input/output expander fabricated using aluminum-gate CMOS technology. It is designed especially for connection with the single-chip 4-bit microcomputer series, and it comes in a 40-pin plastic molded DIL package.

#### FEATURES

- Low power dissipation

#### APPLICATION

I/O expansion for the single-chip 4-bit microcomputer series

#### **FUNCTION**

The M50786SP is composed of seven groups of I/O ports, one I/O port group, a port selector circuit and a mode control circuit. It can be used in the latch or multiplexer mode. P-channel open-drain output buffers are featured.







#### **INPUT/OUTPUT EXPANDER**

#### PIN DESCRIPTION

Symbol	Name	Function
MS	Mode select input	Latch mode when high; multiplexer mode when low.
STD	Strobe input	Valid in latch mode; data latched by fall ( $\mathfrak{k}$ ) are supplied to output port. When high, input data are read into latch; when low, latch data are output.
CE	Chip enable input	Input is valid in multiplexer mode.
$R_0 \sim R_3$	Input/output port	4-bit bidirectional input/output port. Functions as input in latch mode and output in multiplexer mode.
P1 <sub>0</sub> ~P1 <sub>3</sub> P2 <sub>0</sub> ~P2 <sub>3</sub> P3 <sub>0</sub> ~P3 <sub>3</sub>		
P4₀~P4₃ P5₀~P5₃	Input/output port 1~7	4-bit bidirectional input/output ports that function as output in latch mode and input in multiplexer mode.
P6₀~P6₃ P7₀~P7₃		

#### LATCH MODE

\$6. Ş

		Input		latab	Output	
MS	CE	STD	S0~S2	$R_0 \sim R_3$	atch	Q (Pn <sub>0</sub> , Pn <sub>1</sub> , Pn <sub>2</sub> , Pn <sub>3</sub> )
Η	х	н	n	н	*	$H(Pn_0 \sim Pn_3)$
н	Х	H	n	L	-*	$(L)(Pn_0 \sim Pn_3)$
н	Х	Ļ	n	н	н	$H(Pn_0 \sim Pn_3)$
н	X	Ļ	n	L	L	$(L) (Pn_0 \sim Pn_3)$
н	х	L	0, n	X	Qo	Q <sub>0</sub> (all ports)
н	х	н	0	X	-*	(L) (all ports)
L	Н	L	n	x	Qo	(L) (all ports)

\*Not latched

## MULTIPLEXER MODE

		In	put	Output	
MS	CE	STD	S <sub>0</sub> ~S <sub>2</sub>	Pn <sub>o</sub> ~Pn <sub>3</sub>	$Q(R_0, R_1, R_2, R_3)$
L	н	X	0, n	×	Z
L	L	X	n	н	Н
L	L	X	n	L	L
L	X	X	0	X	Z

X : Irrelevant

Z : High impedance

(L): Output transistor off-state

## FUNCTION TABLE

n	S <sub>2</sub>	S <sub>1</sub>	So	P10~P13	P20~P23	P30~P33	P40~P43	P50~P53	P60~P63	P70~P73
1	L	L	н	0						
2	L	н	L		0					
3	L	н	н			0				
4	н	L	L				0			
5	н	L	н					0		
6	н	н	L						0	
7	Н	н	н	-						0



#### and the second

## INPUT/OUTPUT EXPANDER

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
VDD	Supply voltage	With respect to V <sub>SS</sub>	-0.3~15	V
Vi	input voltage		$V_{SS} = -0.3 \sim V_{DD} + 0.3$	V
Vo	Output voltage		$V_{SS} = -0.3 \sim V_{DD} + 0.3$	v
Pd	Power dissipation	$T_a = 25^{\circ}C$	600	mW
Topr	Operating temperature		-10~70	°C
⊤stg	Storage temperature		-40~125	ĉ

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Deservator		Linit		
	Parameter	Min	Nom	Max	Unit
V <sub>DD</sub>	Supply voltage	4		14	v
V,	Input voltage	0		VDD	v
ViH	High-level input voltage	V <sub>DD</sub> ×0.7		V <sub>DD</sub>	v
ViL	Low-level input voltage	0		V <sub>DD</sub> ×0.3	V

#### **ELECTRICAL CHARACTERISTICS** ( $v_{DD} = 9V$ , $T_a = 25$ °C, unless otherwise noted)

	Baramatar		<b>T</b>	Limits			Link
Symbol	Para	meter	lest conditions	Min	Тур	Max	Onit
			$V_{DD} = 5V, I_{OH} = -1 \text{mA}$	2.5			V
		Ports 1~7	$V_{DD} = 9V$ , $I_{OH} = -3mA$	6.5			V V V V V V
	: FRak I., J Archiekara		$V_{DD} = 12V, I_{OH} = -5.5mA$	9.5			V
VOH	Hign-level output voltage		$V_{DD} = 5V, I_{OH} = -100 \mu A$	4.6			v v
		Port R	$V_{DD} = 9V, I_{OH} = -250 \mu A$	8.6			v
			$V_{DD} = 12V, I_{OH} = -450 \mu A$	11.6			v
		Port R	$V_{DD} = 5V, I_{OL} = 130 \mu A$			0.4	V
VOL	Low-level output voltage		$V_{DD} = 9V, I_{OL} = 350 \mu A$			0.4	V
			$V_{DD} = 12V, i_{OL} = 550 \mu A$			0.4	v
կ		Ports 1~7	$V_i = 0 \sim V_{DD}$		<	10	μA
	Input current	Except ports 1~7	$V_1 = 0 \sim V_{DD}$			1	μA
IDD	Supply current		Output pins open			50	μA



#### INPUT/OUTPUT EXPANDER

## TIMING REQUIREMENTS

机学生运输管理部

Sumbol	Parameter	Tool on distant		Limits		Unit		
Symbol	Farameter	Test conditions	Min	Тур	Max			
1. A.	Data actus time for STD input	$V_{DD} = 5V$	0.4					
tsu (R-STD)	Post P input	$V_{DD} = 9V$	0.4			μs		
	port H input	$V_{DD} = 12V$	0.4					
	Data actus timo for CTD insuit	$V_{DD} = 5V$	1					
tsu (S-STD)	inputs $S_0 \sim S_2$	$V_{DD} = 9V$ .	0.7			μs		
		$V_{DD} = 12V$	0.5					
	•	$V_{DD} = 5V$	1.5					
tw i i	STD input pulse width	$V_{DD} = 9V$	0.5			μs		
		$V_{DD} = 12V$	0.3					
		$V_{DD} = 5V$	0.5					
th (R-STD)	Data hold time for STD input,	$V_{DD} = 9V$	0.5			μs		
	port R input	$V_{DD} = 12V$	0.5					
		$V_{DD} = 5V$	1			μs		
th (S-STD)	Data noid time for STD input,	$V_{DD} = 9V$	0.7					
	port S input	$V_{DD} = 12V$	0.5					

## SWITCHING CHARACTERISTICS

Cumb at	Danasatas	Tastas	-1241	1	Limits		Linit	
Symbol	Parameter	rest con	ditions	Min	Тур	Мах	Unit	
	Volid extent delet time for CE input	D - 1040	$V_{DD} = 5V$			1.5		
t <sub>PZX (CE-R)</sub>	P subsut	RL - 10K12	$V_{DD} = 9V$			1	μs	
	Rouput		$V_{DD} = 12V$	1.		0.8		
		<b>D</b> - 21-0	$V_{DD} = 5V$		-	2.4		
t <sub>PZX (MS-P)</sub>	P1-~P7- output	$H_L = 2KM$	$V_{DD} = 9V$			1.8	μs	
			$V_{DD} = 12V$			1.2		
		<b>D</b> = 1000	$V_{DD} = 5V$			1.5		
t <sub>PXZ (CE-R)</sub>	Output floating delay time for CE input,	$R_L = 10 k \Omega$	$V_{DD} = 9V$			1	μs	
		CL = SUPF	$V_{DD} = 12V$			0.8		
		<b>D</b> 010	$V_{DD} = 5V$			2.4		
t <sub>PXZ (MS-P)</sub>	Output floating delay time for MS input,	$R_{L} = 2R\Omega$ $C_{L} = 50pF$	$V_{DD} = 9V$			1.8	μs	
			$V_{DD} = 12V$			1.2		
	Data output high-to-low delay time, S input, R output		$V_{DD} = 5V$			1.2		
t <sub>PHL (S-R)</sub>			$V_{DD} = 9V$			2.5	μs	
		n 200K12	$V_{DD} = 12V$			2		
	Data output high-to-low delay time,	C <sub>L</sub> = 50pF	$V_{DD} = 5V$			3.5		
tPHL (P-R)			$V_{DD} = 9V$			1.8	μs	
	$P1_0 \sim P7_3$ input, R output		$V_{DD} = 12V$			1.2		
			$V_{DD} = 5V$			2.4	μs	
tPHL (STD-P)	Data output low-to-nigh delay time,	$R_L = 2k\Omega$	$V_{DD} = 9V$			1.8		
	STD input, H output	$C_L = 50 pF$	$V_{DD} = 12V$			1.2		
			$V_{DD} = 5V$			4.2		
tPLH (S-R)	Data output low-to-high delay time,		$V_{DD} = 9V$			2.5	μs	
	S input, R output	$R_L = 200 k \Omega$	$V_{DD} = 12V$			2		
			$V_{DD} = 5V$			3.5		
t <sub>PLH (P-R)</sub>	Data output low-to-high delay time,	$C_L = 50 pF$	$V_{DD} = 9V$			1.8	μs	
	P1 <sub>0</sub> ~P7 <sub>3</sub> input, R output		$V_{DD} = 12V$			1.2		
			$V_{DD} = 5V$			2.8	μs	
tPLH (STD-P)	Data output low-to-high delay time,	$R_{L} = 2k\Omega$ $C_{L} = 50pF$	$V_{DD} = 9V$	1		1.8		
	STD input, P1 <sub>0</sub> ~P7 <sub>3</sub> output		$V_{DD} = 12V$			1.2		



#### INPUT/OUTPUT EXPANDER

## TIMING DIAGRAM

**Multiplexer Mode** 



Latch Mode





#### INPUT/OUTPUT EXPANDER

#### DESCRIPTION

The M50790SP is an input/output expander LSI fabricated using aluminum-gate CMOS technology. It is designed especially for connection with the single-chip 8-bit micro-computer series, and it comes in a 52-pin shrink plastic molded DIL package.

#### FEATURES

- Voltage level convertable thanks to n-channel opendrain configuration at I/O port (port R)
- Input/output ports (ports P45~P49) ······· 4 bits × 5
- Output ports (ports P40~P44)······ 4 bits × 5
- High current output
- Output latch data can be read
- Input/output setting possible for each bit individually with 20bits I/O ports

#### APPLICATION

險心

I/O expansion for single-chip 8-bit microcomputer M50740-XXXSP







#### **FUNCTION**

The M50790SP enables expansion from one 4-bit I/O port (port R) group to five 4-bit output port groups and five 4-bit I/O port (port P) groups. The ports are selected as follows: when the clock input  $\phi$  is high, the address is input from port R and when it is low, the data are input (or output) by the same port (port R).

Each I/O port (ports P45 ~ P49) has a direction register (D45 ~ D49) and the input or output can be set for each bit individually.

The contents of all output latches can be read from port R.

#### **PIN DESCRIPTION**

Symbol	Name	Input or output	Function
ø	Clock input	In .	When the input is high, the address of the port to be accessed from port R is designated. The address is latched at the ∉ fall. Conversely, when the input is low, the R port data are input or output.
CE	Chip enable input	In	If this input is high when $\phi$ is high, the internal mode is prevented from being changed by external equipment.
R/W	Read/write control input	tn	The port R input/output is controlled by the high/low level of this input when $\phi$ is falling.
RES	Reset input	In	All the outputs are put into the high-impedance state when this input is low. This means that the open- drain output port latches and direction registers are reset. The CMOS input/output port data latches re- main unchanged (see table below).
R	Port R	in/out	Data is sent and received at this 4-bit bidirectional port by the microcomputer's transfer instructions. When $\phi$ is high, the address is read through this port; when low, the data are sent or received through this port.
P40 P41 P42 P43 P44	Output ports 40 Output ports 41 Output ports 42 Output ports 43 Output ports 44	Out	These 4-bit output ports have output latches for each individual bit. The output configuration is n-channel open-drains for P40i~P43i and p-channel open-drains for P44i.
P45 P46 P47 P48 P49	Input/output ports 45 Input/output ports 46 Input/output ports 47 Input/output ports 48 Input/output ports 49	in/out	These 4-bit bidirectional input/output ports have an output latch and direction register for each individual bit and input or output can be designated for each bit. The output configuration is a 3-state CMOS struc- ture.

#### PORT MODES AFTER RESET INPUT

	and a second s		
Port	Direction register	Data latch	Output transistor
P40~P43	-	ALL "H"	N-channel open-drain OFF
P44	_	ALL "L"	P-channel open-drain OFF
P45~P49	ALL low (input)	No change	High-impedance



#### INPUT/OUTPUT EXPANDER

#### **OPERATION**

#### **Address Designation**

The address is designated by port R while the clock  $\phi$  signal is high and the address data are latched to the address latch by the  $\phi$  fall (1). The relationship between each port or address register and the addresses is shown below.

#### Address and data signs

A	ddress (	$\phi = high$	1)		Data (¢	= low)	
R <sub>3</sub>	R <sub>2</sub>	R <sub>1</sub>	R <sub>0</sub>	R <sub>3</sub>	R <sub>2</sub>	R <sub>1</sub>	Ro
L	L	L	L		bla	ank	
L	Ļ	L	Н	P403	P40 <sub>2</sub>	P40₁	P40o
L	L	н	L	P413	P412	P411	P410
.L	L	н	н	P423	P422	P421	P420
L	н	L	L	P433	P432	P431	P430
L	н	L	н	P443	P442	P441	P440
L	н	н	L	P453	P452	P45₁	P45o
L	H I	н	н	D453	D452	D451	D45o
н	L ·	L	L	P463	P462	P461	P460
н	L	L	н	D46 <sub>3</sub>	D46 <sub>2</sub>	D461	D460
н і	L	н	Ĺ	P473	P472	P471	P470
н	L	́н	н	D473	D472	D471	D470
н	н	L	L	P483	P482	P481	P480
]н	н	L	н	D483	D482	D481	D480
н	н	H,	L	P493	P492	P491	P490
н	н	н	н	D49 <sub>3</sub>	D49 <sub>2</sub>	D491	D49 <sub>0</sub>

Note: D45~D49 are the direction registers of ports P45~49. When D is low, the output is set to the high-impedance state and when high, the CMOS output ON state is established. Designation for each bit in this way is possible. The contents of the direction registers, however, cannot be read out.

#### **Direction Register Setting**

For each bit the input/output ports have corresponding direction registers (see table below). When a register is low, the output is set to the high-impedance state and when high, the CMOS output ON mode is established.

· 1/0	ports	and	direction	registers
Correspond	lence t	petwee	en	

C	Output por	t/input po	rt		Direction	register		
P40o	P401	P402	P403					
P410	P411	P412	P413	None				
P420	P421	P422	P423					
P430	P431	P432	P433		Outpu	ts only)		
P44o	P441	P442	P443					
P450	P451	P452	P453	D450	D451	D45 <sub>2</sub>	D453	
P46o	P461	P462	P463	D46 <sub>0</sub>	D461	D462	D463	
P470	P471	P472	P473	D470	D471	D472	D473	
P48o	P481	P482	P483	D48o	D481	D482	D483	
P490	P491	P492	P493	D49 <sub>0</sub>	D491	D49 <sub>2</sub>	D49 <sub>3</sub>	

#### **Output Operation**

#### Output Ports (P40~P44)

In order for the data to be output to the P40 ~ P44 output ports, the address must be designated from port R when  $\phi$ is high. When  $\phi$  is low, the output data must be designated in the same way from port R. In this case, the R/W input is set low with the  $\phi$  fall ( $\tau$ ).

#### Input/Output Ports (P45~P49)

In the case of the I/O ports the direction register corresponding to the bits must be set high beforehand. As long as the level is high, the output operation can be conducted in exactly the same way as for the P40 $\sim$ P44 ports.

#### Input Operation

For input the direction register corresponding to the bits must be set low beforehand. The actual operation consists in designating the input port address from port R when the  $\phi$  input is high and reading the R port data when  $\phi$  is low. In this case, the R/W input is set high with the  $\phi$  fall ( $\mathcal{T}$ ).

#### Latch Read Operation

#### Output Ports (P40~P44)

In order to read the P40~P44 output port latches, the P40~P44 port address is designated when the  $\phi$  input is high and, as soon as R/W is high during the  $\phi$  fall, the data can be read from port R when  $\phi$  is low.

#### I/O Ports (P45~P49)

In order to read the I/O port latches, the direction register corresponding to the bits must be set high beforehand. (This sets the CMOS outputs ON.) If the direction register is high, then the latch reading operation can be conducted in exactly the same way as with the P40 $\sim$ P44 ports.

#### Direction Registers (D45~D49)

The contents of the direction registers cannot be read out.



#### INPUT/OUTPUT EXPANDER

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V <sub>DD</sub>	Supply voltage		-0.3~15	v
V <sub>1</sub>	Input voltage	With respect to V <sub>SS</sub>	V <sub>SS</sub> -0.3~V <sub>DD</sub> +0.3	V
Vo	Output voltage		V <sub>ss</sub> -0.3~V <sub>DD</sub> +0.3	V
Ρd	Power dissipation	$T_a = 25^{\circ}C$	600	mW
Topr	Operating temperature		-10~70	°C
Tstg	Storage temperature		-40~125	ĉ

#### **RECOMMENDED OPERATING CONDITIONS** ( $v_{DD} = 9V \pm 10\%$ , $T_a = -10 \sim 70^{\circ}C$ , unless otherwise noted)

Quarter	Peremeter	<b>T</b> and a second state of a		Limits			
Symbol	Parameter	lest conditions	Min	Nom	Max	Unit	
VDD	Supply voltage		4		14	v	
V,	Input voltage		. 0		VDD	v	
VIHP	High-level input voltage, P45, P46, P47, P48, P49	$V_{DD} = 7 \sim 14V$	V <sub>DD</sub> ×0.7		V <sub>DD</sub>	v	
VILP	Low-level input voltage, P45, P46, P47, P48, P49	$V_{DD} = 7 \sim 14V$	0		V <sub>DD</sub> X0.3	v	
VIHR	High-level input voltage, R, Ø, R/W, CE, RES	$V_{DD} = 7 \sim 14V$	V <sub>DD</sub> ×0.4		V <sub>DD</sub>	v	
VILR	Low-level input voltage, R, Ø, R/W, CE, RES	$V_{DD} = 7 \sim 14V$	0		V <sub>DD</sub> X0.1	v	
IOL(avg)	Low-level output average current (R)				5	mA	
IOL(avg)	Low-level output average current, P40, P41, P42, P43				20	mA	
IOH(avg)	High-level output average current, (P44)		-10			mA	
IOH(avg)	High-level output average current, P45, P46, P47, P48, P49		-2			mA	
IOL(avg)	Low-level output average current, P45, P46, P47, P48, P49				2	mA	
f( ø)	M50740-XXXSP internal clock oscillation frequency	$V_{DD} = 9V$			2.5	MHz	

#### **ELECTRICAL CHARACTERISTICS** ( $v_{DD} = 9V \pm 10\%$ , $T_a = -10 \sim 70$ °C, unless otherwise noted)

<b>.</b>		Tool on distance			11-14		
Symbol	Parameter	lest conditions	Min	Min Typ		x	
I <sub>I</sub>	Input current, ø, R/W, CE, RES				1	μA	
I,	Input current, R	$V_1 = 0 \sim V_{DD}$			1	μA	
I.	Input current, P45, P46, P47, P48, P49				10	μA	
V <sub>он</sub>	High-level output voltage, P44	$I_{OH} = -10 \text{mA}$	V <sub>DD</sub> -2			v	
V <sub>он</sub>	High-level output voltage, P45, P46, P47, P48, P49	$I_{OH} = -2mA$	V <sub>DD</sub> -2		VDD	v	
Vol	Low-level output voltage, R	$I_{OL} = 5 mA$	0		0.4	V	
Vol	Low-level output voltage, P40, P41, P42, P43	$I_{OL} = 20 \text{mA}$	0		2	v	
V <sub>oL</sub>	Low-level output voltage, P45, P46, P47, P48, P49	$I_{OL} = 2mA$	0		2	v	
IDD	Supply current	Output pins open			50	μA	



#### INPUT/OUTPUT EXPANDER

## **TIMING REQUIREMENTS** ( $\tau_a = -10 \sim 70^{\circ}$ C, $V_{DD} \pm 10\%$ , unless otherwise noted)

Al Carlos and Carlos

		<b>—</b>	Limits			11-14
Symbol	Parameter	lest conditions	Min	Тур	Max	Unit
	A 1 A	$V_{DD} = 9V$	750			ns
<sup>t</sup> su(A-¢)	Address input set-up time	$V_{DD} = 12V$	600			ns
•		$V_{DD} = 9V$	700			ns
<sup>t</sup> su(D-¢)	Data input set-up time	$V_{DD} = 12V$	550			ns
		$V_{DD} = 9V$	0			ns
<b>ካ</b> (ቀ-A)	Address hold time after $\varphi$ fail	$V_{DD} = 12V$	0			ns
	Data hald time after d rice	V <sub>DD</sub> = 9V	0			ns
<b>'n</b> ( <i>ø</i> -D)	Data noid time after $\varphi$ rise	$V_{DD} = 12V$	0			ns
t <sub>su(ce-ø)</sub>		$V_{DD} = 9V$	550			ns
	Chip enable set-up time before $\phi$ fail	$V_{DD} = 12V$	400			ns
-		$V_{DD} = 9V$	400			ns
Ih(∲-CE)		$V_{DD} = 12V$	300			ns
	Dead (units act up time before 4 fell	$V_{DD} = 9V$	650			ns
<b>¹SU</b> (R/W-¢)	Read/write set-up time before ¢ fail	$V_{DD} = 12V$	500			ns
		$V_{DD} = 9V$	400	1		ns
<b>ካ</b> ( <b>ፉ</b> ጸ/₩)	Read/write hold time after $\varphi$ fail	$V_{DD} = 12V$	300		-	ns
•		$V_{DD} = 9V$	750			ns
<sup>I</sup> SU(P-¢)	P input set-up time before $\varphi$ fail	$V_{DD} = 12V$	600			ns
	Dinnut data hald time offen dirias	$V_{DD} = 9V$	300			ns
ካ( <i>ቀ</i> -P)	$r$ input data noid time after $\varphi$ fise	$V_{DD} = 12V$	200			ns
	Deast miles width	$V_{DD} = 9V$	400			ns
W(RES)	Reset pulse wiath	$V_{DD} = 12V$	300			ns



#### **INPUT/OUTPUT EXPANDER**

#### SWITCHING CHARACTERISTICS ( $\tau_a = -10 \sim 70^{\circ}$ C, $v_{DD} \pm 10\%$ , unless otherwise noted)

Ourseland I	Deservation		Test conditions	Limits			Linik	
Symbol		Parameter	rest conditions	Min	Тур	Мах	Onit	
(During output)		D. t. D40 D42	$V_{DD} = 9V$			550	ns	
		Ports P40~P43	$V_{DD} = 12V$			400	ns	
•	P port output propagation	Det D44	$V_{DD} = 9V$			700	ns	
Чр(∳-Р)	time after ¢ fall (Note 1)	Port P44	$V_{DD} = 2V$			550	ns	
		Detro B45- B49	$V_{DD} = 9V$			900	ns	
		Pous P45~P45	$V_{DD} = 12V$			700	ns	
(During input)	B port output propagation time	offer d rise	$V_{DD} = 9V$			1000	ns	
tpxL(∲D)	n port output propagation time		$V_{DD} = 12V$			800	ns	
•	P port data valid time after d ri	$V_{DD} = 9V$	0			ns		
ty(¢-D) h poir data valid time alter		50 	$V_{DD} = 12V$	0			ns	
•	Output propagation time, from	$V_{DD} = 9V$			900	ns		
•р(р-D)	Output propagation time, from		$V_{DD} = 12V$			700	ns	
(When direction	/hen direction registers are changed)		$V_{DD} = 9V$	0			ns	
t <sub>V(Ø-P)</sub>	P port output data valid time af	ter ¢ fall	$V_{DD} = 12V$	0			ns	
•	B port high impodence state w	alid time after & fall	$V_{DD} = 9V$	0			ns	
<b>'VZ</b> (Ø-P)	P port nigh-impedance state va		$V_{DD} = 12V$	0	-		ns	
•	D port bigh impedance state p	reportion time offer d fell	$V_{DD} = 9V$			1200	ns	
чрхz(р-р)	r port nigh-impedance state p		$V_{DD} = 12V$			900	ns	
•	P port valid output propagation	time ofter d fell	$V_{DD} = 9V$			1200	ns	
фху(р-р)	P port valid output propagation time after $\phi$ fail		$V_{DD} = 12V$			900	ns	
(During reset)	B port output high impodance	propagation time after report	$V_{DD} = 9V$			800	ns	
tpvz(RES-P)	r port output nigh-impedance	$V_{DD} = 12V$			600	ns		
•	P port output high impodence	propagation time after repot	$V_{DD} = 9V$			700	ns	
'pvz(RES-R)	n pon output nigh-impedance	port output high-impedance propagation time after reset				500	ns	
•	B port output high impodence	valid time after report rise	$V_{DD} = 9V$	0			ns	
VZ(RES-R)	- port output nign-impedance	vanu ume aller reset lise	$V_{DD} = 12V$	0			ns	

 Note 1 : The P port output high-impedance state propagation time after ¢ rise is indicated for the open-drain output ports.

 2 : R<sub>0</sub>: Port R pull-up resistor (to V<sub>cc</sub> = 5V)

 R<sub>1</sub>: Port P40~P43 pull-up resistor (to V<sub>DD</sub>)

R<sub>2</sub>: Port P44 pull-down resistor (to V<sub>ss</sub>) R<sub>3</sub>: Port p45 $\sim$ P49 load resistor (to V<sub>pb</sub>)



,

#### **INPUT/OUTPUT EXPANDER**

**TIMING DIAGRAM** (With reference voltage of  $0.9 \times V_{DD}$  for high level and  $0.1 \times V_{DD}$  for low level) For R/W,  $\overline{CE}$ ,  $\phi$  and  $\overline{RES}$ ,  $R_0 \sim R_3$ , high level is  $0.9 \times V_{CC}$  and low level is  $0.1 \times V_{CC}$ .

#### **During output**



During input





#### **INPUT/OUTPUT EXPANDER**

#### During direction register changing



#### **During resetting**





#### INPUT/OUTPUT EXPANDER

#### APPLICATION EXAMPLES

#### Connection with M50740SP

Fig. 1 shows the connections between the M50790SP I/O expander and the M50740-XXXSP. The addresses listed in Table 1 are reserved for the M50790SP, and data read and write operations are possible in the same way as for the internal ports of the M50740-XXXSP. (Only the low-order 4 bits of the data are valid.) The timing and control signals are generated automatically at the M50740-XXXSP end.

计计划时间 医脑囊子 网络新闻舞蹈的乐歌

The operation is now described. The output ports are set OFF state and the input/output ports are placed in the high-impedance state by the RESET OUT signal from the M50740-XXXSP.

Port inputting or outputting is conducted by the same instructions as those to the M50740-XXXSP's other zero page memory. With output port  $P40 \sim P44$  read operations the contents of the respective output latches can be read out. With input/output ports  $P45 \sim P49$  the contents of the direction register can determine whether the read data come from the output latches or input ports. "1's" for each direction register bit signifies output and "0's" signifies input.

The contents of the direction registers cannot be read out. They must be set using the store instruction. Table 2 shows the codes written into the direction registers and the states of the input/output bits of the ports.

Fig. 2 shows the construction of each of the output ports. When an address shown in Table 1 is accessed, double the normal instruction execution time is required and so care must be taken when calculating the processing time.

This precaution must be taken since a margin is provided for interfacing with the I/O expander.







#### INPUT/OUTPUT EXPANDER

Address (hexadecimal)				Dat	a bit				
in zero page	D7*	D <sub>6</sub> *	D <sub>5</sub> *	D4*	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	Do	Remarks
DF		d., – – – – – – – – – – – – – – – – – – –			P49	Dire	tion Re	gister	0: Input, 1: Output
DE					P49				CMOS 3state I/O
DD					P48	Dire	ction Re	gister	0: Input, 1: Output
DC		P48			P48	'48 Ci			CMOS 3state I/O
DB					P47	Dire	ction Re	gister	0: Input, 1: Output
DA					P47				CMOS 3state I/O
D9		P		P46	Direction Register		gister	0: Input; 1: Output	
D8					P46	-			CMOS 3state I/O
D7					P45	Dire	ction Re	gister	0: Input, 1: Output
D6					P45				CMOS 3state I/O
D5					P44				Pch Open Drain Output
D4					P43				Nch OPen Drain Output
D3					P42				4
D2					P41				1
D1					P40	40 //			/
D0					*				x

#### Table 1 Addresses reserved for I/O expander

\* Bits  $D_4 \sim D_7$  are ignored when the M50790SP is accessed.

#### Table 2 Port setting examples

Dire	ction register	(low-order 4	bits)	Port P4i bit			
D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	Do	P 4 i <sub>3</sub>	P 4 i <sub>2</sub>	P 4 i1	P4io
0	0	0	0	Input	Input	Input	Input
0	0	0	1	Input	Input	Input	Output
0	0	1	0	Input	Input	Output	Input
0	0	1	1	Input	Input	Output	Output
0.	1	0	0	Input	Output	Input	Input
0	1	0	1	Input	Output	Input	Output
0	1	1	0	Input	Output	Output	Input
0	1	1	1	Input	Output	Output	Output
1	0	0	0	Output	Input	Input	Input
1	0	0	1	Output	Input	Input	Output
1	0	1	0	Output	Input	Output	Input
1	0	1	1	Output	Input	Output	Output
1	1	0	0	Output	Output	Input	Input
1	1	0	. 1	Output	Output	Input	Output
1	1	1	0	Output	Output	Output	Input
1	1	1	1	Output	Output	Output	Output



Fig.2 Output port format



## MITSUBISHI MICROCOMPUTERS

#### INPUT/OUTPUT EXPANDER

M5L8243P

#### DESCRIPTION

The M5L8243P is an input/output expander fabricated using N-channel silicon-gate ED-MOS technology. This device is designed specifically to provide a low-cost means of I/O expansion for the MELPS 8-48 single-chip microcomputers and MELPS 8-41 slave microcomputers.

 $F_{n}^{(1)}(\mathbf{x}, \mathbf{x}_{n}^{(1)}) \in F_{n-1}^{(1)}(\mathbf{x}_{n-1}^{(1)}) = F_{n-1}^{(1)}(\mathbf{x}_{n-1}^{(1)}) \in F_{n-1}^{(1)}(\mathbf{x}_{n-1}^{(1)})$ 

#### FEATURES

- 16 Input/output pins  $(I_{OL} = 5.0 \text{mA}(\text{max.}))$
- Simple interface to MELPS 8-48, MELPS 8-41
- Single 5V power supply
- Interchangeable with i8243 in pin configuration and electrical characteristics

#### APPLICATION

I/O expansion for the MELPS 8-48 single-chip microcomputers and MELPS 8-41 slave microcomputers.

#### FUNCTION

The M5L8243P is designed to provide a low-cost means of I/O expansion for the MELPS 8-41 and the MELPS 8-48. The M5L8243P consists of four 4-bit bidirectional static I/O ports and one 4-bit port which serves as an interface to the MELPS 8-41 and MELPS 8-48. Thus multiple M5L8243Ps can be added to a single master. Using the original instruction set of the master, the M5L8243P serves as the in resident I/O facility. Its I/O ports are accessed by instructions MOVD, ANLD and ORLD.







MITSUBISHI MICROCOMPUTERS M5L8243P

**INPUT/OUTPUT EXPANDER** 

#### **PIN DESCRIPTION**

Symbol	Name	Input or output	Function
CS	Chip select	In	Chip select input. A high on $\overline{CS}$ causes PROG input to be regarded high inside the M5L8243P, then this inhibits any change of output or internal status.
PROG	Program	in	A high-to-low transition on PROG signifies that address (PORT 4-7) and control are available on PORT 2, and a low-to-high transition signifies that the designated data is available on the disignated port through PORT 2. The designation is shown in Table 1.
P20~P23	Input/output port 2	In/out	The 4-bit bidirectional port contains the address and control bits shown in Table 1 on a high-to-low tran- sition of PROG. During a low-to-high transition it contains the input (output) data on this port.
$P4_0 \sim P4_3$ $P5_0 \sim P5_3$ $P6_0 \sim P6_3$ $P7_0 \sim P7_3$	Input/output port 4 Input/output port 5 Input/output port 6 Input/output port 7	In/out	The 4-bit bidirectional I/O port. May be programmed to be input, low-impedance latched output or a three-state. This port is automatically set output mode when it is written. ANLed or ORLed then con- tinues its mode until next read operation. After reset on a read operation, this port is in high-impedance and input mode.

#### OPERATION

The M5L8243P is an input/output expander designed specifically for the MELPS 8-41 and MELPS 8-48. The MELPS 8-41 and MELPS 8-48 already have instructions and PROG pin to communicate with the M5L8243P.

An example of the M5L8243P and the MELPS 8-41 or MELPS 8-48 is shown in Fig. 1. The following description of the M5L8243P basic operation is made according to Fig. 1.

Upon initial application of power supply to the device, and then about  $500\mu s$  after, resident bias circuits become stable and each device is ready to operate. And each port of the M5L8243P is set input mode (high-impedance) by means of a resident power-on initialization circuit.

When the microcomputer begins to execute a transfer instruction

MOVD A, Pi i = 4, 5, 6, 7

which means the value on the port Pi is transferred to the accumulator, then the signals are sent out on the pins PROG and  $P2_0 \sim P2_3$  as shown in Timing Diagram.

On the high-to-low transition of the pin PROG, the M5L8243P latches the instructions (ex. 0000) into itself from pins P2<sub>0</sub>~P2<sub>3</sub> and transfers them to the instruction register (① in Timing Diagram). During the low-level of PROG, the M5L8243P continuously outputs the contents of the specified input (output) port (in this case port P<sub>4</sub>) to pins P2<sub>0</sub>~ P2<sub>3</sub> (② in Timing Diagram). The microcomputer, at an appropriate time, latches the level of pins P2<sub>0</sub>~P2<sub>3</sub> and resumes high-level of PROG.

The next example is the case in which the microcomputer executes

the transfer (output) instruction.

In this case, as in the previous case, on the high-to-low transition of the pin PROG, the M5L8243P latches the instructions (ex. 0110) into itself from pins P2<sub>0</sub>~P2<sub>3</sub> and transfers them to the instruction register (① in Timing Diagram). After this, the microcomputer sends out high to the pin PROG, transferring the data to pin P2<sub>0</sub>~P2<sub>3</sub> which is an output data to input/output port. Then the M5L8243P transfers the data of pins P2<sub>0</sub>~P2<sub>3</sub> to the port latch of the designated input/output port (in this case P<sub>6</sub>). In a few seconds after a low-to-high transition on the PROG, the designated port (P<sub>6</sub>) becomes in an output mode and the data of the port latch are transferred to the port pins (③ in Timing Diagram).

When instructions

ANLD	Pi, A
ORLD	Pi.A

are executed, the microcomputer generally operates as same function as MOVD Pi, A.

i = 4, 5, 6, 7

It only differs in that the data of port latch after 4 in the Timing Diagram is ANDed or ORed with the data of port latch before 4 and the data of pins P2<sub>0</sub>~P2<sub>3</sub>.

When instructions		
MOVD	Pi,A	
ANLD	Pi,A	
ORLD	Pi,A	i = 4, 5, 6, 7

are executed toward the port in an output mode, the outputs are generated on the port as soon as low-to-high transition on the PROG occurs.

When the mode of the output port is going to be changed during the execution and the instruction

MOVD A, Pi i = 4, 5, 6, 7

is executed, it is preferable to execute one dummy instruction. Because it takes a little time to turn the designated port into a high-impedance state after high-to-low transition on the PROG, the result may be that the first instruction is not read correctly.



## M5L8243P

#### INPUT/OUTPUT EXPANDER

## ABSOLUTE MAXIMUM RATINGS

1.1

生态性的 化过去分词 化过去分词 化乙酰胺

Symbol	Parameter	Conditions	Limits	Unit
V <sub>cc</sub>	Supply voltage		-0.5~7	v
V	Input voltage	With respect to V <sub>ss</sub>	-0.5~7	V
Vo	Output voltage		-0.5~7	<b>V</b> , 4
Pd	Maximum power dissipation	T <sub>a</sub> = 25℃	600	mW
Topr	Operating free-air temperature range		-20~75	Ĉ
T <sub>stg</sub>	Storage temperature range		-65~150	° °

## $\label{eq:recommended} \textbf{RECOMMENDED} \quad \textbf{OPERATING} \quad \textbf{CONDITIONS} \ (\texttt{T}_a = -20 \sim 75 \texttt{°C}, \ \texttt{V}_{cc} = 5 \texttt{V} \pm 10 \%, \ \texttt{unless otherwise noted})$

Symbol	Deremeter				
		Min Nor		Max	Unit
V <sub>cc</sub>	Supply voltage	4.5	5	5.5	V
Vss	Supply voltage		0		V
V <sub>IH</sub>	High-level input voltage	2		$V_{cc}$ +0.5	V
VIL	Low-level input voltage	-0.5		. 0.8	V

#### **ELECTRICAL CHARACTERISTICS** ( $\tau_a = -20 \sim 75$ °C, $v_{cc} = 5 V \pm 10\%$ , unless otherwise noted)

Symbol Baramata	Baramatar	Test conditions	Limits			Linit
Symbol	Parameter	rest conditions	Min	Тур	Мах	Unit
VOL1	Low-level output voltage, ports 4~7	$I_{OL} = 5 mA$			0.45	V
V <sub>OL2</sub>	Low-level output voltage, port 7	$I_{OL} = 20 \text{ mA}$			1	v
V <sub>OL3</sub>	Low-level output voltage, port 2	$I_{OL} = 0.6 mA$			0.45	v
V <sub>OH1</sub>	High-level output voltage, ports 4~7	$I_{OH} = -240 \mu A$	2.4			v
V <sub>OH2</sub>	High-level output voltage, port 2	$I_{OH} = -100 \mu A$	2.4			V
-lii	Input leakage current, ports 4~7	$0V \leq V_{in} \leq V_{cc}$	-10		20	μA
I <sub>12</sub>	Input leakage current, port 2, CS, PROG	$0V \leq V_{in} \leq V_{cc}$	-10		10	μA
lice	Supply current from V <sub>CC</sub>			10	20	mA
IOL	Sum of all I <sub>OL</sub> from 16 outputs	$I_{OL} = 5 \text{mA} (V_{OL} = 0.45 \text{V})$ Each pin			80	mA

#### Table 1 Instruction and address codes

Instruction code	P23	P22	Address code	P21	P20
Read	0	0	port 4	. 0	0
Write	0	1	port 5	0	1
ORLD	1	0	port 6	1	0
ANLD	1	1	port 7	1	1



Fig.1 Basic connection



#### INPUT/OUTPUT EXPANDER

#### **TIMING REQUIREMENTS** ( $\tau_a = -20 \sim 75$ °C, $v_{cc} = 5v \pm 10\%$ , unless otherwise noted)

	Deremeter	Alternative	Test conditions	Limits			11-11
Symbol	Parameter	symbol		Min	Тур	Max	
tsu(INST-PR)	Instruction code setup time before PROG	t <sub>A</sub>	80pF Load	100			ns
th(PR-INST)	Instruction code hold time after PROG	t <sub>B</sub>	20pF Load	60			ns
tsu(DQ-PR)	Data setup time before PROG	tc	80pF Load	200			ns
th(PR-DQ)	Data hold time after PROG	t <sub>D</sub>	20pF Load	20			ns
	PROG pulse width	t <sub>K</sub>		700			ns
tsu(CS-PR)	Chip-select setup time before PROG	t <sub>cs</sub>		50			ns
th(PR-CS)	Chip-select hold time after PROG	t <sub>cs</sub>		50			ns
tsu(PORT-PR)	Port setup time before PROG	t <sub>iP</sub>		100			ns
th(PR-PORT)	Port hold time after PROG	t <sub>IP</sub>		100			ns

#### **SWITCHING CHARACTERISTICS** ( $T_a = -20 \sim 75^{\circ}$ C, $V_{cc} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Alternative	ernative Test conditions	Limits			11-14
		symbol		Min	Тур	Мах	Unit
ta(PR)	Data access time after PROG	tACC	80pF Load	0		650	ns
	Data valid time after PROG	tн	20pF Load	0		150	ns
t <sub>PHL(PR)</sub> t <sub>PLH(PR)</sub>	Output valid time after PROG	t <sub>PO</sub>	100pF Load			700	ns
t <sub>PZX(PR)</sub> t <sub>PXZ(PR)</sub>	Input/output switching time	_				800	ns



## MITSUBISHI MICROCOMPUTERS M5L8243P

#### INPUT/OUTPUT EXPANDER



·



Each of the 16 I/O lines of the M5L8243P is capable of sinking 5mA simultaneously ( $V_{OL} = 0.45V$  max). However, the drive capacity of each line depends upon whether all lines are sinking current simultaneously and on the degree of loading. This is illustrated in the curve shown.

Example

Assuming that the remaining pins are not loaded, how many pins would be able to accommodate 20LSTTL loads (0.4mA) ?

 $I_{OL} = 0.4mA \times 20 = 8mA$  (sink current for each pin)  $\Sigma I_{OL} = 60mA$  from curve (POINT A)

(total sinking current)

Number of pins =  $60mA \div 8mA = 7.5 > 7$ 

For this case, each of the 7 lines could sink 8mA for a total of 56mA. Since 4mA reserve sinking capability exists, 9 of the I/O lines of the M5L8243P can be divided arbitrarily.



## MITSUBISHI MICROCOMPUTERS M5L8243P

#### INPUT/OUTPUT EXPANDER

Example

To use 20mA sinking capability at port 7, find the effects on the sinking capabilities of the other I/O lines.

Assume the M5L8243P is driving loads as shown below.

3 lines: -20mA (V<sub>OL</sub> = 1.0V max, port 7 only)

4 lines:  $-4mA (V_{OL} = 0.45V max)$ 

- 9 lines: -1.6mA (V<sub>OL</sub> = 0.45V max)
- Is this within the allowable limit?
- $\Sigma I_{OL} = (20mA \times 3) + (4mA \times 4) + (1.6mA \times 9) = 90.4mA$

From the curve we see that with respect to  $I_{OL} = 4mA$ ,  $I_{OL}$  is 93mA (Point B) and that the above load of 90.4mA is within the limit of 93mA.

Note: The sinking current of ports  $4\,{\sim}\,7$  must not exceed 30mA regardless of the value of  $V_{\text{OL}}.$ 



Fig.2 Expansion interface example


M5M82C43P

## **INPUT/OUTPUT EXPANDER**

## DESCRIPTION

The M5M82C43P is an input/output expander fabricated using CMOS silicon-gate technology. This device is designed specifically to provide a low-cost means of I/O expansion for the MELPS8-48 single-chip 8-bit microcomputers and the MELPS8-41 slave microcomputers.

## **FEATURES**

- 16 input/output pins (I<sub>OL</sub> = 5.0mA (max.))
- Simple interface to MELPS8-48, MELPS8-41
- Single 5V power supply
- Interchangeable with i8243 in pin configuration

## APPLICATION

I/O expansion for the MELPS8-48 single-chip microcomputers and the MELPS8-41 slave microcomputers.

## **FUNCTION**

The M5M82C43P is designed to provide a low-cost means of I/O expansion for the MELPS8-41 slave microcomputers and the MELPS8-48 single-chip microcomputers. The M5M82C43P consists of four 4-bit bidirectional static I/O ports and one 4-bit port which serves as an interface to the MELPS8-41 and MELPS8-48. Thus multiple M5M82C43Ps can be added to a single master.

Using the original instruction set of the master, the M5M82C43P serves as the in-resident I/O facility. Its I/O ports are accessed by instructions MOVD, ANLD and ORLD.







## **INPUT/OUTPUT EXPANDER**

M5M82C43P

## PIN DESCRIPTION

Symbol	Name	input or output	Function
cs	Chip select	In	Chip select input. A high on $\overline{CS}$ causes PROG input to be regarded high inside the M5M82C43P. This then inhibits any change of output or internal status.
PROG	Program	, In	A high-to-low transition on PROG signifies that address (ports $4 \sim 7$ ) and control are available on port 2, and a low-to-high transition signifies that the designated data is available on the designated port through port 2. The designation is shown in Table 1.
P2₀~P2₃	Input/output port 2	in/out	This 4-bidirectional port contains the address and control bits shown in Table 1 on a high-to-low transi- tion of PROG. During a low-to-high transition, it contains the input (output) data on this port.
$P4_{0} \sim P4_{3}$ $P5_{0} \sim P5_{3}$ $P6_{0} \sim P6_{3}$ $P7_{0} \sim P7_{3}$	Input/output port 4 Input/output port 5 Input/output port 6 Input/output port 7	In/out	4-bit bidirectional I/O ports. May be programmed to be input, low-impedance latched or 3-state. These ports are automatically set to the output mode when written, ANLed or ORLed and this mode continues until the next read operation. After reset on a read operation, this port is placed in the high impedance and input mode.

#### **OPERATION**

The M5M82C43P is an input/output expander designed specifically for the MELPS8-41 and MELPS8-48. The MELPS8-41 and MELPS8-48 already have instructions and PROG pin to communicate with the M5M82C43P.

An example of the M5M82C43P and the M5M80C49-XXXP is shown in Fig. 1. The following description of the M5M82C43P basic operation is made according to Fig. 1.

Upon initial application of the power supply to the device, each port of the M5M82C43P is set to the input mode (highimpedance) by means of the resident power-on initialization circuit.

When the microcomputer begins to execute a transfer instruction

MOVD A, Pi i = 4, 5, 6, 7

which means the value on the port Pi is transferred to the accumulator, then the signals are sent out on the pins PROG and  $P2_0 \sim P2_3$ , as shown in the timing diagram.

On the high-to-low transition of pin PROG, the M5M82C43P latches the instructions (e.g. 0000) into itself from pins P2<sub>0</sub>~ P2<sub>3</sub> and transfers them to the instruction register (① in the timing diagram). During the low-level of PROG, the M5M82C43P continuously outputs the contents of the specified input (output) port (in this case, port P4) to pins P2<sub>0</sub>~ P2<sub>3</sub> (② in the timing diagram). The microcomputer, at the appropriate time, latches the level of pins P2<sub>0</sub>~ P2<sub>3</sub> and resumes the high level of PROG.

The next example is the case in which the microcomputer executes

## **MOVD Pi, A** i = 4, 5, 6, 7

the transfer (output) instruction. In this case, as in the previous case, on the high-to-low transition of pin PROG, the M5M82C43P latches the instructions (e.g.0110) into itself from pins  $P2_0 \sim P2_3$  and transfers

them to the instruction register (1) in the timing diagram). After this the microcomputer sends out high to pin PROG, transferring the data to pins  $P2_0 \sim P2_3$  which is an output data to the input/output port. Then the M5M82C43P transfers the data of pins  $P2_0 \sim P2_3$  to the port latch of the designated input/output port (in this case P6). In a few seconds after a low-to-high transition on the PROG, the designated port (P6) is set to the output mode and the data of the port latch is transferred to the port pins (3) in the timing diagram).

When instructions

ANLD	Pi, A	
ORLD	Pi, A	i = 4, 5, 6, 7

are executed, the microcomputer generally operates as the same function as MOVD Pi, A.

It only differs in that the data of the port latch after 4 in the timing diagram is ANDed or ORed with the data of the port latch before 4 and the data of pins  $P2_0 \sim P2_3$ .

When instructions

MOVD

MOVD	Pi, A	
ANLD	Pi, A	
ORLD	Pi, A	i = 4, 5,

are executed toward the port in an output mode, the outputs are generated on the port as soon as low-to-high transition on the PROG occurs.

6.7

When the mode of the output port is going to be changed during the execution and the instruction

**A**, **Pi** i = 4, 5, 6, 7

is executed, it is preferable to execute one dummy instruction. Because it takes a little time to turn the designated port into a high-impedance state after the high-to-low transition on the PROG, the result may be that the first instruction is not read correctly.



# M5M82C43P

## **INPUT/OUTPUT EXPANDER**

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
Vcc	Supply voltage		V <sub>ss</sub> -0.3~7	V
Vi	Input voltage	A second s	V <sub>ss</sub> -0.3~V <sub>cc</sub> +0.3	V
Vo	Output voltage		$V_{ss} = -0.3 \sim V_{cc} + 0.3$	V
Pd	Maximum power dissipation	T <sub>a</sub> = 25℃	1000	mW
Topr	Operating free-air temperature range		-40~85	ĉ
Tstg	Storage temperature range		-65~150	Ĉ

# **RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim 85$ °C, $V_{cc} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Beremeter		Limits		
	Parameter		Nom	Max	Unit
V <sub>cc</sub>	Supply voltage	4.5	5	5.5	v
Vss	Supply voltage		0		v
ViH	High-level input voltage	0.7×V <sub>cc</sub>		V <sub>cc</sub>	V
VIL	Low-level input voltage	V <sub>ss</sub>		0.3XV <sub>cc</sub>	V

## **ELECTRICAL CHARACTERISTICS** ( $\tau_a = -40 \sim 85^{\circ}$ , $v_{cc} = 5V \pm 10\%$ , unless otherwise noted)

Sumbol	Peremeter	Test and distance	Limits			11-14
Symbol	Falameter	rest conditions	Min	Тур	Max	Unik
Vol1	Low-level output voltage, ports 4~7	I <sub>OL</sub> = 5mA			0.45	v
V <sub>OL2</sub>	Low-level output voltage, port 7	$I_{OL} = 20 \text{mA}$			1	v
V <sub>OL3</sub>	Low-level output voltage, port 2	$I_{OL} = 0.6 \text{mA}$			0.45	V
V <sub>юн1</sub>	High-level output voltage, ports 4~7	$I_{OH} = -240 \mu A$	0.75XV <sub>CC</sub>			v
V <sub>OH2</sub>	High-level output voltage, port 2	$I_{OH} = -100 \mu A$	0.75XV <sub>CC</sub>	e i		v
1 <sub>11</sub>	Input leakage current, ports 4~7	$V_{SS} \leq Vin \leq V_{CC}$	-10		20	μA
ا <sub>ا2</sub>	Input leakage current port 2, CS, PROG	$V_{SS} \leq Vin \leq V_{CC}$	-10		10	μA
I <sub>CC1</sub>	Supply current(1)	$V_{CC} = 5.5V$ , $V_{IN} = V_{CC}$ or $V_{SS}$ PROG input pulse period = $5\mu$ s			2	mA
I <sub>CC2</sub>	Supply current(2)	$V_{CC} = 5.5V$ , $V_{IN} = V_{CC}$ or $V_{SS}$ PROG = $V_{CC}$			10	μÀ
lol	Sum of all I <sub>OL</sub> from 16 outputs	$I_{OL} = 5mA (V_{OL} = 0.45V)$ each pin			80	mA

#### Table 1 Instruction and address codes

Instruction code	P23	P22	Address code	P21	P20
Read	0	0	Port 4	0.	0
Write	0	1	Port 5	0	1
ORLD	1	0	Port 6	1	0
ANLD	- 1	1	Port 7	1	1







## INPUT/OUTPUT EXPANDER

## TIMING REQUIREMENTS ( $\tau_a = -40 \sim 85^{\circ}$ C, $v_{cc} = 5v \pm 10\%$ , $v_{ss} = 0V$ , unless otherwise noted)

O mark at	Besserator	Alternative		Limits			
Symbol	Parameter	symbol	lest conditions	Min	Тур	Max	Unit
tsu(INST-PR)	I(INST-PR) Instruction code setup time befor PROG		$C_L = 80 pF$	100			ns
th(PR-INST)	Instruction code hold time after PROG	t <sub>B</sub>	$C_L = 20 pF$	60			ns
tsu(DQ-PR)	Data setup time before PROG	t <sub>c</sub>	C <sub>L</sub> = 80pF	200			ns
th(PR-DQ)	Data hold time after PROG	t <sub>D</sub>	$C_L = 20 pF$	20			ns
t <sub>w(PR)</sub>	PROG pulse with	t <sub>K</sub>		700		1	ns
tsu(CS-PR)	Chip select setup time before PROG	t <sub>cs</sub>		50			ns
th(PR-CS)	Chip select hold time after PROG	t <sub>cs</sub>		50			ns
tsu(PORT-PR)	Port setup time before PROG	t <sub>iP</sub>		100			ns
th(PR-PORT)	Port hold time after PROG	tip		100			ns

## $\label{eq:stars} \textbf{SWITCHING} \quad \textbf{CHARACTERISTICS} \ (\textbf{T}_a = -40 \sim 85 \ \text{C}, \ \textbf{V}_{cc} = 5 \textbf{V} \pm 10\%, \ \textbf{V}_{ss} = 0 \textbf{V}, \ \textbf{unless otherwise noted})$

Symbol	Barameter	Alternative	Test conditions	Limits			11-14
	Parameter	symbol	Test conditions	Min	Тур	Max	Onic
ta(PR)	Data access time after PROG	t <sub>ACC</sub>	$C_L = 80 pF$	0		650	ns
tdv(PR)	Data valid time after PROG	t <sub>H</sub>	$C_L = 20 pF$	0		150	ns
t <sub>PHL(PR)</sub> t <sub>PLH(PR)</sub>	Output valid time after PROG	t <sub>PO</sub>	$C_L = 100 pF$			700	ns
t <sub>PZX(PR)</sub> t <sub>PXZ(PR)</sub>	Input/output switching time	_				800	ns



# M5M82C43P

**INPUT/OUTPUT EXPANDER** 



さんと思わったので、実験的に、特別できがなららいでも、い



# MITSUBISHI MICROCOMPUTERS M5M82C43P

## INPUT/OUTPUT EXPANDER

Example:

To use the 20mA sinking capability at port 7, find the effects on the sinking capabilities of the other I/O lines. Assume the M5M82C43P is driving loads as shown below:

3 lines: 20mA (V<sub>OL</sub> = 1.0V max, port 7 only)

4 lines:  $4mA (V_{OL} = 0.45V max)$ 

9 lines:  $1.6mA (V_{OL} = 0.45V max)$ 

- Is this within the allowable limit?
  - $\Sigma I_{OL} = (20\text{mA} \times 3) + (4\text{mA} \times 4) + (1.6\text{mA} \times 9) = 90.4\text{mA}$

From the curve it is seen that with respect to  $I_{OL} = 4mA$ ,  $I_{OL}$  is 93mA (point B) and that the above load of 90.4mA is within the limit of 93mA.

Note: The sinking current of port  $4 \sim 7$  must not exceed 30mA regardless of the value of V<sub>OL</sub>.



Fig.2 Expansion interface example



## M5M82C43P

## **INPUT/OUTPUT EXPANDER**



 $A \in \{0,1\}$ 

OUTPUT SINK CURRENT IOL(mA)





OUTPUT SINK CURRENT IOH(mA)







OUTPUT SINK CURRENT  $I_{OH}(mA)$ 





OUTPUT SINK CURRENT IoL(mA)

NORMALIZED SUPPLY CURRENT (I<sub>CC</sub>) VS. MCU OPERATING FREQUENCY







## DESCRIPTION

The M5L8155P is a 2K-bit RAM (256-word by 8-bit) fabricated with the Nchannel silicon-gate ED-MOS technology. This IC has 3 I/O ports and a 14-bit counter/timer which make it a good choice to extend the functions of an 8-bit microcomputer. It is incased in a 40-pin plastic DIL package and operates with a single 5V power supply.

## **FEATURES**

- Compatible with MELPS 85 devices
- Static RAM: 256 words by 8 bits
- Programmable 8-bit I/O port: 2
- Programmable 6-bit I/O port: 1
- Programmable counter/timer: 14 bits
- Multiplexed address/data bus
- Single 5V power supply
- Configuration and electrical characteristics

## APPLICATION

Extension of I/O ports and timer function for MELPS 85 and MELPS 8-48 devices

## **FUNCTION**

The M5L8155P is composed of RAM, I/O ports and counter/ timer. The RAM is a 2K-bit static RAM organized as 256 words by 8 bits. The I/O ports consist of 2 programmable 8bit ports and 1 programmable 6-bit port. The terminals of the 6-bit port can be programmed to function as control terminals for the 8-bit ports, so that the 8-bit ports can be operated in a handshake mode. The counter/timer is composed of 14



bits that can be used to count down (events or time) and it can generate square wave pulses that can be used for counting and timing.





4—39

## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

## OPERATION

## **Data Bus Buffer**

This 3-state bidirectional 8-bit buffer is used to transfer the data while input or output instructions are being executed by the CPU. Command and address information is also transferred through the data bus buffer.

#### Read/Write Control Logic

The read/write control logic controls the transfer of data by interpreting I/O control bus output signals ( $\overline{RD}$ ,  $\overline{WR}$ ,  $IO/\overline{M}$  and ALE) along with CPU signal ( $\overline{CE}$ ). RESET signal is also used to control the transfer of data and commands.

#### Bidirectional Address/Data Bus (AD<sub>0</sub>~AD<sub>7</sub>)

医感觉的 网络轮廓像像楼子轮接口袋 网络动力无力学

The bidirectional address/data bus is a 3-state 8-bit bus. The 8-bit address is latched in the internal latch by the falling edge of ALE. Then if  $IO/\overline{M}$  input signal is at high-level, the address of I/O port, counter/timer, or command register is selected. If it is at low-level, memory address is selected.

The 8-bit address data is transferred by read input  $(\overline{RD})$  or write input  $(\overline{WR})$ .

#### Chip Enable Input (CE)

When CE is at low-level, the address information on address/data bus is stored in the M5L8155P

#### Read Input (RD)

When  $\overline{RD}$  is at low-level the data bus buffer is active. If IO/ $\overline{M}$  input signal is at low-level, the contents of RAM are read through the address/data bus. If IO/ $\overline{M}$  input is at high-level, the selected contents of I/O port or counter/timer are read through the address/data bus.

#### Write Input (WR)

When  $\overline{WR}$  is at low-level, the data on the address/data bus are written into RAM if  $IO/\overline{M}$  is at low-level, or if  $IO/\overline{M}$  is at high-level they are written into I/O port, counter/timer or command register.

#### Address Latch Enable Input (ALE)

An address on the address/data bus along with the levels of CE and  $IO/\overline{M}$  are latched in the M5L8155P on the falling edge of ALE.

#### IO/Memory Input (IO/M)

When IO/M is at low-level, the RAM is selected, while at high-level the I/O port, counter/timer or command register are selected.

## I/O Port A (PA<sub>0</sub>~PA<sub>1</sub>)

Port A is an 8-bit general-purpose I/O port. Input/output setting is controlled by the system software.

#### I/O Port B (PB<sub>0</sub>~PB<sub>7</sub>)

Port B is an 8-bit general-purpose I/O port. Input/output setting is controlled by the system software.

#### I/O Port C (PC<sub>0</sub>~PC<sub>5</sub>)

Port C is a 6-bit I/O port that can also be used to output control signals of port A (PA) or port B (PB). The functions of port C are controlled by the system software. When port C is used to output control signals of ports A or B the assignment of the signals to the pins is as shown in Table 1.

#### Table 1 Pin assignment of control signals of port C

Pin		Function	14 A
PC <sub>5</sub>	B STB	(port B strobe)	· · ·
PC₄	BBF	(port B buffer full)	
PC <sub>3</sub>	BINTR	(port B interrupt)	
PC <sub>2</sub>	A STB	(port A strobe)	
PC1	A BF	(port A buffer full)	
PC <sub>0</sub>	A INTR	(port A interrupt)	
PC₅ PC₄ PC₃ PC₂ PC₁ PC₀	B STB B BF B INTR A STB A BF A INTR	(port B strobe) (port B buffer full) (port B interrupt) (port A strobe) (port A buffer full) (port A interrupt)	

#### **Timer Input (TIMER IN)**

The signal at this input terminal is used by the counter/timer for counting events or time. (3MHz max.)

#### Timer Output (TIMER OUT)

A square wave signal or pulse from the counter/timer is output through this pin when in the operation mode.

#### **Command Register (8 bits)**

The command register is an 8-bit latched register. The loworder 4 bits (bits  $0\sim3$ ) are used for controlling and determination of mode of the ports. Bits 4 and 5 are used as interrupt enable flags for ports A and B when port C is used as a control port. Bits 6 and 7 are used for controlling the counter/timer. The contents of the command register are rewritten by output instructions (address I/O XXXXX000).

Details of the functions of the individual bits of the command register are shown in Table 2.

#### Table 2 Bit functions of the command register

Bit	Symbol	1	Function
	DA	PORT A I/O FLAG	1: OUTPUT PORT A
	PA		0: INPUT PORT A
1	DD	PORT B I/O FLAG	1: OUTPUT PORT B
	PD		0: INPUT PORT B
2	PC.	PORT C FLAG	00: ALT1
-	FCI		11: ALT2
	BC.		01: ALT3
J .			10: ALT4
	IEA	PORT A INTERRUPT	1: ENABLE INTERRUPT
L"	IEA	ENABLE FLAG	0: DISABLE INTERRUPT
6		PORT B INTERRUPT	1: ENABLE INTERRUPT
- 5	1ED	ENABLE FLAG	0: DISABLE INTERRUPT
		COUNTER/TIMER CONTR	łol
6	TM1		
ľ		00: NO INFLUENCE ON (	COUNTER/TIMER OPERATION
		01: COUNTER/TIMER C	PERATION DISCONTINUED (IF
,	·	10: COUNTER/TIMER O	
			COUNTER/TIMER OPERATION
7	TM2	IS COMPLETED	Countern fimeli of Enclion
	1.	11: COUNTER/TIMER OF	PERATION STARTED



## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

the status register are transferred into the CPU by reading (INPUT instruction, address I/O XXXXX000). Details of the

functions of the individual bits of the status register are

#### Status Register (7 bits)

The status register is a 7-bit latched register. The loworder 5 bits (bits  $0\sim4$ ) are used as status flags for the I/O ports. Bit 6 is as a status flag for the counter/timer. The contents of



Bit	Symbol		Function
0	INTR A	PORT A INTERRUPT REQUEST	
1	A BF	PORT A BUFFER FULL FLAG	
2	INTE A	PORT A INTERRUPT ENABLE	
3	INTR B	PORT B INTERRUPT REQUEST	
4	B BF	PORT B BUFFER FULL FLAG	
5	INTE B	PORT B INTERRUPT ENABLE	
6	TIMER	COUNTER/TIMER INTERRUPT	(SET TO 1 WHEN THE FINAL LIMIT OF THE COUNTER/TIMER IS REACHED AND IS RESET TO 0 WHEN THE STATUS IS READ)
7	-	THIS BIT IS NOT USED	

#### I/O Ports

#### Command/status registers (8 bits/7 bits)

These registers are assigned address XXXXX000. When executing an OUTPUT instruction, the contents of the command register are rewritten. When executing an INPUT instruction the contents of the status register are read.

#### Port A Register (8 bits)

Port A Register is assigned address XXXXX001. This register can be programmed as an input or output by setting the appropriate bits of the command register as shown in Table 2.

Port A can be operated in basic or strobe mode and is assigned I/O terminal  $PA_0 \sim PA_7$ .

#### Port B Register (8 bits)

shown in Table 3.

Port B register is assigned address XXXXX010. As with Port A register, this register can be programmed as an input or output by setting the appropriate bits of the command register as shown in Table 2. Port B can be operated in basic or strobe mode and is assigned I/O terminals  $PB_0 \sim PB_7$ .

#### Port C Register (6 bits)

Port C register is assigned address XXXXX011. This port is used for controlling input/output operations of ports A and B by selectively setting bits 2 and 3 of the command register as shown in Table 2. Details of the functions of the various setting of bits 2 and 3 are shown in Table 4. Port C is assigned I/O terminals  $PC_0 \sim PC_5$  and when used as port control signals, the 3 low-order bits are assigned for port A while the 3 high-order bits are assigned for port B.

#### Table 4 Functions of port C

State Terminal	ALT 1	ALT 2	ALT 3	ALT 4
PC <sub>5</sub>	Input	Output	Output	B STB (port B strobe)
PC₄	Input	Output	Output	B BF (port buffer full)
PC₃	Input	Output	Output	B INTR (port B interrupt)
PC <sub>2</sub>	Inpuț	Output	A STB (port A strobe)	A STB (port A strobe)
PC1	Input	Output	A BF (port A buffer full)	A BF (port A buffer full)
PC <sub>0</sub>	<ul> <li>Input</li> </ul>	Output	A INTR (port A interrupt)	A INTR (port A interrupt)



## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

## **Configuration of ports**

Balance i di stan an

合体性学习的运行自动的高级 网络含的银行等静的

A block diagram of 1 bit of ports A and B is shown in Fig. 1. While port A or B is programmed as an output port, if the port is addressed by an input instruction, the contents of the selected port can be read. When a port is put in input mode, the output latch is cleared and writing into the output latch is disabled. Therefore when a port is changed to output mode from input mode, low-level signals are output through the port. When a reset signal is applied, all 3 ports (PA, PB, and PC) will be input ports and their output latches are cleared. Port C has the same configuration as ports A and B in modes ALT1 and ALT2.





Table	5	Basic	functions	of	1/0	ports
-------	---	-------	-----------	----	-----	-------

Address	RD	WR	Function
~~~~~	0	1	AD bus ← status register
******	1	0	Command register ← AD bus
VVVVV001	0	1	AD bus ← port A
XXXXXUUI	1	0	Port A - AD bus
	0	1.	AD bus ← port B
XXXXX010	1	0	Port B ← AD bus
	0	1	AD bus ← port C
XXXXXVII	1	0	Port C - AD bus

Table	6	Port	control	signal	levels	at	ALT3	and	ALT4
-------	---	------	---------	--------	--------	----	------	-----	------

Control Signal	Output mode	Input mode
STB	Input	Input
BF	"Ľ"	"L"
INTR	"H"	"L"

The basic functions of the I/O ports are shown in Table 5. The control signal levels to ports A and B, when port C is programmed as a control port, are shown in Table 6.

#### **Counter/Timer**

The counter/timer is a 14-bit counting register plus 2 mode flags. The register has two sections: address I/O XXXXX100 is assigned to the low-order 8 bits and address I/O XXXXX101 is assigned to the high-order 8 bits. The low-order bits  $0\sim13$  are used for counting or timing. The counter is initialized by the program and then counted down to zero. The initial setting can range from  $2_{16}$  to  $3FFF_{16}$ . Bits 14 and 15 are used as mode flags.

The mode flags select 1 of 4 modes with functions as follow:

Mode 0: Outputs high-level signal during the former half of the counter operation

Outputs low-level signal during the latter half of the counter operation



## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

## Table 7 Format of counter/timer

	Bit Number								Function		
Address	7	6	5	4	3	2	1	0	Function		
<b>XXXXX</b> 100	<b>T</b> 7	Т6	T <sub>5</sub>	T₄	Тз	T <sub>2</sub>	Тı	то	THE LOW-ORDER 8 BITS OF THE COUNTER REGISTER		
XXXXX101	M2	M	Т13	T12	Т11	T10	T9	т <sub>в</sub>	M1,M2: TIMER MODE THE HIGH-ORDER 6 BITS OF THE COUNTER REGISTER		

#### Table 8 Timer mode

M <sub>2</sub>	<b>M</b> 1	Timer operation	
0	0	Outputs high-level signal during the former half of the could outputs low-level signal during the latter half of the could outputs low-level signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signal during the latter half of the could output signa	ounter operation Inter operation (mode 0)
0	1	Outputs square wave signals in mode 0	(mode 1)
1	0	Outputs a low-level pulse during the final c	ount dowm (mode 2)
1	1	Outputs a low-level pulse during each final	count down (mode 3)

## **ABSOLUTE MAXIMUM RATINGS**

Mode 1: Outputs square wave signals as in mode 0

- Mode 2: Outputs a low-level pulse during the final count down
- Mode 3: Outputs a low-level pulse during each final count down

Starting and stopping the counter/timer is controlled by bits 6 and 7 of the command register (see Table 2 for details). The format and timer modes of the counter/timer register are shown in Table 7 and Table 8.

The counter/timer is not influenced by a reset, but counting is discontinued. To resume counting, a start command must be written into the command register as shown in Table 2. While operating 2n+1 count down in mode 0, a high-level signal is output during the n+1 counting and a low-level signal is output during the n counting.

Symbol	Parameter	Conditions	Limits	Unit
V <sub>cc</sub>	Supply voltage		-0.5~7	v
V,	Input voltage	With respect to V <sub>SS</sub>	-0.5~7	· v
Vo	Output voltage		-0.5~7	v
Pd	Maximum power dissipation	T <sub>a</sub> =25°C	1.5	w
т <sub>орг</sub>	Operating free-air temperature range		0~70	Ĉ
⊤ <sub>stg</sub>	Storage temperature range		-65~150	ΰ

## **RECOMMENDED OPERATING CONDITIONS** (Ta=0~70°C, unless otherwise noted)

Cumbinal.	Deve er et er		Limits				
Symbol	Parameter	Min	Nom	Max	Unit		
V <sub>cc</sub>	Supply voltage	4. 75	5	5.25	v		
Vss	Power-supply voltage		0		v		
VIL	Low-level input voltage	-0.5		0.8	V		
V <sub>IH</sub>	High-level input voltage	2		$V_{cc}$ +0.5	v		

## **ELECTRICAL CHARACTERISTICS** ( $T_a=0\sim70$ °C, $V_{cc}=5V\pm5\%$ , unless otherwise noted)

Symbol	Parameter	Test senditions		Linit			
Symbol	Farameter	Test conditions	Min	Тур	Max	Unit	
V <sub>он</sub>	High-level output voltage	V <sub>SS</sub> =0V, I <sub>OH</sub> =-400µA	2.4			V	
VOL	Low-level output voltage	V <sub>SS</sub> =0V, I <sub>OL</sub> =2mA			0.45	v	
li –	Input leak current	V <sub>SS</sub> =0V,V <sub>I</sub> =0~V <sub>CC</sub>	-10		10	μA	
II(CE)	Input leak current, CE pin	V <sub>SS</sub> =0V, V <sub>I</sub> =0~V <sub>CC</sub>	-100		100	μA	
l <sub>oz</sub>	Output floating leak current	V <sub>SS</sub> =0V, V <sub>I</sub> =0.45~V <sub>CC</sub>	-10		10	μA	
Ci	Input capacitance	$V_{1L}=0V$ , f=1MHz, 25mVrms, Ta=25°C			10	pF	
Ci/o	Input/output terminal capacitance	V <sub>i/OL</sub> =0V, f=1MHz, 25mVrms, T <sub>a</sub> =25℃			20	pF	
I <sub>cc</sub>	Supply current from V <sub>CC</sub>	V <sub>SS</sub> =0V			180	mA	

Note 1 : Current flowing into an IC is positive, out is negative.



## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

	Parameter	Altornativo	T	1	Limite		
Symbol		symbol	Test conditions	Min	Тур	Max	Unit
t <sub>su(A-L)</sub>	Address setup time before latch	t <sub>AL</sub>		50			ns
th(L-A)	Address hold time after latch	t <sub>LA</sub>	· · · · · ·	80			ns
th(L-RWH)	Read/write hold time after latch	t <sub>LC</sub>		100			ns
t <sub>w(L)</sub>	Latch pulse width	tLL		- 100			ns
th(RW-L)	Latch hold time after read/write	t <sub>CL</sub>		20			ns
	Read/write low-level pulse width	t <sub>cc</sub>		250			ns
t <sub>su(D-w)</sub>	Data setup time before write	t <sub>DW</sub>		150			ns
th(w-D)	Data hold time after write	t <sub>wD</sub>		0			ns
t <sub>w(RWH)</sub>	Read/write high-level pulse width	t <sub>RV</sub>		300			ns
tsu(P-R)	Port setup time before read	t <sub>PR</sub>		70			ns
th(R-P)	Port hold time after read	t <sub>RP</sub>	······································	50			ns
t <sub>w(STB)</sub>	Strobe pulse width	t <sub>ss</sub>		200			ns
tsu(P-STB)	Port setup time before strobe	t <sub>PSS</sub>		50			ns
th(STB-P)	Port hold time after strobe	t <sub>PHS</sub>		120			ns
t <sub>w(¢н)</sub>	Timer input high-level pulse width	t <sub>2</sub>		120			ns
tw(≠L)	Timer input low-level pulse width	t <sub>1</sub>		80			ns
t <sub>c(∮)</sub>	Timer input cycle time	tcyc		320			ns
t <sub>r(∳)</sub>	Timer input rise time	tr				30	ns
tf(≠)	Timer input fall time	tf				30	ns

#### TIMING REQUIREMENTS ( $T_a=0~70^{\circ}C$ , $V_{cc}=5V\pm5\%$ , unless otherwise noted)

医乳液的 网络哈拉哈拉拉哈拉 机带建筑机工作机

## SWITCHING CHARACTERISTICS (Ta=0~70°C, $V_{cc}$ =5V±5%, unless otherwise noted.)

	<b>D</b>	Alternative	<b>T</b> 4		Limits		11-14
Symbol	Parameter	symbol	lest conditions	Min	Тур	Мах	Unit
t <sub>PXV(R-DQ)</sub>	Propagation time from read to data output	t <sub>RD</sub>				170	ns
t <sub>PZX(A-DQ)</sub>	Propagation time from address to data output	t <sub>AD</sub>				400	ns
t <sub>PVZ(R-DQ)</sub>	Propagation time from read to data floating (Note 2)	t <sub>RDF</sub>				100	ns
t <sub>PHL(W-P)</sub>		twe	and the second s			400	
t <sub>PLH(W-P)</sub>	Propagation time from write to data output	twp				400	ns
t <sub>PLH(STB-BF)</sub>	Propagation time from strobe to BF flag	t <sub>SBF</sub>				400	ns
t <sub>PHL(R-BF)</sub>	Propagation time from read to BF flag	t <sub>RBE</sub>				400	ns
tplh(stb-intr)	Propagation time from strobe to interrupt	t <sub>SI</sub>				400	ns
	Propagation time from read to interrupt	t <sub>RDI</sub>				400	ns
t <sub>PHL(STB-BF)</sub>	Propagation time from strobe to BF flag	t <sub>SBE</sub>		1		400	ns
t <sub>PLH(W-BF)</sub>	Propagation time from write to BF flag	twar				400	nş
t <sub>PHL(W-INTR)</sub>	Propagation time from write to interrupt	t <sub>wi</sub>				400	ns
tphl(#-OUT)		t⊤∟				400	
tpin(#-out)	Propagation time from timer input to timer output	t <sub>TH</sub>		· .		400	ns
t <sub>PZX(R-DQ)</sub>	propagation time from read to data enable	t <sub>RDE</sub>		10			ns

Note 1 : Measurement conditions C=150pF 2 : Measurement conditions of note 1 are not applied.



## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER



TIMING DIAGRAM (reference level, high-level=2V, low-level=0.8V)

## Basic output

Basic input

.





4-45

## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER



的复数形式 医静脉性脉管 医单位的变形



# M5L8156P

#### 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

## DESCRIPTION

The M5L8156P is a 2K-bit RAM (256-word by 8-bit) fabricated with the N-channel silicon-gate ED-MOS technology. This IC has 3 I/O ports and a 14-bit counter/timer which make it a good choice to extend the functions of an 8-bit microcomputer. It is incased in a 40-pin plastic DIL package and operates with a single 5V power supply.

## **FEATURES**

- Compatible with MELPS 85 devices
- Static RAM: 256 words by 8 bits
- Programmable 8-bit I/O port: 2
- Programmable 6-bit I/O port: 1
- Programmable counter/timer: 14 bits
- Multiplexed address/data bus
- Single 5V power supply
- Configuration and electrical characteristics

## APPLICATION

Extension of I/O ports and timer function for MELPS 85 and MELPS 8-48 devices

#### FUNCTION

The M5L8156P is composed of RAM, I/O ports and counter/ timer. The RAM is a 2K-bit static RAM organized as 256 words by 8 bits. The I/O ports consist of 2 programmable 8bit ports and 1 programmable 6-bit port. The terminals of the 6-bit port can be programmed to function as control terminals for the 8-bit ports, so that the 8-bit ports can be operated in a handshake mode. The counter/timer is composed of 14



bits that can be used to count down (events or time) and it can generate square wave pulses that can be used for counting and timing.





#### 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

## OPERATION

## Data Bus Buffer

This 3-state bidirectional 8-bit buffer is used to transfer the data while input or output instructions are being executed by the CPU. Command and address information is also transferred through the data bus buffer.

#### **Read/Write Control Logic**

The read/write control logic controls the transfer of data by interpreting I/O control bus output signals ( $\overline{RD}$ ,  $\overline{WR}$ , IO/M and ALE) along with CPU signal ( $\overline{CE}$ ). RESET signal is also used to control the transfer of data and commands.

#### Bidirectional Address/Data Bus (AD<sub>0</sub>~AD<sub>7</sub>)

The bidirectional address/data bus is a 3-state 8-bit bus. The 8-bit address is latched in the internal latch by the falling edge of ALE. Then if  $IO/\overline{M}$  input signal is at high-level, the address of I/O port, counter/timer, or command register is selected. If it is at low-level, memory address is selected.

The 8-bit address data is transferred by read input  $(\overline{RD})$  or write input  $(\overline{WR})$ .

#### Chip Enable Input (CE)

When CE is at high-level, the address information on address/data bus is stored in the M5L8156P

#### Read input (RD)

When RD is at low-level the data bus buffer is active. If  $IO/\overline{M}$  input signal is at low-level, the contents of RAM are read through the address/data bus. If  $IO/\overline{M}$  input is at high-level, the selected contents of I/O port or counter/timer are read through the address/data bus.

#### Write Input (WR)

When  $\overline{XR}$  is at low-level, the data on the address/data bus are written into RAM if IO/ $\overline{M}$  is at low-level, or if IO/ $\overline{M}$  is at high-level they are written into I/O port, counter/timer or command register.

#### Address Latch Enable Input (ALE)

An address on the address/data bus along with the levels of CE and  $IO/\overline{M}$  are latched in the M5L8156P on the falling edge of ALE.

#### IO/Memory Input (IO/M)

When IO/M is at low-level, the RAM is selected, while at high-level the I/O port, counter/timer or command register are selected.

#### I/O Port A (PA<sub>0</sub>~PA<sub>1</sub>)

Port A is an 8-bit general-purpose I/O port. Input/output setting is controlled by the system software.

## I/O Port B (PB<sub>0</sub>~PB<sub>7</sub>)

Port B is an 8-bit general-purpose I/O port. Input/output setting is controlled by the system software.

#### I/O Port C (PC<sub>0</sub>~PC<sub>5</sub>)

Port C is a 6-bit I/O port that can also be used to output control signals of port A (PA) or port B (PB). The functions of port C are controlled by the system software. When port C is used to output control signals of ports A or B the assignment of the signals to the pins is as shown in Table 1.

#### Table 1 Pin assignment of control signals of port C

Pin	-	Function	11
PC <sub>5</sub>	B STB	(port B strobe)	
PC <sub>4</sub>	B BF	(port B buffer full)	
PC <sub>3</sub>	<b>B</b> INTR	(port B interrupt)	
PC <sub>2</sub>	A STB	(port A strobe)	
PC <sub>1</sub>	A BF	(port A buffer full)	
PC <sub>0</sub>	A INTR	(port A interrupt)	

#### Timer Input (TIMER IN)

The signal at this input terminal is used by the counter/timer for counting events or time. (3MHz max.)

#### Timer Output (TIMER OUT)

A square wave signal or pulse from the counter/timer is output through this pin when in the operation mode.

#### **Command Register (8 bits)**

The command register is an 8-bit latched register. The loworder 4 bits (bits  $0\sim3$ ) are used for controlling and determination of the mode of the ports. Bits 4 and 5 are used as interrupt enable flags for ports A and B when port C is used as a control port. Bits 6 and 7 are used for controlling the counter/timer. The contents of the command register are rewritten by output instructions (address I/O XXXX000).

Details of the functions of the individual bits of the command register are shown in Table 2.

#### Table 2 Bit functions of the command register

Bit	Symbol		Function				
0	PA	PORT A I/O FLAG	1: OUTPUT PORT A 0: INPUT PORT A				
1	РВ	PORT B I/O FLAG	1: OUTPUT PORT B 0: INPUT PORT B				
2	PC <sub>1</sub>	PORT C FLAG	00: ALT1 11: ALT2				
3	PC <sub>2</sub>		01: ALT3 10: ALT4				
4	IEA	PORT A INTERRUPT ENABLE FLAG	1: ENABLE INTERRUPT 0: DISABLE INTERRUPT				
<sup>1</sup> 5	ΪEB	PORT B INTERRUPT ENABLE FLAG	1: ENABLE INTERRUPT 0: DISABLE INTERRUPT				
6	тм1	COUNTER/TIMER CONTROL 00: NO INFLUENCE ON COUNTER/TIMER OPERATION 01: COUNTER/TIMER OPERATION DISCONTINUED (IF					
7	тм2	NOT ALREADY STOPPED) 10: COUNTER/TIMER OPERATION DISCONTINUED AF- TER THE CURRENT COUNTER/TIMER OPERATION IS COMPLETED 11: COUNTER/TIMER OPERATION STARTED					



## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

#### Status Register (7 bits)

The status register is a 7-bit latched register. The loworder 5 bits (bits  $0\sim4$ ) are used as status flags for the I/O ports. Bit 6 is as a status flag for the counter/timer. The contents of

the status register are transferred into the CPU by reading (INPUT instruction, address I/O XXXXX000). Details of the functions of the individual bits of the status register are shown in Table 3.

#### Table 3 Bit functions of the status register

Bit	Symbol		Function
0	INTR A	PORT A INTERRUPT REQUEST	
1	A BF	PORT A BUFFER FULL FLAG	
2	INTE A	PORT A INTERRUPT ENABLE	
3	INTR B	PORT B INTERRUPT REQUEST	
4	B BF	PORT B BUFFER FULL FLAG	
5	INTE B	PORT B INTERRUPT ENABLE	,
6	TIMER	COUNTER/TIMER INTERRUPT	(SET TO 1 WHEN THE FINAL LIMIT OF THE COUNTER/TIMER IS REACHED AND IS RESET TO 0 WHEN THE STATUS IS READ)
7		THIS BIT IS NOT USED	

## I/O Ports

#### Command/status registers (8 bits/7 bits)

These registers are assigned address XXXXX000. When executing an OUTPUT instruction, the contents of the command register are rewritten. When executing an INPUT instruction the contents of the status register are read.

#### Port A Register (8 bits)

Port A Register is assigned address XXXX001. This register can be programmed as an input or output by setting the appropriate bits of the command register as shown in Table 2.

Port A can be operated in basic or strobe made and is assigned I/O terminal  $PA_0 \sim PA_7$ .

#### Port B Register (8 bits)

Port B register is assigned address XXXXX010. As with Port A register, this register can be programmed as an input or output by setting the appropriate bits of the command register as shown in Table 2. Port B can be operated in basic or strobe mode and is assigned I/O terminals  $PB_0 \sim PB_7$ .

#### Port C Register (6 bits)

Port C register is assigned address XXXXX011. This port is used for controlling input/output operations of ports A and B by selectively setting bits 2 and 3 of the command register as shown in Table 2. Details of the functions of the various setting of bits 2 and 3 are shown in Table 4. Port C is assigned I/O terminals  $PC_0 \sim PC_5$  and when used as port control signals, the 3 low-order bits are assigned for port A while the 3 high-order bits are assigned for port B.

#### Table 4 Functions of port C

State Terminal	ALT 1	ALT 2	ALT 3	ALT 4
PC <sub>5</sub>	Input	Output	Output	B STB (port B strobe)
PC <sub>4</sub>	Input	Output	Output	B BF (port buffer full)
PC <sub>3</sub>	Input	Output	Output	B INTR (port B interrupt)
PC <sub>2</sub>	Input	Output	A STB (port A strobe)	A STB (port A strobe)
PC1	Input	Output	A BF (port A buffer full)	A BF (port A buffer full)
PC <sub>0</sub>	Input	Output	A INTR (port A interrupt)	A INTR (port A interrupt)



## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

## Configuration of ports

A block diagram of 1 bit of ports A and B is shown in Fig. 1. While port A or B is programmed as an output port, if the port is addressed by an input instruction, the contents of the selected port can be read. When a port is put in input mode, the output latch is cleared and writing into the output latch is

Girah S.

disabled. Therefore when a port is changed to output mode from input mode, low-level signals are output through the port. When a reset signal is applied, all 3 ports (PA, PB, and PC) will be input ports and their output latches are cleared. Port C has the same configuration as ports A and B in modes ALT1 and ALT2.





Table	5	Basic	functions	of	I/O	ports
-------	---	-------	-----------	----	-----	-------

Address	RD	WR	Function
	0	1	AD bus ← status register
XXXXX000	1	0	Command register - AD bus
<b>XXXXX</b> 001	0	1	AD bus ← port A
	1	0	Port A ← AD bus
NANA/010	0	1	AD bus ← port B
<b>XXXXX01</b> 0 =	1	0	Port B ← AD bus
	0	1.	AD bus ← port C
XXXXX011	1	0	Port C - AD bus

Table 6	6 Port	control	signal	levels	at	ALT3	and	ALT4	
---------	--------	---------	--------	--------	----	------	-----	------	--

Control Signal	Output mode	Input mode
STB	Input	Input
BF	"L"	"L"
INTR	"H"	"L"

The basic functions of the I/O ports are shown in Table 5. The control signal levels to ports A and B, when port C is programmed as a control port, are shown in Table 6.

#### Counter/Timer

The counter/timer is a 14-bit counting register plus 2 mode flags. The register has two sections: address I/O XXXXX100 is assigned to the low-order 8 bits and address I/O XXXXX101 is assigned to the high-order 8 bits. The low-order bits  $0\sim13$  are used for counting or timing. The counter is initialized by the program and then counted down to zero. The initial setting can range from  $2_{16}$  to  $3FF_{16}$ . Bits 14 and 15 are used as mode flags.

The mode flags select 1 of 4 modes with functions as follow:

Mode 0: Outputs high-level signal during the former half of the counter operation Outputs low-level signal during the latter half of the counter operation



## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

#### Table 7 Format of counter/timer

Address			В	t N	umb	er		<b>F</b>	
Address	7	6	5	4	3	2	1	0	Function
XXXXX100	Т7	Т6	<b>T</b> 5	T4	Тз	T2	тι	то	THE LOW-ORDER 8 BITS OF THE COUNTER REGISTER
XXXXX101	M2	Мı	<b>T</b> 13	T <sub>12</sub>	<b>T</b> 11	<b>T</b> 10	T9	T <sub>8</sub>	$\begin{array}{c} \text{M1,M2: TIMER MODE} \\ \text{T}_{8}{\sim}\text{T}_{13}: \\ \text{OF THE HIGH-ORDER 6 BITS} \\ \text{OF THE COUNTER REGISTER} \end{array}$

#### Table 8 Timer mode

M <sub>2</sub>	Mı	Timer operation
0	0	Outputs high-level signal during the former half of the counter operation Outputs low-level signal during the latter half of the counter operation (mode 0
0	1	Outputs square wave signals as in mode 0 (mode 1
1	0	Outputs a low-level pulse during the final count dowm (mode 2
1	1	Outputs a low-level pulse during each final count down (mode 3

## **ABSOLUTE MAXIMUM RATINGS**

Mode 1: Outputs square wave signals as in mode 0

- Mode 2: Outputs a low-level pulse during the final count down
- Mode 3: Outputs a low-level pulse during each final count down

Starting and stopping the counter/timer is controlled by bits 6 and 7 of the command register (see Table 2 for details). The format and timer modes of the counter/timer register are shown in Table 7 and Table 8.

The counter/timer is not influenced by a reset, but counting is discontinued. To resume counting, a start command must be written into the command register as shown in Table 2. While operating 2n+1 count down in mode 0, a high-level signal is output during the n+1 counting and a low-level signal is output during the n counting.

Symbol	Parameter	Conditions	Limits	Unit
V <sub>cc</sub>	Supply voltage		-0.5~7	v
V,	Input voltage	With respect to V <sub>SS</sub>	-0.5~7	V
Vo	Output voltage		-0.5~7	v
Pd	Maximum power dissipation	T <sub>a</sub> =25℃	1.5	w
Topr	Operating free-air temperature range		0~70	°C'
T <sub>stg</sub>	Storage temperature range		-65~150	ĉ

## **RECOMMENDED OPERATING CONDITIONS** $(T_a=0~70$ °C, unless otherwise noted)

Cumbal			11-14		
Symbol	Parameter	Min	Nom	Max	onit
V <sub>cc</sub>	Supply voltage	4.75	5	5.25	v
Vss	Power-supply voltage		0		v
VIL	Low-level input voltage	-0.5		0.8	v
V <sub>IH</sub>	High-level input voltage	2		V <sub>cc</sub> +0.5	v

## **ELECTRICAL CHARACTERISTICS** ( $T_a=0\sim70$ °C, $V_{cc}=5V+5\%$ , unless otherwise noted)

Symbol	Parameter	Test and distant	Limits			11-14
		lest conditions	Min	Тур	Max	Unit
V <sub>он</sub>	High-level output voltage	V <sub>SS</sub> =0V, I <sub>OH</sub> =-400µA	2.4			v
V <sub>oL</sub>	Low-level output voltage	V <sub>SS</sub> =0V, I <sub>OL</sub> =2mA			0.45	v
- Ii	Input leak current	V <sub>ss</sub> =0V,V <sub>I</sub> =0~V <sub>CC</sub>	-10		10	μA
II(CE)	Input leak current, CE pin	$v_{ss}=0v, v_{l}=0\sim v_{cc}$	-100		100	μA
loz	Output floating leak current	V <sub>SS</sub> =0V, V <sub>I</sub> =0. 45~V <sub>CC</sub>	-10		10	μA
Ci	Input capacitance	V <sub>IL</sub> =0V, f=1MHz, 25mVrms, T <sub>a</sub> =25°C			10	pF
Ci/o	Input/output terminal capacitance	V <sub>I/OL</sub> =0V, f=1MHz, 25mVrms, T <sub>a</sub> =25°C			20	pF
Icc	Supply current from V <sub>CC</sub>	V <sub>SS</sub> =0V			180	mA

Note 1 : Current flowing into an IC is positive, out is negative.



## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

Symbol	Parameter	Alternative	Alternative symbol	Limits			
		symbol		Min	Тур	Мах	Unit
tsu(A-L)	Address setup time before latch	t <sub>AL</sub>		50	· •		ns
th(L-A)	Address hold time after latch	tLA		80			ns
th(L-RWH)	Read/write hold time after latch	t <sub>LC</sub>		100			ns
t <sub>w(L)</sub>	Latch pulse width	tui		100			ns
th(RW-L)	Latch hold time after read/write	t <sub>CL</sub>		20			ns
t <sub>w(RWL)</sub>	Read/write low-level pulse width	t <sub>cc</sub>		250			ns
tsu(D-W)	Data setup time before write	t <sub>DW</sub>		150			ns
th(w-D)	Data hold time after write	t <sub>wp</sub>		0			ns
t <sub>w(RWH)</sub>	Read/write high-level pulse width	t <sub>RV</sub>		300			ns
t <sub>SU(P-R)</sub>	Port setup time before read	t <sub>PR</sub>	· · · · · · · · · · · · · · · · · · ·	70			ns
th(R-P)	Port hold time after read	t <sub>RP</sub>		50			ns
t <sub>w(stb)</sub>	Strobe pulse width	t <sub>ss</sub>		200			ns
tsu(P-STB)	Port setup time before strobe	t <sub>PSS</sub>		50			ns
th(STB-P)	Port hold time after strobe	t <sub>PHS</sub>		120			ns
t <sub>w(∳н)</sub>	Timer input high-level pulse width	t <sub>2</sub>		120			ns
tw(≠L)	Timer input low-level pulse width	t <sub>1</sub>		· / 80			ns
t <sub>C(∮)</sub>	Timer input cycle time	tcrc		320			ns
t <sub>r(¢)</sub>	Timer input rise time	tr				30	ns
t <sub>f</sub> (≠)	Timer input fall time	tr				30	ns

## TIMING REQUIREMENTS ( $T_a=0~70$ °C, $V_{cc}=5V\pm5\%$ , unless otherwise noted)

## SWITCHING CHARACTERISTICS (Ta=0~70°C , $V_{cc}$ =5V±5% , unless otherwise noted.)

Symbol	Parameter	Alternative	Test conditions	Limits			
		symbol		Min	Тур	Max	Unit
t <sub>PXV(R-DQ)</sub>	Propagation time from read to data output	t <sub>RD</sub>				170	ns
t <sub>PZX(A-DQ)</sub>	Propagation time from address to data output	t <sub>AD</sub>				400	ns
t <sub>PVZ(R-DQ)</sub>	Propagation time from read to data floating (Note 7)	t <sub>RDF</sub>				100	ns
t <sub>PHL(W-P)</sub>		t <sub>WP</sub>					1
t <sub>PLH(W-P)</sub>	Propagation time from write to data output	t <sub>wP</sub>				400	ns
t <sub>PLH(STB-BF)</sub>	Propagation time from strobe to BF flag	t <sub>SBF</sub>				400	ns
t <sub>PHL(R-BF)</sub>	Propagation time from read to BF flag	t <sub>RBE</sub>	······			400	ns
tplh(stb-intr)	Propagation time from strobe to interrupt	t <sub>si</sub>				400	ns.
	Propagation time from read to interrupt	t <sub>RDI</sub>				400	ns
t <sub>PHL(STB-BF)</sub>	Propagation time from strobe to BF flag	t <sub>SBE</sub>				400	ns
t <sub>PLH(W-BF)</sub>	Propagation time from write to BF flag	t <sub>wBF</sub>				400	ns
	Propagation time from write to interrupt	t <sub>wi</sub>				400	ns
t <sub>PHL</sub> ( ≠-OUT)		t <sub>TL</sub>					
t <sub>PLH</sub> (∮-OUT)	Propagation time from timer input to timer output	t <sub>TH</sub>				400	ns
t <sub>PZX(R-DQ)</sub>	propagation time from read to data enable	t <sub>RDE</sub>		10			ns

Note 1 : Measurement conditions C=150pF 2 : Measurement conditions of note 6 are not applied.



÷Ž

# M5L8156P

## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER



TIMING DIAGRAM (reference level, high-level=2V, low-level=0.8V)

## Basic output

**Basic** input





## M5L8156P

# 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER





# MICROCOMPUTER SUPPORT SYSTEMS

5

## **DEBUGGING MACHINE**

#### DESCRIPTION

The PC4000 is a debugging machine for use with single-chip microcomputers. It is intended for use as a general purpose debugging machine for support of single-chip micro-computer hardware and software.

## FEATURES

- Usable for RAM-based program debugging
- Connectable to the user system via a DIL socket or connector
- Built-in EPROM (2716, 2732) writer function
- Uses serial data transfer for two-way data transfer with the host machine (e.g. PC9000 cross assembler machine)
- Usable with a variety of single-chip microcomputers by simply replacing a single board
- Print out of internal memory contents is possible by means of an external printer
- Easy-to-carry-about in its compact case, provided with an angle stand

## APPLICATIONS

Hardware and software development and program debugging for single-chip microcomputer systems.

## CONFIGURATION

The PC4000, as shown in the block diagram, consists of the following hardware elements.

- (1) M5L8085AP monitor CPU
- (2) Serial data input/output interface circuit
- (3) EPROM writer circuit
- (4) Program RAM (10 bits x 4K)
- (5) Keyboard and LED display circuits
- (6) Power supply

The PC4000 is used in conjunction with a dedicated board which allows interface of the PC4000 with the object microcomputer under development. The dedicated board insertion access window is located on the right side of the PC4000. In addition, each dedicated board stores the control program for the monitor CPU. Therefore, when the microcomputer type is changed, the PC4000 can be modified to suit the new type by merely changing the single dedicated board.





## **DEBUGGING MACHINE**

## FUNCTIONAL DESCRIPTION

Object programs developed on such devices as the PC9000 cross assembler machine are sent to the PC4000 via the serial input/output interface. The serial data transmission rate can be selected from 1200bps to 9600bps and the interface is a 20mA current loop type. The transmission format is Intel-compatible hexadecimal.

The data in the program memory is executed by the evaluation CPU on the dedicated board. In addition, this

memory contents can be written into 2716 or 2732 EPROM devices or data can be read out of such devices via a 24-pin DIL socket.

The keyboard consists of 12 function keys and 16 numerical keys as well as a single entry key. The LED display is an 8-digit display of 7-segment LED elements used to display data for reference while processing is performed.





# PC4000

## **DEBUGGING MACHINE**

# **KEY FUNCTIONS (BASIC FUNCTIONS ONLY)**

Symbol	Name	Function
SEND	Data transmit key	Converts program memory data to serial data and transmits to an external device
RCV	/ Data receive key	Receives serial data and writes this data into program memory
PROG	(EPROM) Program key	Writes program memory data into the EPROM inserted in the socket
LOAD	(EPROM) Load key	Sends data from the EPROM inserted in the socket to program memory
PRT	Print key	Data transmit to the optional printer
EXM P	Examine program memory key	Verification/correction of program memory contents
EXM R	Examine register key	Verification/correction of register contents
EXM M	Examine memory key	Verification/correction of RAM contents
RES	Reset key	Reset of program counter
RUN	Run (execute) key	Re-start of program execution at the specified address (real time)
BRK	Break point set key	Sets the break point address
STEP	Single step key	Excutes the program one step at a time
0~F	Numerical keys	Used for input of address and data
ENT	Entry key	Effectively enters input numerical data

## SPECIFICATIONS

ltem	Specification
Method ,	The system is used with a dedicated board which includes the evaluation chip to perform in-circuit emulation
Applicable microcomputers	M58840-XXXP M58494-XXXP M58496-XXXP M5L8048-XXXP M5L8049-XXXP and all other Mitsubishi single-chip microcomputers
Program RAM	Built-in, 4K x 10 bits (250ns access time)
Control CPU	M5L8085AP
Built-in EPROM writer circuit	Usable with 2716 or 2732 devices
Display	7-segment LED, 8 digits
Input	Key switches: Commands: 12 keys Numerical: 16 keys Entry: 1 key
Interface	<ol> <li>20mA current loop serial input/output interface 4800bps, full deplex, one line (Selectable from 1200 to 9600bps)</li> <li>Centronix-compatible parallel interface, one line</li> </ol>
Monitor function	Monitor programs for the appropriate object microcomputers are written into the two M5L2732K devices mounted on the dedicated board. Basic Functions • Transfer of RAM data with an external system • Read and write of EPROM data • Verification/correction of the built-in program memory (RAM) contents • Execution and halt at any arbitrary program address • Single-step execution of programs • Verification/correction of internal registers, memory, flars
User system connection	Input/output connections to the dedicated board by means of a cable
Dimensions	364  imes 257  imes 85 mm (excluding handle and key switch tops)
Power supply	AC 100V 100VA
Operating temperature	5~40°C
Storage temperature	-20~60°C



5

# PC4000

## **DEBUGGING MACHINE**





## **CROSS ASSEMBLER MACHINE**

#### DESCRIPTION

The PC9000 is a cross assembler machine. It is capable of converting programs for the Mitsubishi single-chip microcomputers written in assembler language to machine language. In addition, it can perform such debugging functions as disassembly and act as an EPROM writer.

## **FEATURES**

- Input of the source program from the keyboard
- An efficient screen editor allows editing of source programs
- Program dump and load to the mini-floppy disk
- Object data write/read for 2708, 2716 and 2732 EPROM devices
- Listing using a Centronix-compatible printer is possible
- Data transmission is possible to the PC4000 debugging machine
- Usable with all types of Mitsubishi single-chip microcomputers
- Compact, desk-top design

## APPLICATION

Software development support for Mitsubishi single-chip microcomputers.

## FUNCTION

The PC9000 as shown in the configuration diagram consists of the following hardware

- (1) Control CPU and bootstrap ROM
- (2) 48K byte RAM
- (3) 2K byte display screen RAM
- (4) 9-inch CRT display circuit
- (5) EPROM writer circuit
- (6) ASCII keyboard
- (7) Hardcopy output by means of an internal mini-printer circuit or an external printer interface circuit
- (8) Floppy disk controller (two mini floppy disk drives)
- (9) Parallel input/output interface circuit (two lines)
- (10) Power supply

An M5L8085AP is used as the control CPU. The keyboard, CRT, mini-floppy disk drives, and printer interfaces are connected by means of a bus line. The keyboard is used for input of commands to the monitor and source program data verification. The 9-inch green CRT display screen is capable of displaying 24 lines of 80 characters. As a printer a 20 column mini-printer is built-in to the PC9000 in addition to the ability to use an 80 column printer having Centronix compatibility via an interface which is available. The built-in mini-printer may be used to output





## **CROSS ASSEMBLER MACHINE**

the disassembly results while the external printer may be used to output the assembly listing as well as disassembly listing.

بېنې اور د د کې

## FUNCTIONAL DESCRIPTION

The PC9000 contains the assembler, disassembler, source editor, and EPROM writer functions required for software support of microcomputers. These functions are summarized in the Table.

Function	Effect	Applicable devices
Assemble	Source input: keyboard output: printer, EPROM, data transfer (with debugging unit)	All 4-bit single-chip PMOS, and CMOS microcomputers M5L8048, M5L8049 and M5L8041A 8-bit single-chip microcomputers
Disassemble	Disassembly of the specified file Output: 20 column printer, externa! printer	Same as above
Source editor	Deletion, insertion, modification, character search, and screen editing	Same as above
PROM writer	EPROM erase check, write, verification, read	M5L2708K, M5L2716K, M5L2732K





# PC9000

## **CROSS ASSEMBLER MACHINE**

## SPECIFICATIONS

ltem	Specification			
Structure	Desktop-type, single cabinet			
CPU	Mitsubishi M5L8085AP (2.45 MHz clock)			
IC memory	2K byte ROM (bootstrap area), 48K-byte DRAM, 2K-byte VRAM			
Memory device	Mini floppy disk x 2 drives, double-sided, double-density			
Display	9-inch green CRT display, 80 lines x 25 characters			
Keyboard	Modified ASCII specifications, 2-key lockout			
Dedicated printer	5 x 7 dot Matrix thermal printer, 20 columns. 2 lines/s. Paper width: 60mm.			
Printer interface	Centronix, parallel interface Interface connector: 36-pin DDK Amphenol			
Serial input/output interface	20mA current loop (2 lines)			
Data transfer format	MELPS 85 Hexadecimal (equivalent to Intel Hexadecimal)			
MELPS         8 - 48         (M5L8048-XXXP, M5L8049-XXXP and others)           Applicable microcomputers         MELPS         4         (M58840-XXXP and others)           MELPS         41         (M58494-XXXP)           MELPS         42         (M58496-XXXP and others)				
Outer dimensions and weight	Désk top-type 470(W) x 290(H) x 490(D), 17kg			
Power supply	AC $100V \pm 10\%$ 50/60 Hz			





5-9

## **16-BIT CPU SOFTWARE DEVELOPMENT SYSTEM**

## DESCRIPTION

The PC9100 is a software development support for the MELPS 86 and PCA8600 series. As this has floppy disk drives and a built-in EPROM programmer, a software development support for the MELPS 86 is performed by only connecting a CRT terminal on the market.

The operation system (OS) adopts the propagated  ${}^{
m B}$ CP/M-86<sup>T.M.</sup> and CP/M-80<sup>®</sup>, therefore many softwares programmed for CP/M are usable.

In addition, with a use of M5L8086S in-circuit emulator PC9110, the operation from a source programming of MELPS 86 to a hardware debugging is executed continuously.

#### **FEATURES**

- Compatible with PCA8601 monitor program.
- Adoption of CP/M-86, CP/M-80 for OS. Select any OS by a monitor program.
- Capability of executing a developed software for 8080A/ 8085A and of developing an 8085A software when the CP/M-80 is selected.
- Easy system expansion caused by system bus which adopts IEEE-796 bus and 4 opened card cages.
- Standard 2 drives for double-sided double-density floppy disk (Capacity of 1.2M bytes).

- Applicable drive for double-sided double-density, double-sided single-density, single-sided single-density disks by the switch on the rear panel.
- Capability of programming 2 of 16-bit data at a time by a built-in EPROM programmer (corresponds to M5L2716K, M5L2732K, M5L2764K)
- Usable CRT device, which contains RS232C serial interface, on the market
- Capability of connecting a centronics printer
- Capability of connecting the M5L8086S in-circuit emulator PC9110
- One built-in RS232C serial interface for general purpose
- AC.100V
- Compact, light weight

#### APPLICATION

- Software development support for MELPS 86
- Software development support for MELPS 85
- Personal computer
- Device for data analysis and management
- Base machine for each dedicated system
- Note 1. (B) CP/M is a registered trade-mark of Degital Research Inc.
   2. IEEE-796 bus is a system bus for microcomputers which are the standardized Intel (R) multi bus by IEEE.

B multi bus is a registered trade-mark of Intel.



## **16-BIT CPU SOFTWARE DEVELOPMENT SYSTEM**

## FUNCTION

The PC9100 adopts multi bus as a system and mounts a PCA8601 CPU board, PCA8602 64K RAM board, PCA8603 floppy disk controller board (including M5L8085A) of PCA 8600 series and an I/O board for PC9100. 4 multi bus compatible boards are in the card cage slot for easy system's expansion and exclusive.

2 built-in double-sided double-density floppy disks are provided. The second drive (Drive B:) can select either double-sided single-density or single-sided single-density by the switch on the rear panel. After selecting either single density, the CP/M lets the BIOS work automatically by accessing each Drive as C:, D:.

The EPROM programmer consists of 2 DIL sockets for 28-pin and 2 EPROMs are programmed in a 16-bit microcomputer object. Programmable EPROMs are M5L2716K, M5L2732K, M5L2732A type and M5L2764K.

I/O functions are: (1) CRT interface (RS232C standard, Serial operation, 25-pin connector) (2) Printer interface (TTL level, Centronics 36-pin champ connector) (3) PC9110 interface (RS232C standard, Serial operation, 25-pin connector) (4) General purpose serial interface (RS 232C standard, Assignation to RDR: PUN: In CP/M, 25-pin connector)

After turning on the PC9100, the M5L8086S on the PCA8601 will be a bus master and executes a monitor program written in the ROM on the PCA8601. After this, if the G(GO) command is executed, the system will be in CP/M-86 or CP/M-80 mode. When it is the CP/M-86 mode, the system works considering the M5L8086S as master, and commands consist of the CP/M-86, 8086 assembler, 8086 debugger and application software for CP/M-86 which is on the market are able to execute.

When it is the CP/M-80 mode, the commands consist of the CP/M-80, 8080 assembler, 8080 debugger and application software for the CP/M-80 which is on the market are able to execute.

The operation from the OS to the monitor is executed by the reset switch.





PC9100

## **16-BIT CPU SOFTWARE DEVELOPMENT SYSTEM**

Function	Effects	Application devices	
Assembler Source input: Source file created by key board input output: List, EPROM, Data communication with emulator		<ul><li>8086</li><li>8085A</li></ul>	
Debugger	Software debugger: Supporter in CP/M-86 For Application S/W in CP/M-86	• 8086	
~	Software debugger: Supporter in CP/M-80 For Application S/W in CP/M-85	• 8085A	
RPOM programmer	Write, read, verification of EPROM (Capability of programming upper bytes and lower bytes at the same time for 8086)	M5L2716K M5L2732K M5L2764K	
Data communication Bi-directional data communication with an external device in file base		RS232C standard	
Editor	Supporter in CP/M	Applicable for all uses	
Execution of application S/W	Rich applicable S/W which on the market eg. "CIS COBOL86", "PASCAL/M-86" etc. which are on the market as the high quality language for 8086 can be executed in the PC9100. Likewise, the high quality editor (Word star etc.) on the market can be used beside the standard editor.	• 8086 • 8085A	

#### FUNCTION EXPLANATION (According to CP/M, CP/M86, Mitsubishi original utility, S/W)

## SPECIFICATION

## Hardware Specification

ltem	Specification				
Structure	Desk top, single cabinet (External CRT, Keyboard, printer)				
CPU	Mitsubishi M5L8086S 4.9152MHz Mitsubishi M5L8085AP 2.4576MHz				
IC memory	PCA8601     Program memory     16K bytes       RAM     16K bytes       PCA8602     RAM     64K bytes       PCA8603     Program memory     4K bytes       RAM     2K bytes				
Memory device	2 double-sided double-density floppy disks (Single-sided single density is also used by setting the switch on the rear panel)				
CRT interface	Serial interface (The electrical characteristics and connector are compatible with the RS232C standard) Transmit speed 9600BPS standard				
Printer interface	Centronics parallel interface (The DDK unphenol 36-pin is used for a connector)				
Interface for PC9110 in-circuit emulator controller	Serial interface (The electrical characteristics and connector are compatible with the RS232C standard) Transmit speed 9600BPS				
General purpose serial I/O interface	One port (The electrical characteristics and connector are compatible with the RS232C standard) Transmit speed Selectable from 1200/2400/4800/9600BPS 9600BPS standard				
PROM programming device	2 multi devices Programmable into M5L2764K, M5L2732A type, M5L2732K, M5L2716K				
Applicable microcomputer	MELPS 86, MELPS 85				
Capable expansion area	4 of multi bus boards				
Outer dimensions	Desk top type 420(W) x 450(D) x 260(H) mm				
Operating temperature	5°C ~ 40°C				



## **16-BIT CPU SOFTWARE DEVELOPMENT SYSTEM**

## **Software Specification**

ltern		Specification
Monitor program	Monitor for 8086 which	is compatible with the one on the PCA8081
Operation system	CP/M-86 General	purpose O.S. for 8086 of Degital Research Inc.
Operation system	CP/M-80 General	purpose O.S. for 8080 of Degital Research Inc.
	ASM86. CMD	8086 Assembler
	DDT86. CMD	CP/M86 Debugger
	STAT. CMD	File status utility
litility software	SUBMIT, CMD	Batch management utility
(8086 base)	PIP. CMD	File exchange utility
	GENCMD.CMD	CMD file generating utility
	ED. CMD	Editor for program generator
	PROM. CMD	PROM programmer controller program
	DDFMT	Disk initialization and disk copy
	ASM. COM	8080 Assembler
	DDT.COM	CP/M80 Debugger
	STAT.COM	File status utility
. · · · · ·	SUBMIT.COM	Batch management utility
Utility software	XSUB.COM	Expansion of SUBMIT. COM utility
(8080 base)	PIP.COM	File exchange utility
	LOAD.COM	COM file generating utility
	ED.COM	Editor for program generator
	DUMP.COM	Hex dump utility
	MOVCPM. COM	
Library	BIOS.A86, DEBI	LOCK.LIB, BIOS.ASM, DUMP.ASM

#### Memory Map



Solid line means that each area has the different address from others. 2. The area marked with  $\ast$  will be changed by an installation of a control register.


# MITSUBISHI MICROCOMPUTERS PC9001CPM

## CP/M SOFTWARE FOR PC9000

#### DESCRIPTION

The PC9001CPM is an option board to turn the cross assemble machine PC9000 to a  $\text{CP/M}^{\textcircled{B}}$  machine.

This is capable of developing the 8085 software and executions of a software for a CP/M and a user program with the PC9000. The CP/M of PC9001 is designed for 48K bytes CP/M Version 2.2.

This software must be used following the software contract.

Note: (R) CP/M is a registered trade-mark of Digital Research Inc.

#### FEATURES

- Execution of a CP/M on the PC9000
- Functions of a debugger and an assembler of 8080A
- Application program which operates on a CP/M of which memory capacitor is below 48K
- Developing and operating of a user program on the PC9000
- Opened internal miniprinter as a user list device
- Selectable letters (CAPITAL/small) by F3 key
- Usable internal serial interface as RDR:, PUN:

- Functions of a standard CP/M editor and a PC9000 original screen editor
- Used for a high quality EPROM programmer by an internal EPROM programmer and an option control program

#### APPLICATIONS

- Supporting develop machine for MELPS 85
- Personal computer
- Data communication terminal

#### FUNCTIONS

The PC9001CPM contains the EPROM (M5L2716K or M5L2732K) that programs a boot strap program and a basic operation system (BIOS) for CP/M. A floppy disk programmed of a CP/M and an application software, and manuals are also packed in the PC9001 CP/M carton.

Following the manual, exchange the EPROM on the PC9000 main board. The CP/M then initiates when a system starts by the disk. The PC9000 original disk and prescribed disk are compatible after changing a ROM.



# MITSUBISHI MICROCOMPUTERS PC9001CPM

## **CP/M SOFTWARE FOR PC9000**

## SPECIFICATION

ltem	Specification
CP/M Version	Version 2.2
RAM size	48K bytes
Console (CON:)	Built-in CRT device and keyboard of the PC9000
Paper tape reader (RDR:)	Built-in MELCOM 70 interface of the PC9000 (Hand shaking operation using a data terminal ready, DTR)
Paper tape punch (PUN:)	Built-in PC4000 interface of the PC9000 (Hand shaking operation using a data set ready, DSR)
List device (LST:)	Centronics external printer (LPT:) Built-in miniprinter of the PC9000 (UL1:) LPT: = standard assign
Floppy disk storage	2 x 320K bytes (A: and B:)
Key board	• Capital/small letter selection by F3 key
PROM programmer	<ul> <li>File load, file save, edit, PROM program, PROM read, verify, padding, block moving</li> <li>8K bytes work area</li> <li>Target ROM (2708/2716/2732)</li> </ul>
Miscellaneous	<ul> <li>Time-out detector for printer ready</li> <li>Automatical warm boot operation by a key input when a programming is begun in the write protected disk</li> <li>Automatically effected DTR output of the MELCOM 70 interface by a warm boot</li> </ul>

## APPLICATION SOFTWARE LIST IN THE PC9001CPM

Program	Function	Supplement
EDIT	Screen Editor	PC9000 original editor
ED*	Line Editor	
ASM *	Assembler for 8080	
LOAD *	Modification of execution style	
DDT *	Debugger for 8080	
PROM	Programming control for 2708/16/32	The program to transfer an assemble result to a PROM by a built-in PROM programmer of PC9000. (Functions of padding and block transfer are programmed.)
DUMP *	Hex Dump	Source program is attached
PIP *	File handling	
STAT *	System status indicator	
SUBMIT *	Submit file management	
XSUB *	Optional SUBMIT	
CMNA 1	MELCOM 70 communication	The communication of object codes by the MELCOM 70 in the Intel HEX format
CMNA 2	PC4000 communication	The communication of object codes by the PC4000 in the Intel HEX format
MSS	General purpose file communication	The communication of file data with another CP/M machine
DISKCOPY	Copy of disk contents	Copy the disk contents from A to B
DDBI	Disk initialize	Initialization of PC9000 formatting for a disk in the market

The program marked with  $\boldsymbol{\ast}$  is the utility program for CP/M.



## PC9004

## INTERFACE CABLE BETWEEN PC9000 AND PC4000

## DESCRIPTION

The PC9004 is an interface cable to connect the cross assemble PC9000 and the debugging machine PC4000 by serial interface.

#### **FEATURES**

- High speed data communication for object codes of assembled and debugged results by connecting the PC9000 and the PC4000 with the serial interface.
- File communication by a serial interface between two PC9000s (when CP/M<sup>®</sup> option is used)

Note: (R) CP/M is a registered trade-mark of Digital Research Inc.

#### **FUNCTIONS**

The PC9004 makes it possible to execute a data communication used with built-in current loop interface of the PC9000 and the PC4000. For example, to send a 4K bytes object code in Intel HEX format (at 9600 baud), it takes approximately 17 seconds.

#### **SPECIFICATION**

Item	Specification	
Connector	RS232C type connector	
Line	7 lines	
Pin connection	Connector A Connector B	
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	





# MITSUBISHI MICROCOMPUTERS PC9005

## PRINTER INTERFACE CABLE

#### DESCRIPTION

The PC9005 is an interface cable to connect the cross assemble machine PC9000 or the debugging machine PC4000 and a centronics printer.

#### **FEATURES**

- Capability of outputting an assembled list or a disassembled list by connecting the PC9000 and a printer.
- Capability of outputting a disassembled list or a traced result at the 8080 software debugging by DDT when a CP/M is converted to the PC9000.
- Capability of outputting a disassembled list which corresponds to each microcomputer, an internal memory dump list etc. by connecting the PC4000 and a printer.

#### **FUNCTIONS**

The PC9005 is designed based on the centronics specification and is used as an interface cable between the PC9000 or the PC4000 and a centronics printer.

#### SPECIFICATION

Pin. No.	Signal	Content
1	STB	Strobe output signal of data
2~9	D <sub>0</sub> ~D <sub>7</sub>	Data output signal to a printer
10	ACK	Input signal of data acknowledgement
11	BUSY	BUSY input signal from a printer
12	P.EMP	Input signal notifying a printer paper empty
31	RST	Output signal to initiate a printer
32	FAULT	Input signal to notify printer errors
19~29	GND	Ground





## **MELPS 8-48 DEDICATED BOARD**

### DESCRIPTION

The PCA8400 is a dedicated MELPS 8-48 board for use with the PC4000 debugging machine for the 8-bit singlechip microcomputers and is used by inserting the board in the PC4000 cabinet.

#### **FEATURES**

- Connection to user's system by means of a 40-pin DIL plug
- Control circuits and connectors for the i 8748 writing adaptor (PC4100)

#### **APPLICATIONS**

The development of hardware and software for systems using the MELPS 8-48 8-bit single-chip microcomputers.

#### CONFIGURATION

As can be seen in the block diagram, the PCA8400 consists of the following hardware:

- (1) Evaluation chip (M5L8039P-6) and peripheral circuitry
- (2) ROM with the PC4000 monitor program
- (3) Single-step and breakpoint control circuit
- (4) Program memory interface circuit
- (5) Input/output buffer/latch circuit

The PC4000 is connected to this board using a card edge connector and this board is connected to the user system by means of an accessory cable.

#### FUNCTION

The debugging machine PC4000 operates as a debugging machine for the MELPS 8-48 using the contents of the monitor ROM mounted on the dedicated board. The evaluation chip (M5L8039P-6) loaded on the board executes the program stored in the program memory in the PC4000 debugging machine.

The internal status of the evaluation chip is read out under monitor CPU control when single-step operation and breakpoint operation are halted.

An interface and connector to enable connection to the M5L8748S writing adaptor PC4100 has been provided, allowing programs to be written and read from the 18748.





# MITSUBISHI MICROCOMPUTERS PCA8400

### **MELPS 8-48 DEDICATED BOARD**

# SPECIFICATIONS

ltem		Specification	
Applicable microcomputers		M5L8048-XXXP M5L8049-XXXP M5M8050H-XXXP M5M8050L-XXXP	
Clock	Package	6.144MHz	
frequency	Variable range	1~6.144MHz (By changing the oscillator crystal).	
Applicable machine	debugging	PC4000 (connected by a card edge connector)	
Power supp	yly	Supplied from the PC4000 when inserted into the debugging machine	
Connection to user's system		By an accessory cable	
Debugging functions (contents of monitor EPROM)		<ul> <li>Program execution from any address and halt</li> <li>Data writing to EPROM and reading</li> <li>Confirmation and change of the contents of program RAM</li> <li>Serial data transfer to an external device</li> <li>Confirmation and modification of the RAM data in the evaluation chip</li> <li>(M5LB039P-6) and the contents of the following registers and flags:</li> <li>Program counter</li> <li>Accumulator</li> <li>PSW</li> </ul>	
Other		By connecting the PC4100, read and write operations to the i8748 can be performed.	



## **MELPS 8-48 EVALUTION BOARD**

#### DESCRIPTION

The PCA8403 evaluation board is used as an evaluation board for MELPS 8-48 8-bit microcomputers.

This board consists basically of the external ROM chip (M5L8039P-11) and EPROM (M5L2732K), possessing equivalent functions to the masked ROM M5L8048-XXXP and M5L8049-XXXP. When creating the mask for a developed program, this board is suitable for program verification and running tests.

#### FEATURES

- Board computer equivalent to the M5L8048-XXXP, M5L8049-XXXP.
- Simple program modification using an EPROM
- Connection to user's system socket by means of a 40-pin DIL plug
- Built-in clock generator
- Speed up of a CPU using the M5L2764K

#### APPLICATIONS

Program and applications equipment development for MELPS 8-48 8-bit single-chip microcomputers.

#### FUNCTION

The evaluation chip (M5L8039P-11) outputs the value of the program counter and reads in instructions from ERROM and executes them.

The board is equivalent in operation to a single-chip microcomputer.

#### CONFIGURATION

As can be seen in the block diagram, the PCA8403 consists of the following hardware:

- (1) Evaluation chip and peripheral circuitry
- (2) Program EPROM socket
- (3) EPROM power supply circuit

The board and user system can be connected by means of an accessory cable.

## SPECIFICATIONS

Item	Specification	
Туре	8-bit parallel processor	
CPU	M5L8039P-11 (equivalent to Intel 8039)	
Cycle time	Clock supplied by user system (maximum 11 MHz)	
Memory	Program memory: 4K bytes (M5L2732K) Data memory: 128 bytes (built-in M5L8039P-11)	
1/0	8-bit parallel port x3 Test pin x2	
Interrupts	INT pin	
Power supply	5∨ ±5%, 600mA (max)	
Connector used 40-pin DIL accessary plag		
Outer dimensions	50 (L) × 170 (W) × 35 (H) mm	





# APPENDICES



#### MITSUBISHI MICROCOMPUTERS

# MELPS 8-48 MASK ROM ORDERING METHOD

#### MASK ROM ORDERING METHOD

Described below is the ordering method applicable when programs submitted by the customer are written into the mask ROMs.

An automatic mask ROM design program is prepared for writing programs into mask ROMs, and (1) the drafting data for mask ROM generation, (2) the reference list for mask ROM preparation error checks and (3) an automatic test protram for the large-scale tester designed to test the mask ROMs are all automatically generated.

When the object program is stored in the MELPS8-48 single-chip microcomputer mask ROM, the order for the object program medium is received as an EPROM form. Consequently, the EPROM or EPROMs which have stored the object program equivalent to one single-chip micro-computer chip should be submitted accompanied by the prescribed confirmation sheets for 3 sets of EPROMs respectively.

#### EPROM SPECIRICATIONS

- 1. Usable EPROMs include Mitsubishi's M5L2732K or Intel's 2732, 8748, 8749 or their equivalent. The M5L2732 and Intel's 8748, 8749 are the standard EPROMs.
- 2. "High" is treated as 1 for the EPROM data and address.
- 3. All the data from the head address to the final address are treated as the EPROM's effective data.

#### CHECKPOINTS

1. Cleary indicate the type number of EPROM.





.

# MITSUBISHI MICROCOMPUTERS MELPS 8-48 MASK ROM ORDERING METHOD

#### MELPS8-48 MASK-PROGRAMMABLE ROM CONFIRMATION MATERIAL

SINGLE-CHIP 8-BIT MICROCOMPUTERS M5L8048-XXXP, M5L8049-XXXP, P-6, M5L8049H1-XXXP, M5M8050H-XXXP, M5M8050L-XXXP, M5M80C49-XXXP

# MITSUBISHI ELECTRIC

		Signature
Customer		
Company name		Prepared
Company address	Tel	
Company contact	Date	Approved

The single-chip microcomputer type number to order and the type of EPROMs to be supplied should be specified by

checking  $\checkmark$  in the boxes. Three sets of EPROMs should be supplied.

EPROM type number microcomputer type number	□2732	
M5L8048-XXXP	□A (000 <sub>16</sub> ~ 3FF <sub>16</sub> )	□8748
☐M5L8049-XXXP ☐M5L8049-XXXP-6	_ □A (000 <sub>16</sub> ~ 7FF <sub>16</sub> )	□8749
□M5L8049H1-XXXP	□A (000 <sub>16</sub> ~ 7FF <sub>16</sub> )	□8749
☐M5M8050H-XXXP ☐M5M8050L-XXXP	□A (000 <sub>16</sub> ~ FFF <sub>16</sub> )	-

Note 1 : The high-level data of both data outputs and address inputs of the supplied EPROM will be programmed as '1', and low-level as '0'.

- 2: Cleary indicate the type number of EPROMs and address designation letter symbols A and B on the supplied EPROMs.
- 3 : The data of the addresses in parentheses on the EPROM are programmed onto the ROM.
- 4 : The data from each PROM in the set is compared and if 2 of the 3 are equal, the equal value will be programmed into the ROM. When the 3 values are different programming is halted and the customer is notified of the error. The error report will show the address and data.

## CUSTOMER'S IDENTIFICATION MARK

If you require a special identification mark, please specify in the following format.



The identification mard should be no more than 12 characters cons characters (except J.I. and O) or dashes.

## COMMENTS



6-4

# MELPS 8-48 MASK ROM ORDERING METHOD

## MELPS8-48 MASK-PROGRAMMABLE ROM CONFIRMATION MATERIAL

SINGLE-CHIP 8-BIT MICROCOMPUTERS M5M80C49-XXXP

## MITSUBISHI ELECTRIC

		Signature
Customer		
Company name	*	Prepared
Company address	Te!	
Company contact	Date	Approved

The single-chip microcomputer type number to order and the type of EPROMs to be supplied should be specified by checking  $\checkmark$  in the boxes. Three sets of EPROMs should be supplied.

EPROM type number microcomputer type number	□2732	
□M5M80C49P-XXXP	□A (000 <sub>16</sub> ~ FFF <sub>16</sub> )	□8749

Note 1 : The high-level data of both data outputs and address inputs of the supplied EPROM will be programmed as '1', and low-level as '0'.

2 Cleary indicate the type number of EPROMs and address designation letter symbols A and B on the supplied EPROMs.

3 : The data of the addresses in parentheses on the EPROM are programmed onto the ROM.

4 : The data from each PROM in the set is compared and if 2 of the 3 are equal, the equal value will be programmed into the ROM. When the 3 values are different programming is halted and the customer is notified of the error. The error report will show the address and data.

### CUSTOMER'S IDENTIFICATION MARK

If you require a special identification mark, please specify in the following format.



Mitsubishi IC type number

Note 5 : A mark field should start with the box at the extreme right.

6 : The identification mard should be no more than 12 characters consisting of alphanumeric characters (except J.I. and O) or dashes.

COMMENTS





#### MASK ROM ORDERING METHOD

Described below is the ordering method applicable when programs submitted by the customer are written into the mask ROMs.

An automatic mask ROM design program is prepared for writing programs into mask ROMs, and (1) the drafting data for mask ROM generation, (2) the reference list for mask ROM preparation error checks and (3) an automatic test protram for the large-scale tester designed to test the mask ROMs are all automatically generated.

When the object program is stored in the MELPS8-48 single-chip microcomputer mask ROM, the order for the object program medium is received as an EPROM form. Consequently, the EPROM or EPROMs which have stored the object program equivalent to one single-chip micro-computer chip should be submitted accompanied by the prescribed confirmation sheets for 3 sets of EPROMs respectively.

#### EPROM SPECIRICATIONS

- Usable EPROMs include Mitsubishi's M5L2732K, or intel's 2732, 8741, 8741A, 8742 or their equivalent. The M5L2732K are the standard EPROMs.
- 2. "High" is treated as 1 for the EPROM data and address.
- 3. All the data from the head address to the final address are treated as the EPROM's effective data.

## CHECKPOINTS

1. Cleary indicate the type number of EPROM.



**CONTACT ADDRESSES FOR FURTHER INFORMATION** 

#### JAPAN

Electronics Marketing Division Mitsubishi Electric Corporation 2-3, Marunouchi 2-chome Chiyoda-ku, Tokyo 100, Japan Telex: 24532 MELCO J Telephone: (03) 218-3473 (03) 218-3499 Facsimile: (03) 214-5570

#### Overseas Marketing Manager Kita-Itami Works 4-1, Mizuhara, Itami-shi, Hyogo-ken 664, Japan Telex: 526408 KMELCO J Telephone: (0727) 82-5131 Facsimile: (0727) 72-2329

#### HONG KONG

Ryoden Electric Engineering Co., Ltd. 22nd fl., Leighton Centre 77, Leighton Road Causeway Bay, Hong Kong Telex: 73411 RYODEN HX Telephone: (5) 7907021 Facsimile: (852) 123-4344

#### TAIWAN

MELCO TAIWAN Co., Ltd. 6th fl., Chung-Ling Bldg., 363, Sec. 2, Fu-Hsing S. Road Taipei, R.O.C. Telephone: (704) 0247 Facsimile: (704) 4244

#### U.S.A.

 NORTHWEST

 Mitsubishi Electronics America, Inc.

 1050 East Arques Ave.

 Sunnyvale, Ca 94086, U.S.A.

 Telex:
 172296 MELA SUVL

 Twx:
 910-339-9549

 Telephone:
 (408) 730-5900

 Facsimile:
 (408) 730-4972

#### SOUTHWEST

Mitsubishi Electronics America, Inc. 991 Knox St. Torrance, CA 90502, U.S.A. Telex: 664787 MELA TRNC Telephone: (213) 515-3993 Facsimile: (213) 324-6578

#### SOUTH CENTRAL

Mitsubishi Electronics America, Inc. 2105 Luna Road, Suite 320 Canoliton, TX 75006, U.S.A. Telephone: (214) 484-1919 Facsimile: (214) 243-0207

#### NORTHERN

Mitsubishi Electronics America, Inc. 15612 HWY 7 # 243 Minnetonka, MN 55345, U.S.A. Telex: 291115 MELA MTKA Telephone: (612) 938-7779 Facsimile: (612) 938-5125

#### NORTH CENTRAL

Mitsubishi Electronics America, Inc. 799 North Bierman Circle, Mt. Prospect, IL 60056, U.S.A. Telex: 270636 MESA CHIMPCT Telephone: (312) 298-9223 Facsimile: (312) 298-0567

#### NORTHEAST

Mitsubishi Electronics America, Inc. 200 Unicorn Park Drive Woburn, MA 01801, U.S.A. Telex: 951796 MELA WOBN Twx: 710-348-1229 Telephone: (617) 938-1220 Facsimile: (617) 938-1075

#### MID-ATLANTIC

Mitsubishi Electronics America, Inc. Two University Plaza Hackensack, NJ 07601, U.S.A. Telex: 132205 MELA HAKI Twx: 710-991-0080 Telephone: (201) 488-1001 Facsimile: (201) 488-0059

#### SOUTH-ATLANTIC

Mitsubishi Electronics America, Inc. 6575 The Carners Parkway. Sulte 100 Norcross, GA 30092, U.S.A. Twx: 910-380-9555 Telephone: (404) 662-0813 Facsimile: (404) 662-5208

#### SOUTHEAST

Mitsubishi Electronics America, Inc. Town Ex. CTR. 6100 Glades Rd. #210 Boca Raton, FL 33433, U.S.A. Twx: 510-953-7608 Telephone: (305) 487-7747 Facsimile: (305) 487-2046

#### FRANCE

Mitsubishi Electric Europe GmbH 65 Avenue de Colmar Tour Albert 1er F-92507 Rueil Malmaison Cedex, France Telex: 202267 (MELCAM F) Telephone: (01) 7329234 Facsimile: (01) 7080405

#### ITALY

Mitsubishi Electric Europe GmbH Centro Direzionale Colleoni Palazzo Cassiopea 1 20041 Agrate Brianza I-Milano Telephone: (039) 636011 Facsimile: (039) 6360120

#### SWEDEN

Mitsubishi Electric Europe GmbH Lastbilsvägen 6B 5-19149 Sollentuna, Sweden Telex: 10877 (meab S) Telephone: (08) 960468 Facsimile: (08) 966877

#### WEST GERMANY

Mitsubishi Electric Europe GmbH Head Quater Gothear Str. 6 4030 Ratingen 1, West Germany Telex: 8585070 MED D Telephone: (02102) 4860 Facsimile: (02102) 486-115

#### U.K.

Mitsubishi Electric (U.K.) Ltd. Centre Point, (18th Floor) 103 New Oxford st., London WC1, England, U.K. Telex: 296195 MELCO G Telephone: (01) 379-7160 Facsimile: (01) 836-0699

#### AUSTRALIA

Mitsubishi Electric Australia Pty. Ltd. 73-75, Epping Road, North Ryde, N.S.W. 2113 Australia P.O. Box 1567 Macquarie Centre N.S.W. 2113 Australia Telex: MESYD AA 26614 Telephone: (02) 888-5777 Facsimile: (02) 887-3635



#### MITSUBISHI DATA BOOK SINGLE-CHIP 8-BIT MICROCOMPUTERS Vol.2

November, First Edition 1985

Editioned by

Committee of editing of Mitsubishi Semiconductor Data Book

Published by

Mitsubishi Electric Corp., Semiconductor Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

#### **MITSUBISHI MICROCOMPUTERS**

# MELPS 8-41 MASK ROM ORDERING METHOD

#### MELPS8-41 MASK-PROGRAMMABLE ROM CONFIRMATION MATERIAL

SLAVE COMPUTERS M5L8041A-XXXP, M5L8042-XXXP

# MITSUBISHI ELECTRIC

		Signature
Customer		
Company name		Prepared
Company address	Tel	
Company contact	Date	Approved

The Slave computer type number to order and the type of EPROMs to be supplied should be specified by checking

 $\checkmark$  in the boxes. Three sets of EPROMs should be supplied.

EPROM Type number microcomputer type number	□2732	
□M5L8041A-XXXP	□A (000 <sub>16</sub> ~ 3FF <sub>16</sub> )	□8741 □8741A
M5L8042-XXXP	□A (000 <sub>16</sub> ~ 7FF <sub>16</sub> )	□8742

Note 1 : The high-level data of both data outputs and address inputs of the supplied EPROM will be programmed as '1', and low-level as '0'.

2 Cleary indicate the type number of EPROMs and address designation letter symbols A and B on the supplied EPROMs.

3 : The data of the addresses in parentheses on the EPROM are programmed onto the ROM.

4 : The data from each PROM in the set is compared and if 2 of the 3 are equal, the equal value will be programmed into the ROM. When the 3 values are different programming is halted and the customer is notified of the error. The error report will show the address and data.

## CUSTOMER'S IDENTIFICATION MARK

If you require a special identification mark, please specify in the following format.


Mitsubishi IC type number

Note 5 : A mark field should start with the box at the extreme right. 6 : The identification mard should be no more than 12 charac

: The identification mard should be no more than 12 characters consisting of alphanumeric characters (except J.I. and O) or dashes.

## COMMENTS

