

All values shown in this catalogue are subject to change for product improvement.

The information, diagrams and all other data included herein are believed to be correct and reliable. However, no responsibility is assumed by Mitsubishi Electric Corporation for their use, nor for any infringements of patents or other rights belonging to third parties which may result from their use.

MELPS and MELCS are registered trademarks of Mitsubishi Electric Corporation.


O
$\ddots$

## MITSUBISHI LSIs

 PREFACEThank you for your continued patronage of Mitsubishi Electric and our semiconductor products.

Semiconductor devices are a mainstay of the burgeoning electronics industry, where they are finding more and more applications, and meeting demands for increased sophistication and diversification of performance and function.

The editors of the 1979 Mitsubishi LSI Data Book have taken the utmost care to assure that this guide will serve as a useful reference. We have, for example, adopted a new system of type designation that will aid in identifying interchangeability with the devices of other manufacturers.
We have also added a number of new products, including peripheral LSIs for the M5L8085AP and S MELPS 85 microprocessor, a single-chip, 4-bit microcomputer, IC memories, baseboard computers and their development and support systems, along with additional original MOS LSI devices.

We hope you will let us know of any mistakes or omissions that come to your attention, and any suggestions you might have on improving the usefulness of this data book.

January, 1980

Kimio Sato, General Manager Semiconductors Division Mitsubishi Electric Corporation

MITSUBISHI LSIs CONTENTS
1 INDEXES Page
Index by Function ..... 1-2
Index by Type Designation ..... 1-7
Guide to Interchangeability ..... 1-10
Guide to Selection of RAMs, PROMs and ROMs ..... 1-22
2 ordering information and package outlines
Ordering Information ..... 2- 3
Package Outlines ..... 2- 5
TYPES 8P1, 14P4 ..... 2- 5
TYPES 16P4, 16K1 ..... 2- 6
TYPES 16S1, 18P1 ..... 2-7
TYPES 18S1, 22P1 ..... 2- 8
TYPES 22S1, 24P1 ..... 2- 9
TYPES 24K10, 24S1 ..... 2-10
TYPES 24S10, 28P1 ..... 2-11
TYPES 40P1, 40S1 ..... 2-12
TYPES 42P1, 60P2 ..... 2-13
TYPES 64S1, 68P2 ..... 2-14
3 and
Terminology ..... 3-3
Symbology ..... 3-8
Quality Assurance and Reliabiliy Testing ..... 3-10
Precautions in Handling MOS ICs ..... 3-14
4 RANDOM-ACCESS MEMORIES
M58656 S 1024-Bit (256-Word by 4-Bit) Non-Volatile Static RAM ..... 4- 3
M58981 S-45 4096-Bit (1024-Word by 4-Bit) CMOS Static RAM ..... 4-9
M5K 4116 P-2, S-2; P-3, S-3; P-4, S-4 16 384-Bit (16 384-Word by 1-Bit) Dynamic RAM ..... 4-13
M5L2101AP, S; P-2, S-2; P-4, S-4 1024-Bit (256-Word by 4-Bit) Static RAM ..... 4-25
M5L 2102A P-4, S-4 1024-Bit (1024-Word by 1-Bit) Static RAM ..... 4-29
M5L 2107B P, S 4096-Bit (4096-Word by 1-Bit) Dynamic RAM ..... 4-33
M5L2111AP, S; P-2, S-2; P-4, S-4 1024-Bit (256-Word by 4-Bit) Static RAM ..... 4-39
M5L2112A P, S; P-2, S-2; P-4, S-4 1024-Bit (256-Word by 4-Bit) Static RAM ..... 4-43
M5L 2114LP, S; P-2, S-2; P-3, S-3 4096-Bit (1024-Word by 4-Bit) Static RAM ..... 4-49
M5L 5101LP-1 1024-Bit (256-Word by 4-Bit) CMOS Static RAM ..... 4-53
M5T 4044 P-20, S-20; P-30, S-30; P-45, S-45 4096-Bit (4096-Word by 1-Bit) Static RAM ..... 4-57
5 READ-ONLY MEMORIES
Development of Mask-Programmable ROMs ..... 5- 2
M54700K, P, S 1024-Bit (256-Word by 4-Bit) Field-Programmable ROM with Open Collector Outputs • ..... 5- 6
M54730K, P, S 256-Bit (32-Word by 8-Bit) Field-Programmable ROM with Open Collector Outputs ..... 5-11
M58333-XXXP 32 768-Bit (4096-Word by 8-Bit) Mask-Programmable ROM ..... 5-15
M58334-XXXP 65 536-Bit (8192-Word by 8-Bit) Mask-Programmable ROM ..... 5-17
M58730-XXX S 8192-Bit (1024-Word by 8-Bit) Mask-Programmable ROM ..... 5-19
M58730-001 S 8192-Bit (1024-Word by 8-Bit) Mask-Programmed ROM;
Subroutine 1: Integer Arithmetic Operations ..... 5-22
M58731-XXP, S 16 384-Bit (2048-Word by 8-Bit) Mask-Programmable ROM ..... 5-23
M58731-001 S 16 384-Bit (2048-Word by 8-Bit) Mask-Programmed ROM
with MELPS'8 BOM-B Basic Operating Monitor ..... 5-26
M5G1400 P 1400-Bit (100-Word by 14 -Bit) Electrically Alterable ROM ..... 5-27
M5L2708K, S; K-65, S-65 8192-Bit (1024-Word by 8-Bit)
Erasable and Electrically Reprogrammable ROM ..... 5-31
M5L2716 K, K-65 16 384-Bit (2048-Word by 8-Bit) Erasable and Electrically Reprogrammable ROM ..... 5-35
6 MELPS 4 MICROCOMPUTERS Page
M58840-XXX P Single-Chip 4-Bit Microcomputer with 8-Bit A/D Converter ..... 6- 3
M58842S MELPS 4 System Evaluation Device ..... 6-19
7 MELPS 41 MICROCOMPUTERS
M58494-XXX P Single-Chip 4-Bit CMOS Microcomputer ..... 7- 3
8 MELPS 8/85 MICROPROCESSORS
M5L8080A P, S 8-Bit Parallel CPU ..... 8- 3
M5L8224 P Clock Generator and Driver for M5L 8080AP, S CPU ..... 8-17
M5L8228 P System Controller and Bus Driver for M5L 8080AP, S CPU ..... 8-23
M5L 8085A P, S; P-20, S-20 Single-Chip 8-Bit N-Channel Microprocessor ..... 8-29
9 LSIs FOR PERIPHERAL CIRCUITS
M58609-04 P, S Keyboard Encoder (JIS Code Standard Product) ..... 9- 3
M58609-09 P, S Keyboard Encoder (US ASCII Code Standard Product) ..... 9-9
M58620-001 S Keyboard Encoder (JIS Code Standard Product) ..... -9-11
M58741 P TV Interface ..... 9-19
M5L 8041A-XXX P Universal Peripheral Interface ..... -9-23
M5L 8212P 8-Bit Input/Output Port with 3-State Output ..... 9-27
M5L 8216P, M5L 8226P 4-Bit Parallel Bidirectional Bus Drivers ..... -9-31
M5L8243P Input/Output Expander ..... 9-35
M5L8251AP Programmable Communication Interface ..... 9-39
M5L 8253 P, P-5 Programmable Interval Timer ..... -9-55
M5L 8255AP, P-5 Programmable Peripheral Interface ..... 9-63
M5L 8257 P, P-5 Programmable DMA Controller ..... 9-79
M5L 8279 P, P-5 Programmable Keyboard/Display Interface ..... -9-87
10 GENERAL-PURPOSE MOS LSIs
M58412 P, M58413P CMOS LCD Digital Alarm Clock Circuits ..... 10- 3
M58434 P, M58435 P, M58436-001 P, M58437-001 P CMOS Analog Clock Circuits ..... 10-11
M58478 P 17-Stage Oscillator/Divider ..... 10-15
M58479 P, M58482 P CMOS Counter/Timers ..... 10-19
M58480 P, M58484 P 30-Function Remote-Control Transmitters ..... 10-23
M58481 P 30-Function Remote-Control Receiver ..... 10-27
M58485 P 29-Function Remote-Control Receiver ..... -10-31
M58487 P 22-Function Remote-Control Receiver ..... 10-35
M58872 P Single-Chip Printing Calculator ..... 10-39
11 MICROCOMPUTER SYSTEMS
PCA 0801 MELCS 8/2 Single-Board Computer ..... 11- 3
PCA 0802 MELCS 8/2 Memory and I/O Expansion Board ..... 11-7
PCA 0803 MELCS 8/2 Program Checker ..... 11-11
PCA0804G01, G02 MELCS 8/2 Color TV Display Single-Board Computer ..... 11-13
PCA8501G01, G02 MELCS 85/2 Single-Board Computer ..... 11-19
PC8500, PCA 8503 MELCS 85/1 Portable Microcomputer Console ..... 11-23
12
MICROCOMPUTER SUPPORT SYSTEMS
PCA 0401 MELCS 4 Single-Board System-Evaluation Computer ..... 12- 3
PCA 0402 MELCS 4 Capacitive Touch Keyboard ..... 12-7
PCA 0403 MELCS 4 Program Checker ..... 12-9

## CONTENTS

13 MICROCOMPUTER SOFTWARE Page
Software Codes ..... 13-2
MELPS 4/41 Software Available Materials ..... 13- 3
MELPS 4/41 Software General Description ..... 13-4
MELPS 4/41 Software Development of Application Programs ..... 13- 5
MELPS 8/85 Software Available Materials ..... 13- 6
MELPS 8/85 Software General Description ..... 13-7
MELPS 8/85 Software Development of Application Programs ..... 13-8
MELPS 4 Software Cross Assembler ..... 13-9
MELPS 4 Software Simulator ..... 13-13
MELPS 4 Software Paper-Tape Generation Program for PROM Writers ..... 13-17
MELPS 41 Software Cross Assembler ..... 13-19
MELPS 41 Software Simulator ..... 13-23
MELPS 41 Software Paper-Tape Generation Program for PROM Writers ..... 13-27
MELPS 8-48 Software Cross Assembler ..... 13-29
MELPS 8-48 Software Paper-Tape Generation Program for PROM Writers ..... -13-33
MELPS 8/85 Software PL/I $\mu$ Cross Compiler ..... 13-35
MELPS 8/85 Software Cross Assembler ..... 13-39
MELPS 8/85 Software Simulator ..... 13-43
MELPS 8/85 Software Paper-Tape Generation Program for PROM Writers ..... -13-47
MELPS 8/85 Software Self Assembler ..... 13-49
MELPS Software Editor ..... -13-53
MELPS 8 BOM-PTS Basic Operating Monitor-Paper-Tape System ..... -13-55
MELPS 8 BOM-B Basic Operating Monitor-Basic System ..... 13-57
14 APPLICATIONS
Application of 16K-Bit Dynamic RAM (M5K 4116P, S) ..... 14- 3
Application of CMOS Static RAMs (M5L 5101LP 1K-Bit, M58981S 4K-Bit)
for Designing Non-Volatile Memory Systems $\cdots$ ..... 14-15
Application Circuits for 1K-Bit Non-Volatile Static RAM (M58656S) ..... 14-19
MELPS 4 Program Library Subroutines ..... 14-23
Application of MELPS 4 Single-Chip 4-Bit Microcomputer (M58840-XXXP) in a Microwave Oven- ..... 14-35
MELPS 8/85 Program Library Subroutines ..... -14-39
MELPS 8/85 Program Library Subroutine 1: Integer Arithmetic Operationsin 8K-Bit Mask-Programmed ROM (M58730-001S) $\cdots 14-43$
Application of MELCS 8/2 Single-Board Computer (PCA 0801) in Data Transmissionthrough a Master-Slave Multicomputer System $\cdots 14$-47
Contact Addresses for Further Information

## mi I SUBISHI LSIS

## INDEX BY FUNCTION

| Type <br> (Note 1) | Former <br> designation | Circuit function and organization |  | Application notes | Structure <br> (Note 2) |
| :---: | :---: | :---: | :---: | :---: | :---: | | Ambient <br> operating <br> temp. <br> Ta $\left({ }^{\circ} \mathrm{C}\right)$ |
| :---: |

## Static RAMs

| M5L 2101 AP, S-2 <br> M5L 2101 AP,S <br> M5L 2101 AP,S-4 | $\begin{gathered} - \\ - \\ \text { M58721P, S } \end{gathered}$ | 1024-Bit (256×4) Static RAM | Separate data input/output, OD terminal, 2 chip-selects | N, Si, ED | 0~70 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| M5L 2111 AP,S-2 M5L 2111 AP,S M5L 2111 AP,S-4 | M58722P. S | 1024-Bit ( $256 \times 4$ ) Static RAM | Common data input/output, OD terminal, 2 chip-selects | N, Si, ED | 0~70 |
| M5L $2112 A P, S-2$ M5L $2112 A P, S$ M5L 21 12AP,S-4 |  | 1024-Bit (256×4) Static RAM | Common data input/output | Ni, Si, ED | 0~70 |
| M5L 2102AP,S-4 | M58751P. S | 1024-Bit (1024×1) Static RAM |  | N, Si, ED | 0~70 |
| M5L $2114 L P, S-2$ <br> M5L $2114 L P, S-3$ <br> M5L 21 14LP,S | M58724P, S-2 <br> M58724P. S-3 <br> M58724P. S | 4096-Bit (1024×4) Static RAM | Common data input/output | N, Si, ED | 0~70 |
| M5T 4044P,S-20 M5T 4044P,S-30 M5T 4044P,S-45 | $\begin{aligned} & \text { M58754P, S-2 } \\ & \text { M58754P. S-3 } \\ & \text { M58754P. S } \end{aligned}$ | 4096-Bit (4096×1) Static RAM | Separate data input/output | N. Si, ED | 0~70 |

Dynamic RAMs

| M5L 2107BP,S | M58755P, S-1 | 4096 -Bit (4096×1) Dynamic RAM |  | N. Si | $0 \sim 70$ |
| :--- | :--- | :--- | :--- | :---: | :---: |
| M5K 4116P,S-2 | M58759P, S-15 |  |  | N. Si | $0 \sim 70$ |
| M5K 4116P,S-3 | M58759P, S-20 | 16,384 -Bit (16384×1) Dynamic RAM |  | N |  |
| M5K 4116P,S-4 | M58759P. S-25 |  |  |  |  |

## CMOS Static RAMs

| M5L 5101LP-1 | M58980P | 1024 -Bit ( $256 \times 4$ ) CMOS Static RAM | Common data input/output | C, Si | $0 \sim-70$ |
| :--- | :---: | :--- | :--- | :--- | :--- |
| M58981S-45 | - | 4096 - Bit $(1024 \times 4)$ CMOS Static RAM | Common data input/output, same pin <br> configuration las iM5L2114LP, $S$ | $\mathrm{~S}, \mathrm{Si}$ | $0 \sim 70$ |

## Non-Volatile Static RAM

| M58656S | - | 1024 -Bit $(256 \times 4)$. Non-Volatie Static RAM | Common data input/output | P, Al | $0 \sim 70$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

Mask ROMs

| M58730-XXXS | - | 8192-Bit( $1024 \times 8$ ) Mask Programmable ROM | Manufactured to order | N, Si | 0~70 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| M58730-001 S | - | 8192-Bit( $1024 \times 8$ ) Mask Programmed ROM | Subroutine 1: integer arithmetic operations | N, Si | 0~70 |
| M58731-XXXP,S | - | 16:384-Bit( $2048 \times 8$ ) Mask Programmable ROM | Manufactured to order | N, Si, ED | 0~70 |
| M58731-001 S | - | 16i384-Bit( $2048 \times 8$ ) Mask Programmed ROM | With MELPS 8 BOM-B. Basic operating monitor | N, Si, ED | 0~70 |
| M58333-XXXP * | - | 32768 -Bit( $4096 \times 8$ ) Mask Programmable ROM | Manufactured to order | N. AI | 0~70 |
| M58334-XXXP * | - | 65536 -Bit( $8192 \times 8$ ) Mask Programmable ROM | Manufactured to order | N, AI, ED | 0~70 |

Field-Programmable ROMs (EEPROMs, EPROMs, PROMs)


| Supply voltage |  |  |  | Clock voltage $V_{1}(\phi)$ | Electrical characteristics |  |  |  |  | $\left(\begin{array}{c} \text { Pack- } \\ \text { age } \\ \text { (Note 3) } \end{array}\right)$ | Interchangeable products |  | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | Vcc | $V_{S S}$ <br> GND | $V_{B B}$ |  | Typ pwr dissipation (mW) | Max access time (ns) (Note 4) | Max <br> cycle <br> time <br> (ns) | Max frequency (MHz) | TTL com-patibility |  | Mir. | Type |  |
| - | $5 \mathrm{~V} \pm 5 \%$ | OV | - | - | 200 | 250 | 250 | - | Yes | $\begin{aligned} & 22 \mathrm{P} 1 \\ & 22 \mathrm{~S} 1 \end{aligned}$ | INTEL | P. C2101A-2 | 4-25 |
|  |  |  |  |  | 175 | 350 | 350 |  |  |  |  | P. C2101A |  |
|  |  |  |  |  | 150 | 450 | 450 |  |  |  |  | P. C2101A-4 |  |
| - | $5 \mathrm{~V} \pm 5 \%$ | OV | - | - | 200 | 250 | 350 | - | Yes | $\begin{aligned} & \text { 18P1 } \\ & \text { 18S1 } \end{aligned}$ | INTEL | P. C2111A-2 | 4-39 |
|  |  |  |  |  | 175 | 350 | 350 |  |  |  |  | P. C2111A |  |
|  |  |  |  |  | 150 | 450 | 450 |  |  |  |  | P. C2111A-4 |  |
| - | $5 \mathrm{~V} \pm 5 \%$ | OV | - | - | 200 | 250 | 250 | - | Yes | $\begin{aligned} & 16 \mathrm{P} 1 \\ & 16 \mathrm{~S} 1 \end{aligned}$ | INTEL | P. C2112A-2 | 4-43 |
|  |  |  |  |  | 175 | 350 | 350 |  |  |  |  | P. C2112A |  |
|  |  |  |  |  | 150 | 450 | 450 |  |  |  |  | P. C2112A-4 |  |
| - | $5 \mathrm{~V} \pm 5 \%$ | OV | - | - | 100 | 450 | 450 | - | Yes | $\begin{aligned} & 16 \mathrm{P} 1 \\ & 16 \mathrm{~S} 1 \end{aligned}$ | INTEL | P. C2102A-4 | 4-29 |
| - | $5 \mathrm{~V} \pm 10 \%$ | OV | - | - | 300 | 200 | 200 | - | Yes | $\begin{aligned} & 18 \mathrm{P} 1 \\ & 18 \mathrm{~S} 1 \end{aligned}$ | $\begin{aligned} & \text { INTEL } \\ & \mathrm{TI} \end{aligned}$ | $\begin{aligned} & \hline \text { P. C2114L-2 } \\ & \text { TMS } 4045-20 \mathrm{JL}, \mathrm{NL} \end{aligned}$ | 4-49 |
|  |  |  |  |  | 250 | 300 | 300 |  |  |  |  | $\begin{aligned} & \text { P. C2114L-3 } \\ & \text { TMS } 4045-30 \mathrm{JL}, \mathrm{NL} \end{aligned}$ |  |
|  |  |  |  |  | 200 | 450 | 450 |  |  |  |  | $\begin{aligned} & \text { P. C2114L } \\ & \text { TMS } 4045-45 \mathrm{JL}, \mathrm{NL} \end{aligned}$ |  |
| - | $5 \mathrm{~V} \pm 10 \%$ | OV | - | - | 300 | 200 | 200 | - | Yes | $\begin{aligned} & 18 \mathrm{P} 1 \\ & 18 \mathrm{~S} 1 \end{aligned}$ | TI | TMS4044-20JL, NL | 4-57 |
|  |  |  |  |  | 250 | 300 | 300 |  |  |  |  | TMS 4044-30JL. NL |  |
|  |  |  |  |  | 200 | 450 | 450 |  |  |  |  | TMS 4044 -45JL. NL |  |


| $12 \mathrm{~V} \pm 10 \%$ | $5 \mathrm{~V} \pm 10 \%$ | OV | $-5 \mathrm{~V} \pm 10 \%$ | $V_{D D} \pm 1 \mathrm{~V}$ | 300 | 200 | 400 | - | Yes | $\begin{aligned} & \hline 22 \mathrm{P} 1 \\ & 22 \mathrm{~S} 1 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { INTEL } \\ \text { Ti } \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { C2107B } \\ & \text { TMS4060-2JL } \end{aligned}$ | 4-33 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $12 \mathrm{~V} \pm 10 \%$ | $5 \mathrm{~V} \pm 10 \%$ | OV | $\begin{array}{r} -4.5 \sim \\ -5.7 \mathrm{~V} \end{array}$ | 2.7 V | 280 | 150 | 375 | - | Yes | $\begin{aligned} & 16 \mathrm{P} 1 \\ & 16 \mathrm{~S} 1 \end{aligned}$ | MOSTEK | MK4116-2 | 4-13 |
|  |  |  |  |  | 280 | 200 | 375 |  |  |  |  | MK4116-3 |  |
|  |  |  |  |  | 260 | 250 | 410 |  |  |  |  | MK4116-4 |  |


| - | $5 \mathrm{~V} \pm 10 \%$ | 0 V | - | - | 75 | 450 | 450 | - | Yes | 22 P 1 | INTEL | P5101L-1 | $4-53$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | $5 \mathrm{~V} \pm 10 \%$ | 0 V | - | - | 75 | 450 | 450 | - | Yes | 18 S 1 | - |  | - |



| $12 \mathrm{~V} \pm 5 \%$ | $5 \mathrm{~V} \pm 5 \%$ | OV | $-5 \mathrm{~V} \pm 5 \%$ | - | 250 | 850 | - | - | Yes | 24S1 | INTEL | C8308 | 5-19 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $12 \mathrm{~V} \pm 5 \%$ | $5 \mathrm{~V} \pm 5 \%$ | 0 V | $-5 \mathrm{~V} \pm 5 \%$ | - | 250 | 850 | - | - | Yes | 24S1 | - | - | 5-22 |
| - | $5 \mathrm{~V} \pm 5 \%$ | OV | - | - | 200 | 850 | - | - | Yes | $\begin{array}{r} 24 \mathrm{P} 1 \\ 24 \mathrm{~S} 1 \\ \hline \end{array}$ | INTEL | $\begin{aligned} & \hline \text { P8316A } \\ & \text { C8316A } \end{aligned}$ | 5-23 |
| - | $5 \mathrm{~V} \pm 5 \%$ | OV | - | - | 200 | 850 | - | - | Yes | 24S1 | - | - | 5-26 |
| - | $5 \mathrm{~V} \pm 5 \%$ | OV | - | - | 300 | 650 | - | - | Yes | 24P1 | - | - | 5-15 |
| - | $5 \mathrm{~V} \pm 5 \%$ | OV | - | - | 300 | 650 | - | - | Yes | 24P1 | - | - | 5-17 |


| - | $5 \mathrm{~V} \pm 5 \%$ | OV | - | - | 200 | $20 \mu \mathrm{~s}$ | - | 16.8 KHz | Yes | 14P4 | GI | 1400 | 5-27 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $12 \mathrm{~V} \pm 5 \%$ | $5 \mathrm{~V} \pm 5 \%$ | OV | $-5 \mathrm{~V} \pm 5 \%$ | - | 600 | 450 | - | - | Yes | $\begin{aligned} & 24 \mathrm{~K} 10 \\ & 24 \mathrm{~S} 10 \end{aligned}$ | INTEL | D. C2708 | 5-31 |
|  |  |  |  |  | 600 | 650 | - |  |  |  | - | - |  |
|  | $5 \mathrm{~V} \pm 5 \%$ | OV | - | - | 300 | 450 | - | - | Yes | 24K10 | INTEL | D2716 | 5-35 |
| - |  |  |  |  | 300 | 650 | - |  |  |  | - | - |  |
| - | $5 \mathrm{~V} \pm 5 \%$ | OV | - | - | 450 | 60 | 60 | - | Yes | $\begin{aligned} & 16 \mathrm{~K} 1 \\ & 16 \mathrm{P} 1 \\ & 16 \mathrm{~S} 1 \end{aligned}$ | MMI | $\begin{aligned} & 6300 \mathrm{~J} \\ & 6300 \\ & 6300 \mathrm{D} \end{aligned}$ | 5-6 |
| - | $5 \mathrm{~V} \pm 5 \%$ | 0 V | - | - | 450 | 50 | 50 | - | Yes | $\begin{aligned} & 16 \mathrm{~K} 1 \\ & 16 \mathrm{P} 1 \\ & 16 \mathrm{~S} 1 \end{aligned}$ | MMI | $\begin{aligned} & 6330 \mathrm{~J} \\ & 6330 \\ & 6330 \mathrm{D} \end{aligned}$ | 5-11 |

Note 3 : Package code:
Package structure
$\mathrm{K}=$ Glass-sealed ceramic; $\mathrm{P}=$ Molded plastic: $\mathrm{S}=$ Metal-sealed ceramic
Package outline
$1=$ DIL without fin: $\quad 2=$ Flat without fin
$4=$ DIL without fin (improved): $10=$ DIL w/o fin, and w/quartz lid

## INDEX BY FUNCTION

|  |  |  |  | Type <br> (Note 1) |
| :---: | :---: | :---: | :---: | :---: |
| Former <br> designation | Circuit function and organization | Application notes | Ambient <br> operating <br> temp. <br> Ta ( $\left.{ }^{\circ} \mathrm{C}\right)$ |  |

Single-Chip Microcomputers

| M58840-XXXP | - | Single-Chip 4-Bit Microcomputer <br> with 8-Bit A/D Converter | 68 instructions, 2K-word by 9 -bit mask-prog. <br> ROM, 128-word by 4-bit RAM | P, AI, ED | $-10 \sim 70$ |
| :--- | :---: | :--- | :--- | :--- | :--- |
| M58842S | - | MELPS 4 System Evaluation Device | 68 instructions, 128-word by 4-bit RAM | P. AI, ED | $-10 \sim 70$ |
| M58494-XXXP ** | - | Single-Chip 4-Bit CMOS Microcomputer | 93 instructions, 4K-word by 10-bit mask-prog. <br> ROM, 32 -word by 4-bit RAM | C, AI | $-10 \sim 70$ |

## Microprocessors

| M5L 8080AP,S | M58710P, S | 8-Bit Parallel CPU | 78 instructions | N. Si | $0 \sim 70$ |
| :--- | :--- | :--- | :--- | :---: | :---: |
| M5L 8085AP,S | $*$ | M58712P, S | Single-Chip 8-Bit N-Channel <br> M5L 8085AP,S-20 <br> $*$ | M58712P, S-20 | Microprocessor |

## LSIs for Peripheral Circuits

| M58609-04P, S | - | Keyboard Encoder | JIS code standard product | P, AI | -20~75 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| M58609-09P, S | - | Keyboard Encoder | USASCII code standard product | P. AI | $-20 \sim 75$ |
| M58620-001 S | - | Keyboard Encoder | JIS code standard product | P. Al | $-20 \sim 75$ |
| M58741P | - | TV interface | $64 \times 64$ color-segment display | N. Si, ED | 0~70 |
| M5L 8041 A-XXXP ${ }^{*}$ | - | Universal Peripheral Interface | 90 instructions. 1 K -word by 8 -bit mask-prog. ROM, 64-word by 8-bit RAM | N. Si, ED | -20~70 |
| M5L 8212P | M54552P | 8-Bit Input/Output Port | With three-state outputs | B. S | 0~75 |
| M5L 821 6P | M54553P | 4-Bit Parallel Bidirectional Bus Driver | With three-state non-invert outputs | B. S | 0~75 |
| M5L 8224P | M54550P | Clock Generator and Driver for M5L 8080AP, S CPU |  | B, S | 0~75 |
| M5L 8226P | M54554P | 4-Bit Parallel Bidirectional Bus Driver | With three-state invert outputs | B. S | 0~75 |
| M5L 8228P | M54551P | System Controller and Bus Driver for M5L 8080AP. S CPU | Bidirectional. Ifor data bus isolation | B, S | 0~75 |
| M5L 8243P * | - | Input/Output Expander | For 4-bit I/O ports | N, Si, ED | $-20 \sim 70$ |
| M5L 8251AP * | - | Programmable Communication Interface | Synchronous/asynchronous operation | N, Si, ED | 0~70 |
| $\begin{array}{\|ll\|} \hline \text { M5L 8253P } & * \\ \text { M5L 8253P-5 } & * \\ \hline \end{array}$ | - | Programmable Interval Timer | 3 independent 16-bit counters | N, Si, ED | 0~70 |
| $\begin{array}{ll} \hline \text { M5L 8255AP } & * \\ \text { M5L 8255AP-5 } & * \\ \hline \end{array}$ | '- | Programmable Peripheral Interface | 24 programmable 1/0 pins | N, Si, ED | 0~70 |
| $\begin{array}{\|l\|l\|} \hline \text { M5L 8257P } & * \\ \text { M5L 8257P-5 } & * \\ \hline \end{array}$ | - | Programmable DMA Controller | Priority DMA request logic | N, Si, ED | 0~70 |
| M5L 8279P M5L 8279P-5 | M58743P <br> - | Programmable Keyboard/Display Interface | For 64 - or 128 -key contact-switch keyboards and dual 8 - or 16 -character alphanumeric displays | N, Si, ED | 0~70 |

## General Purpose MOS LSIs

| M58412P |  | - | CMOS LCD Digital Alarm Clock Circuit | 4.2MHz oscillator/divider | C. Al | $-20-65$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M58413P |  | - | CMOS LCD Digital Alarm Clock Circuit | 32 kHz oscillator/divider | C. Al | -20~65 |
| M58434P |  | - | CMOS Analog Clock Circuit | 4.2 MHz oscillator/divider | C. Si | -20~70 |
| M58435P |  | - | CMOS Analog Clock Circuit | 4.2MHz oscillator/divider | C. Si | $-20 \sim 70$ |
| M58436-001P | * | - | CMOS Analog Clock Circuit | 4.2 MHz oscillator/divider | C. Al | --20~70 |
| M58437-001P | * | - | CMOS Analog Clock Circuit | 32 kHz oscillator/divider | C. Al | $-20 \sim 70$ |
| M58478P |  | - | 17-Stage Oscillator/Divider | 17-stage binary divider | C. Al | $-30 \sim 70$ |
| M58479P |  | - | CMOS Counter/Timer | $50 \mathrm{~ms} \sim 4800 \mathrm{~h}$ timer | C. Al | $-30 \sim 70$ |
| M58482P |  | - | CMOS Counter/Timer | $50 \mathrm{~ms} \sim 4800 \mathrm{~h}$ timer | C. Al | $-30 \sim 70$ |
| M58480P | * | - | 30-Function Remote Control Transmitter |  | C. Al | $-30 \sim 70$ |
| M58484P | * | - | 30-Function Remote Control Transmitter |  | C. Al | $-30 \sim 70$ |
| M58481 P | * | - | 30-Function Remote Control Receiver |  | C. Al | $-30 \sim 70$ |
| M58485 ${ }^{\text {P }}$ | * | - | 29-Function Remote Control Receiver |  | C. Al | $-30 \sim 70$ |
| M58487P | * | - | 22-Function Remote Control Receiver |  | C. Al | $-30-70$ |
| M58872P | * | - | Single-Chip Printing Calculator |  | P, AI, ED | 0~50 |
| Note 1: * =New product; <br> 2 : $\mathrm{Al}=$ Aluminum gate . $\mathrm{N}=\mathrm{N}$-channel. |  | $\begin{aligned} & \mathrm{B}=\text { Bipolar } \\ & \mathrm{P}=\text { P-channel. } \end{aligned}$ | development ar. $\begin{array}{ll}C=\text { CMOS }, & E D= \\ S=\text { Schottkey, } & S i=\end{array}$ | hancement depletion mode. icon gate | $F A=F A M O S$, |  |



| $-15 \mathrm{~V} \pm 10 \%$ | - | 0 V | - | - | 250 | - | 10000 | 0.6 | $Y \mathrm{Yes}$ | 42 P 1 | - | - | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $-15 \mathrm{~V} \pm 10 \%$ | - | 0 V | - | - | 250 | - | 10000 | 0.6 | Yes | 64 S 1 | - |  | - |
| - | $5 \mathrm{~V} \pm 5 \%$ | 0 V | - | - | 5 | - | 6600 | 0.455 | Yes | 68 P 2 | - | $6-19$ |  |




Note 3 : Package code:
$\stackrel{24}{4} \frac{1}{T}$
1 Number of pins
$\mathrm{K}=$ Glass-sealed ceramic; $\mathrm{P}=$ Molded plastic; $\mathrm{S}=$ Metal-sealed ceramic
Package outline
$1=$ DIL without fin: $\quad 2=$ Flat without fin:
$4=$ DIL without fin (improved): $10=$ DIL w/o fin, and w/quartz lid

[^0]| Type | Function | Application notes | Memory capacity |  | 1/0 port (bits) | Ambient <br> operating <br> temp. <br> $\mathrm{Ta}\left({ }^{\circ} \mathrm{C}\right)$ | Supply voltage (V) | Dimensions $\text { ( } 1 \times w \times h \text { ) }$ <br> (mm) | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RAM (bytes) | $\begin{gathered} \text { ROM } \\ \text { (bytes) } \end{gathered}$ |  |  |  |  |  |

## Microcomputer Systems

| PCA0801 | MELCS 8/2 Single-Board Computer | Using M5L8080AP | 256 | $\begin{gathered} 2 \mathrm{~K} \\ \text { (Note 1) } \\ \hline \end{gathered}$ | 48 | 0~55 | 5 | $125 \times 145 \times 17$ | 11-3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCA0802 | MELCS 8/2 Memory and 1/0 Expansion Board | IFor PCA0801 | 1 K | $\begin{array}{\|c\|} \hline 4 \mathrm{~K} \\ \text { (Note 1) } \\ \hline \end{array}$ | 24 | 0~55 | 12.5.-5 | $125 \times 145 \times 17$ | 11-7 |
| PCA0803 | MELCS 8/2 Program Checker | ForlPCA0801,PCA0802 | - | - | - | 0~55 | 5 | $170 \times 200 \times 27$ | 11-11 |
| $\begin{aligned} & \text { PCA0804G01 * } \\ & \text { PCA0804G02 * } \end{aligned}$ | MELCS 8/2 Color TV Display Single-Board Computer | Using M5L8080AP.S and M58741P | $1 \mathrm{~K}^{\prime}$ | 2K (Note 2) | 24 | $5 \sim 40$ | 12,5, - 5 | $125 \times 145 \times 30$ | 11-13 |
| $\begin{aligned} & \hline \text { PCA8501G01* } \\ & \text { PCA8501G02* } \end{aligned}$ | MELCS 85/2 Single-Board Computer | Using M5L8085AP | 1 K | $\begin{array}{\|c\|} \hline 4 \mathrm{~K} \\ \text { (Note 3) } \\ \hline \end{array}$ | 48 | 0~55 | 5 | $125 \times 145 \times 17$ | 11-19 |
| PC8500 * | MELCS 85/1 Portable Microcomputer Console | For microcomputer system | - | - | - | 10~40 | AC100 | $350 \times 370 \times 140$ | 11-23 |

Note 1 : The standard product contains one M5L 2708 K 1K-byte EPROM
2 : The PCA0804G01 does not contain the M5L 2708 K EPROM
3 : The standard product contains one M5L 2716K 2K-byte EPROM

Microcomputer Support Systems

| PCA0401 | MELCS 4 Single-Board <br> System-Evaluation Computer | Using single-chip 4 bit <br> microcomputer | 128 | 2 K | 34 | $0-55$ | $7 .-15$ | $180 \times 190 \times 20$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PCA0402 | MELCS 4 Capacitive <br> Touch Keyboard | For PCA0401 | - | - | - | $0 \sim 55$ | -15 |  |
| $0 \sim-120$ | $180 \times 180 \times 20$ | $12-7$ |  |  |  |  |  |  |
| PCA0403 | MELCS 4 Program <br> Checker | For PCA0401. PCA0402 | - | - | - | $0 \sim 55$ | $7,-5$ <br> $-10,-15$ | $200 \times 270 \times 27$ |

Note 1:* : New Product

| Type | Structure | Function | Circuit function | Page |
| :---: | :---: | :---: | :---: | :---: |
| M54700K | B | PROM | 1024-bit ( 256 -word $\times 4$-bit) field-programmable ROM with open-collector outputs | 5-6 |
| M54700P |  |  |  |  |
| M54700S |  |  |  |  |
| M54730K | B | PROM | 256-bit (32-word $\times 8$-bit) field-programmable ROM with open-collector outputs | 5-11 |
| M54730P |  |  |  |  |
| M54730S |  |  |  |  |
| M58333-XXXP | N. Al | ROM | 32768 -bit (4096-word $\times 8$-bit) mask-programmable ROM | 5-15 |
| M58334-XXXP | N, AI, ED | ROM | 65536 -bit (8192-word $\times 8$-bit) mask-programmable ROM | 5-17 |
| M58412P | C. Al | Clock | CMOS LCD digital alarm clock circuit | 10-3 |
| M58413P | C. Al | Clock | CMOS LCD digital alarm clock circuit | 10-3 |
| M 58434P | C. Si | Clock | CMOS analog clock circuit | 10-11 |
| M58435P | C. Si | Clock | CMOS analog clock circuit | 10-11 |
| M58436-001P | C. Al | Clock | CMOS analog clock circuit | 10-11 |
| M58437-001P | C. Al | Clock | CMOS analog clock circuit | 10-11 |
| M 58478P | C. Al | Counter | 17-stage oscillator/divider | 10-15 |
| M58479P | C. Al | Counter | CMOS counter/timer | 10-19 |
| M58480P | C. Al | Remo-con | 30-function remote-control transmitter | 10-23 |
| M58481P | C. Al | Remo-con | 30 -function remote-control receiver | 10-27 |
| M58482P | C. Al | Counter | CMOS counter/timer | 10-19 |
| M58484P | C. Al | Remo-con | 30 -function remote-control transmitter | 10-23 |
| M 58485P | C. Al | Remo-con | 29-function remote-control receiver | 10-31 |
| M 58487P | C, AI | Remo-con | 22 -function remote-control receiver | 10-35 |
| M 58494-XXXP | C. Al | CPU | Single-chip 4-bit CMOS microcomputer | 7-3 |
| M58609-04P | P. Al | 1/0 | Keyboard encoder (JIS code standard product) | 9-3 |
| M58609-04S |  |  |  |  |
| M 58609-09P | P. Al | 1/0 | Keyboard encoder (USASCII code standard product) | 9-9 |
| M58609-09S |  |  |  |  |
| M58620-001S | P. AI | 1/0 | Keyboard encoder (JIS code standard product) | 9-11 |
| M 58656 S | P. Al | RAM | 1024-bit ( 256 -word $\times 4$-bit) non-volatile static RAM | 4-3 |
| M58730-001S | N, Si | ROM | 8192 -bit (1024-word $\times 8$-bit) mask-programmed ROM subroutine 1 integer arithmetic operations | 5-22 |
| M58730-XXXS | $\mathrm{N}, \mathrm{Si}$ | ROM | 8192-bit (1024-word $\times 8$-bit) mask-programmable ROM | 5-19 |
| M58731-001S | N, ED | ROM | 16384 -bit ( 2048 -word $\times 8$-bit) mask-programmed ROM with MELPS 8 ROM-B basic operating monitor | 5-26 |
| M58731-XXXP | N, ED | ROM | 16384 -bit (2048-word $\times 8$-bit) mask-programmable ROM | 5-23 |
| M58731-XXXS | N, ED | ROM | 16384 -bit (2048-word $\times 8$-bit) mask-programmable ROM | 5-23 |
| M58741P | N, Si, ED | 1/0 | TV interface | 9-19 |
| M58840-XXXP | P. Al, ED | CPU | Single-chip 4-bit microcomputer with 8-bit A/D converter | 6-3 |
| M58842S | P. Al, ED | CPU | MELPS 4-system evaluation device | 6-19 |
| M58872P | P, AI, ED | Calculator | Single-chip printing calculator | 10-39 |
| M58981S-45 | C, Si | RAM | 4096-bit (1024-word $\times 4$-bit) CMOS static RAM | 4-9 |
| M5G 1400P | P. Al | ROM | 1400 -bit (100-word $\times 14$-bit) electrically alterable ROM | 5-27 |
| M5K4116P-2 | N, Si | RAM | 16384 -bit (16 384-word $\times 1$-bit) dynamic RAM | 4-13 |
| M5K4116S-2 |  |  |  |  |
| M5K4116P-3 |  |  |  |  |
| M5K4116S-3 |  |  |  |  |
| M5K4116P-4 |  |  |  |  |
| M5K4116S-4 |  |  |  |  |

Note 1: Al=Aluminum gate. $\quad B=B i p o l a r . ~ C=C M O S, ~ E D=$ Enhancement depletion mode. $F A=F A M O S$. $\mathrm{N}=\mathrm{N}$-channel, $\quad \mathrm{P}=\mathrm{P}$-channel, $\quad \mathrm{S}=$ Schottkey. $\quad$ Si $=$ Silicon gate
2 : $\mathrm{CPU}=$ Central processing unit, $\quad \mathrm{I} / \mathrm{O} \quad$ input/output device. $\quad$ PROM $=$ Programmable read-only memory. RAM $=$ Random-access memory, Remo-con = Remote controller, $\quad$ ROM $=$ Read-only memory .

| Type | Structure | Function | Circuit function | Page |
| :---: | :---: | :---: | :---: | :---: |
| M5L 2101A P | N, Si, ED | RAM | 1024-bit (256-word $\times 4$-bit) static RAM | 4-25 |
| M5L 2101A S |  |  |  |  |
| M5L 2101A P-2 |  |  |  |  |
| M5L 2101A S-2 |  |  |  |  |
| M5L 2101A P-4 |  |  |  |  |
| M5L 2101A S-4 |  |  |  |  |
| M5L 2102A P-4 | N, Si, ED | RAM | 1024-bit (1024-word $\times 1$-bit) static RAM | 4-29 |
| M5L 2102A S-4 |  |  |  |  |
| M5L 2107B P | N. Si | RAM | 4096-bit (4096-word $\times 1$-bit) dynamic RAM | 4-33 |
| M5L 2107B S |  |  |  |  |
| M5L 2111AP | N, Si, ED | RAM | 1024-bit (256-word $\times 4$-bit) static RAM | 4-39 |
| M5L 2111A S |  |  |  |  |
| M5L 2111A P-2 |  |  |  |  |
| M5L 2111A S-2 |  |  |  |  |
| M5L 2111A P-4 |  |  |  |  |
| M5L 2111A S-4 |  |  |  |  |
| M5L 2112AP | N, Si, ED | RAM | 1024-bit (256-word $\times 4$-bit) static RAM | 4-43 |
| M5L 2112AS |  |  |  |  |
| M5L 2112A P-2 |  |  |  |  |
| M5L 2112A S-2 |  |  |  |  |
| M5L 2112A P-4 |  |  |  |  |
| M5L 2112A S-4 |  |  |  |  |
| M5L 2114LP | N, Si, ED | RAM | 4096-bit (1024-word $\times 4$-bit) static RAM | 4-49 |
| M5L 2114L S |  |  |  |  |
| M5L 2114L P-2 |  |  |  |  |
| M5L 2114L S-2 |  |  |  |  |
| M5L 2114L P-3 |  |  |  |  |
| M5L 2114L S-3 |  |  |  |  |
| M5L 2708 K | N, Si, FA | ROM | 8192-bit (1024-word $\times 8$-bit) erasable and electrically reprogrammable ROM | 5-31 |
| M5L 2708 S |  |  |  |  |
| M5L 2708 K-65 |  |  |  |  |
| M5L 2708 S-65 |  |  |  |  |
| M5L 2716 K | N, Si, FA | ROM | 16384 -bit (2048-word $\times 8$-bit) erasable and electrically reprogrammable ROM | 5-35 |
| M5L $2716 \mathrm{~K}-65$ |  |  |  |  |
| M5L 5101L P-1 | C. Si | RAM | 1024-bit (256-word $\times 4$-bit) CMOS static RAM | 4-53 |
| M5L 8041A-XXXP | N, Si, ED | 1/O | Universal peripheral interface | 9-23 |
| M5L 8080A P | N, Si | CPU | 8-bit parallel CPU | 8-3 |
| M5L 8080A S |  |  |  |  |
| M5L 8085A P | N, Si, ED | CPU | Single-chip 8-bit N-channel microprocessor | 8-29 |
| M5L 8085A S-20 |  |  |  |  |
| M5L 8085A P-20 |  |  |  |  |
| M5L 8085 AS-20 |  |  |  |  |
| M5L 8212 P | B. S | 1/0 | 8 -bit input/output port | 9-27 |
| M5L 8216P | B, S | 1/0 | 4-bit parallel bidirectional bus driver (with non-invert outputs) | 9-31 |
| M5L 8224P | B, S | 1/0 | Clock generator and driver for M5L8080AP. S CPU | 8-17 |
| M5L 8226 P | B, S | 1/0 | 4-bit parallel bidirectional bus driver (with invert outputs) | 9-31 |
| M5L 8228P | B, S | 1/0 | System controller and bus driver for M5L 8080AP. S CPU | 8-23 |
| M5L 8243 AP | N, Si, ED | 1/0 | Input/output expander | 9-35 |
| M5L 8251AP | N, Si, ED | 1/0 | Programmable communication interface | 9-39 |

MITSUBISHI LSIs
INDEX BY TYPE DESIGNATION

| Type | Structure | Function | Circuit function | Page |
| :---: | :---: | :---: | :---: | :---: |
| M5L 8253P | N, Si, ED | 1/0 | Programmable interval timer | 9-55 |
| M5L 8253P-5 |  |  |  |  |
| M5L 8255AP | N, Si, ED | 1/0 | Programmable peripheral interface | 9-63 |
| M5L 8255AP-5 |  |  |  |  |
| M5L 8257P | N, Si, ED | 1/O | Programmable DMA controller | 9-79 |
| M5L 8257P-5 |  |  |  |  |
| M5L 8279P | N, Si, ED | 1/0 | Programmable keyboard/display interface | 9-87 |
| M5L 8279P-5 |  |  |  |  |
| M5T 4044P-20 | N, Si, ED | RAM | 4096-bit (4096-word $\times 1$-bit) static RAM | 4-57 |
| M5T 4044S-20 |  |  |  |  |
| M5T 4044P-30 |  |  |  |  |
| M5T 4044S-30 |  |  |  |  |
| M5T 4044P-45 |  |  |  |  |
| M5T 4044S-45 |  |  |  |  |


| Type | Function | Page |
| :---: | :---: | :---: |
| PC8500 | MELCS 85/1 Portable Microcomputer Console | 11-23 |
| PCA0401 | MELCS 4 Single-Board System-Evaluation Computer | 12-3 |
| PCA0402 | MELCS 4 Capacitive Touch Keyboard | 12-7 |
| PCA0403 | MELCS 4 Program Checker | 12-9 |
| PCA0801 | MELCS 8/2 Single-Board Computer | 11-3 |
| PCA0802 | MELCS 8/2 Memory and I/O Expansion Board | 11-7 |
| PCA0803 | MELCS 8/2 Program Checker | 11-11 |
| $\begin{aligned} & \text { PCA0804G01 } \\ & \text { PCA0804G02 } \end{aligned}$ | MELCS 8/2 Color TV Display Single-Board Computer | 11-13 |
| PCA8501G01 <br> PCA8501G02 | MELCS 85/2 Single-Board Computer | 11-19 |

Note 1: $\mathrm{A}=$ Aluminum gate. $\quad \mathrm{B}=$ Bipolar. $\quad \mathrm{C}=\mathrm{CMOS} . \quad \mathrm{ED}=$ Enhancement depletion mode, $\mathrm{FA}=\mathrm{FAMOS}$. $\mathrm{N}=\mathrm{N}$-channel. $\quad \mathrm{P}=\mathrm{P}$-channel. $\quad \mathrm{S}=$ Schottkey $. \quad \mathrm{Si}=$ Silicon gate
2: $\mathrm{CPU}=$ Central processing unit. $\quad \mathrm{I} O \quad$ input/output device. PROM=Programmable read-only memory. RAM = Random-access memory. Remo-con=Remote controller. ROM =Read-only memory

MITSUBISHI LSIs GUIDE TO INTERCHANGEABLILITY

| Function | Mitsubishi Electric | Circuit organization | Advanced <br> Micro <br> Devices | American <br> Microsystems | Electronic Arrays |
| :---: | :---: | :---: | :---: | :---: | :---: |
| . | M58840-XXXP | Single-chip 4-bit |  |  |  |
|  | M58842S | MELPS 4 system evaluation device |  |  |  |
|  | M58494-XXXP | Single-chip 4-bit CMOS |  |  |  |
|  | M5L 8080AP | 8-bit parallel |  |  |  |
|  | M5L 8080AS | 8-bit parallel | AM9080A |  |  |
|  | M5L 8085AP | Single-chip 8-bit N -channel |  |  |  |
|  | M5L 8085AS | Single-chip 8-bit N -channel | AM8085A |  |  |
|  | M5L 8085AP-20 | Single-chip 8-bit N -channel |  |  |  |
|  | M5L 8085AS-20 | Single-chip 8-bit N -channel |  |  |  |
|  | M5L 2101AP-2 | $256 \times 4$-bit |  |  |  |
|  | M5L 2101AS-2 | $256 \times 4$-bit |  |  |  |
|  | M5L 2101AP | $256 \times 4$-bit |  |  |  |
|  | M5L 2101AS | $256 \times 4$-bit | AM2101 |  | . |
|  | M5L 2101AP-4 | $256 \times 4$-bit |  |  |  |
|  | M5L 2101AS-4 | $256 \times 4$-bit |  |  |  |
|  | M5L 2111AP-2 | $256 \times 4$-bit |  |  |  |
|  | M5L 2111AS-2 | $256 \times 4$-bit |  |  |  |
|  | M5L 2111AP | $256 \times 4$-bit |  |  |  |
|  | M5L 2111AS | $256 \times 4$-bit |  |  |  |
|  | M5L 2111AP-4 | $256 \times 4$-bit |  |  |  |
|  | M5L 2111AS-4 | $256 \times 4$-bit |  |  |  |
|  | M5L 2112AP-2 | $256 \times 4$-bit |  |  |  |
|  | M5L 2112AS-2 | $256 \times 4$-bit |  |  |  |
|  | M5L 2112AP | $256 \times 4$-bit |  |  |  |
|  | M5L 2112AS | $256 \times 4$-bit |  |  |  |
|  | M5L 2112AP-4 | $256 \times 4$-bit |  |  |  |
|  | M5L 2112AS-4 | $256 \times 4$-bit |  |  |  |
|  | M5L 2102AP-4 | $1024 \times 1$-bit |  |  |  |
|  | M5L 2102AS-4 | $1024 \times 1$-bit |  | S3102 |  |
|  | M5L 2114LP-2 | $1024 \times 4$-6it |  |  |  |
|  | M5L 2114LS-2 | $1024 \times 4$-bit | AM91L14E | S2114L-2 |  |
|  | M5L 2114LP-3 | $1024 \times 4$-bit |  |  |  |
|  | M5L 2114LS-3 | $1024 \times 4$-bit | AM91L14C | S2114L-3 |  |
|  | M5L 2114LP | $1024 \times 4$-bit |  |  |  |
|  | M5L 2114LS | $1024 \times 4$-bit | AM91L14B |  |  |
|  | M5T 4044P-20 | $4096 \times 1$-bit |  |  |  |
|  | M 5T 4044S-20 | $4096 \times 1$-bit | AM4044-20 |  |  |
|  | M5T 4044P-30 | $4096 \times 1$-bit |  |  |  |
|  | M5T 4044S-30 | $4096 \times 1$-bit | AM4044-30 |  |  |
|  | M5T 4044P-45 | $4096 \times 1$-bit |  |  |  |
|  | M5T 4044S-45 | $4096 \times 1$-bit | AM4044-45 |  |  |


| Fairchild Semiconductor | Fujitsu | Hitachi | Intel | Intersil | Monolithic <br> Memories | Mostek |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  | P8080A |  |  |  |
|  |  |  | C8080A |  |  |  |
|  |  |  | P8085A |  |  |  |
|  |  |  | C8085A |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  | P2101A-2 |  |  |  |
|  |  |  | C2101A-2 |  |  |  |
|  |  |  | P2101A |  |  |  |
|  |  |  | C2101A |  |  |  |
|  |  | HM45102 | P2101A-4 |  |  |  |
|  | MB8101 |  | C2101A-4 |  |  |  |
|  |  |  | P2111A-2 |  |  |  |
|  |  |  | C2111A-2 |  |  |  |
|  |  |  | P2111A |  |  |  |
|  |  |  | C2111A |  |  |  |
|  |  |  | P2111A-4 |  |  |  |
|  | MB8111 |  | C2111A-4 |  |  |  |
|  |  |  | P2112A-2 |  |  |  |
|  |  |  | C2112A-2 |  |  |  |
|  |  |  | P2112A |  |  |  |
|  |  |  | C2112A |  |  |  |
|  |  |  | P2112A-4 |  |  |  |
|  | MB8112 |  | C2112A-4 |  |  |  |
| 21021 | MB8102 |  | P2102A-4 | IM7552-1CPE |  | MK4102P-1 |
|  |  |  | C2102A-4 | IM 7552-1CDE |  |  |
|  |  |  | P2114L-2 |  |  |  |
|  |  |  | C2114L-2 | 2114L-2 |  |  |
|  |  |  | P2114L-3 |  |  |  |
| 2114L-3 |  |  | C2114L-3 | 2114L-3 |  |  |
|  |  |  | P2114L |  |  |  |
| 2114L |  |  | C2114L | 2114L |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  | IM7141-2 |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  | IM7141-3 |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  | \|M7141 |  |  |

## MITSUBISHI <br> ELECTRIC

MITSUBISHI LSIs GUIDE TO INTERCHANGEABLILITY

| Function | Mitsubishi <br> Electric | Circuit organization | Motorola <br> Semiconductor <br> Products | National <br> Semiconductor | Nippon <br> Electric |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\frac{n}{0}$ | M58840-XXXP | Single-chip 4-bit |  |  |  |
|  | M58842S | MELPS 4 system evaluation device |  |  |  |
|  | M58494-XXXP | Single-chip 4-bit CMOS |  |  |  |
|  | M5L 8080AP | 8-bit parallel |  |  |  |
|  | M5L 8080AS | 8-bit parallel |  | INS8080A |  |
|  | M5L 8085AP | Single-chip 8-bit N-channel |  |  |  |
|  | M5L 8085AS | Single-chip 8-bit N -channel |  |  |  |
|  | M5L 8085AP-20 | Single-chip 8-bit N -channel |  |  |  |
|  | M5L 8085AS-20 | Single-chip 8-bit N -channel |  |  |  |
| $\begin{aligned} & \sum_{\ll}^{\infty} \\ & 0 \\ & 0 \\ & 0 \\ & \vdots 0 \end{aligned}$ | M5L 2101AP-2 | $256 \times 4$-bit |  |  |  |
|  | M5L 2101AS-2 | $256 \times 4$-bit |  |  |  |
|  | M5L 2101AP | $256 \times 4$-bit |  |  |  |
|  | M5L 2101AS | $256 \times 4$-bit |  |  |  |
|  | M5L 2101AP-4 | $256 \times 4$-bit |  | MM2101AN-4 |  |
|  | M5L 2101AS-4 | $256 \times 4$-bit |  | MM2101AJ-4 | uPD2101A |
|  | M5L 2111AP-2 | $256 \times 4$-bit |  |  |  |
|  | M5L 2111AS-2 | $256 \times 4$-bit |  |  |  |
|  | M5L 2111AP | $256 \times 4$-bit |  |  |  |
|  | M5L 2111AS | $256 \times 4$-bit |  |  |  |
|  | M5L 2111AP-4 | $256 \times 4$-bit |  | MM2111AN-4 |  |
|  | M5L 2111AS-4 | $256 \times 4$-bit |  | MM2111AJ-4 | $\mu$ PD2111A |
|  | M5L 2112AP-2 | $256 \times 4$-bit |  |  |  |
|  | M5L 2112AS-2 | $256 \times 4$-bit |  |  |  |
|  | M5L 2112AP | $256 \times 4$-bit |  |  |  |
|  | M5L 2112AS | $256 \times 4$-bit |  |  |  |
|  | M5L 2112AP-4 | $256 \times 4$-bit |  | MM2112AN-4 |  |
|  | M5L 2112AS-4 | $256 \times 4$-bit |  | MM2112AJ-4 |  |
|  | M5L 2102AP-4 | $1024 \times 1$-bit |  | MM2102AN-4 |  |
|  | M5L 2102AS-4 | $1024 \times 1$-bit |  | MM2102AJ-4 |  |
|  | M5L 2114LP-2 | $1024 \times 4$-bit | MCM21L14-20P | MM2114N-2 |  |
|  | M5L 2114LS-2 | $1024 \times 4$-bit | MCM21L14-20S | MM2114J-2 |  |
|  | M5L 2114LP-3 | $1024 \times 4$-bit | MCM21L14-30P | MM2114N-3 |  |
|  | M5L 2114LS-3 | $1024 \times 4$-bit | MCM21L14-30S | MM2114J-3 |  |
|  | M5L 2114LP | $1024 \times 4$-bit | MCM21L14-45P | MM2114N |  |
|  | M5L 2114LS | $1024 \times 4$-bit | MCM21L14-45S | MM2114J |  |
|  | M5T 4044P-20 | $4096 \times 1$-bit | MCM66L41-20P | MM5257N-2 |  |
|  | M5T 4044S-20 | $4096 \times 1$-bit | MCM66L41-20S | MM5257J-2 |  |
|  | M5T 4044P-30 | $4096 \times 1$-bit | MCM66L41-30P | MM5257N-3 |  |
|  | M5T 4044S-30 | $4096 \times 1$-bit | MCM66L41-30S | MM5257J-3 |  |
|  | M5T 4044P-45 | $4096 \times 1$-bit | MCM66L41-45P | MM5257N |  |
|  | M5T 4044S-45 | $4096 \times 1$-bit | MCM66L41-45S | MM5257J |  |


| Texas Instruments | Toshiba | Signetics | General Instrument |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
| TMS8080 |  |  |  |
| TMS8080 |  | MP8080A |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  | T3374 |  | RA9-1101A |
| TMS4.039 |  | 2101 A-4 |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  | TMM311P |  |  |
| TMS4042 | TMM311C | $2111 \mathrm{~A}-4$ |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  | TMM312P |  |  |
| TMS4043 | TMM312C | 2112A-4 |  |
|  | TMM313P |  |  |
| TMS4033 | TMM313C | 2602 |  |
| TMS4045-20NL |  |  |  |
| TMS4045-20JL |  | 2614-20 |  |
| TMS4045-30NL |  |  |  |
| TMS4045-30JL |  | 2614-30 |  |
| TMS4045-45NL |  |  |  |
| TMS4045-45JL |  | 2614-45 |  |
| TMS4044-20NL |  | 2613-20N |  |
| TMS4044-20JL |  | 2613-201 |  |
| TMS4044-30NL |  |  |  |
| TMS4044-30JL |  |  |  |
| TMS4044-45NL |  | 2613-45N |  |
| TMS4044-45JL |  | 2613-45I |  |

MITSUBISHI LSIs

| Function | Mitsubishi Electric | Circuit organization | Advanced <br> Micro <br> Devices | American <br> Microsystems | Electronic <br> Arrays |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | M5L 2107BP | $4096 \times 1$-bit |  |  |  |
|  | M5L 2107BS | $4096 \times 1$-bit | AM9060E | S4021-1 |  |
|  | M5K 4116P-2 | $16384 \times 1$-bit |  |  |  |
|  | M 5K 4116S-2 | $16384 \times 1$-bit |  |  |  |
|  | M 5K 4116P-3 | $16384 \times 1$-bit |  |  |  |
|  | M5K 4116S-3 | $16384 \times 1$-bit | AM9016E |  |  |
|  | M 5K 4116P-4 | $16384 \times 1$-bit |  |  |  |
|  | M5K 4116S-4 | $16384 \times 1$-bit | AM9016D |  |  |
| CMOS Static RAMs | M5L 5101LP-1 | $256 \times 4$-bit |  | S5101L-1 |  |
|  | M58981S-45 | $1024 \times 4$-bit |  |  |  |
| $\begin{aligned} & \text { Non-Vola- } \\ & \text { tile RAMs } \end{aligned}$ | M 58656 S | $256 \times 4$-bit |  |  |  |
| $\sum_{0}^{n}$0000 | M 58730-XXXS | $1024 \times 8$-bit |  |  |  |
|  | M58730-001S | $1024 \times 8$-bit (programmed) |  |  |  |
|  | M $58731-X \times X P$ | $2048 \times 8$-bit |  |  |  |
|  | M $58731-\times \times \times S$ | $2048 \times 8$-bit |  |  |  |
|  | M58731-001S | $2048 \times 8$-bit (programmed) |  |  |  |
|  | M $58333-X X X P$ | $4096 \times 8$-bit |  |  |  |
|  | M $58334-X \times \times P$ | $8192 \times 8$-bit |  |  |  |
| EEPROM | M5G 1400P | $100 \times 14$-bit FAMOS |  |  |  |
|  | M5L 2708 K | $1024 \times 8$-bit FAMOS |  |  |  |
|  | M5L 2708S | $1024 \times 8$-bit FAMOS | AM2708 |  | EA2708C |
|  | M5L 2708K-65 | $1024 \times 8$-bit FAMOS |  |  |  |
|  | M5L 2708S-65 | $1024 \times 8$-bit FAMOS |  |  |  |
|  | M5L 2716K | $2048 \times 8$-bit FAMOS |  |  |  |
|  | M5L 2716K-65 | $2048 \times 8$-bit FAMOS |  |  |  |
|  | M54700K | $256 \times 4$-bit | AM9760 |  |  |
|  | M54700P | $256 \times 4$-bit |  |  |  |
|  | M54700S | $256 \times 4$-bit |  |  |  |
|  | M54730K | $32 \times 8$-bit |  |  |  |
|  | M54730P | $32 \times 8$-bit |  |  |  |
|  | M54730S | $32 \times 8$-bit |  |  |  |

Note: EEPROM = Electrically erasable and programmable ROM
EPROM = Electrically programmable ROM

MITSUBISHI LSIs
GUIDE TO INTERCHANGEABLILITY

| Fairchild Semiconductor | Fujitsu | Hitachi | Intel | Intersil | Monolithic <br> Memories | Mostek |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | P2107B |  |  | MK4006-6P |
| 3524-5 | MB8103 | HM3503 | C2107B |  |  |  |
|  |  |  |  |  |  | MK4116-2 |
|  |  |  |  |  |  | MK4116-2 |
|  |  |  |  |  |  | MK4116-3 |
|  |  |  |  |  |  | MK4116-3 |
|  |  |  |  |  |  | MK4116-4 |
|  |  |  |  |  |  | MK4116-4 |
|  |  |  | P5101L-1 | IM6551 |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  | C8308 |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  | P8316A |  |  |  |
|  |  |  | C8316A |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  | D2708 |  |  |  |
|  |  |  | C2708 |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  | D2716 |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  | 6300 J |  |
| 93417P |  |  |  |  | 6300 |  |
| 934170 |  |  |  |  | 6300 D |  |
|  |  |  |  |  | 6330 J |  |
|  |  |  |  |  | 6330 |  |
|  |  |  |  |  | 6330 D |  |

MITSUBISHI LSIs
GUIDE TO INTERCHANGEABLILITY

| Func- <br> tion | Mitsubishi <br> Electric | Circuit organization | Motorola <br> Semiconductor <br> Products | National Semiconductor | Nippon <br> Electric |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | M5L 2107BP | $4096 \times 1$-bit |  | MM5280N | $\mu$ PD411D |
|  | M5L 2107BS | $4096 \times 1$-bit |  |  |  |
|  | M5K 4116P-2 | $16384 \times 1$-bit |  |  |  |
|  | M5K 4116S-2 | $16384 \times 1$-bit | MCM4116L-15 | MM5290J-2 |  |
|  | M5K 4116P-3 | $16384 \times 1$-bit |  |  |  |
|  | M 5K 4116S-3 | $16384 \times 1$-bit | MCM4116L-20 | MM5290J-3 |  |
|  | M5K 4116P-4 | $16384 \times 1$-bit |  |  |  |
|  | M5K 4116S-4 | $16384 \times 1$-bit | MCM4116L-25 | MM5290J-4 |  |
| CMOS Static RAMs | M5L 5101LP-1 | $256 \times 4$-bit | MCM145101-1P |  |  |
|  | M58981S-45 | $1024 \times 4$-bit |  |  |  |
| Non-Vola tile RAMs | M58656S | $256 \times 4$-bit |  |  |  |
| $\sum_{0}^{n}$0inm2 | M58730-XXXS | $1024 \times 8$-bit |  |  |  |
|  | M 58730-001S | $1024 \times 8$-bit (programmed) |  |  |  |
|  | M58731-XXXP | $2048 \times 8$-bit |  |  |  |
|  | M58731-XXXS | $2048 \times 8$-bit |  |  |  |
|  | M 58731-001S | $2048 \times 8$-bit (programmed) |  |  |  |
|  | M $58333-\times \times \times P$ | $4096 \times 8$-bit |  |  |  |
|  | M58334-XXXP | $8192 \times 8$-bit |  |  |  |
| EEPROM | M5G 1400P | $100 \times 14$-bit FAMOS |  |  |  |
|  | M5L 2708K | $1024 \times 8$-bit FAMOS |  |  |  |
|  | M5L 2708 S | $1024 \times 8$-bit FAMOS | MCM2708L | MM2708 |  |
|  | M5L 2708K-65 | $1024 \times 8$-bit FAMOS |  |  |  |
|  | M5L 2708S-65 | $1024 \times 8$-bit FAMOS |  |  |  |
|  | M5L 2716 K | $2048 \times 8$-bit FAMOS |  |  |  |
|  | M5L 2716K-65 | $2048 \times 8$-bit FAMOS |  |  |  |
| $n$$\sum_{0}^{n}$0000$\sum_{4}^{0}$4 | M 54700 K | $256 \times 4$-bit |  |  |  |
|  | M54700P | $256 \times 4$-bit |  | DM74S387N |  |
|  | M54700S | $256 \times 4$-bit |  | DM74S387J |  |
|  | M 54730 K | $32 \times 8$-bit |  |  |  |
|  | M54730P | $32 \times 8$-bit |  | DM74S188N |  |
|  | M54730S | $32 \times 8$-bit |  | DM74S188J |  |

Note: EEPROM = Electrically erasable and programmable ROM EPROM = Electrically programmable ROMs

| Texas Instruments | Toshiba | Signetics | General Instrument |
| :---: | :---: | :---: | :---: |
| TMS4060-2JL |  | 2680 |  |
|  |  | 2690-2-N |  |
| TMS4116-15 |  | 2690-2-I |  |
|  |  | 2690-3-N |  |
| TMS4116-20 |  | 2690-3-1 |  |
|  |  | 2690-4-N |  |
| TMS4116-25 |  | 2690-4-1 |  |
|  |  |  |  |
|  |  |  |  |
|  | TMM 142C |  |  |
| TMS4700 |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  | TMM331C |  | R03-9316A |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
| TMS27L08 |  | 2708 |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  | N82S32 |  |
|  |  |  |  |
|  |  |  |  |

MITSUBISHI LSIs
GUIDE TO INTERCHANGEABLILITY

| Function | Mitsubishi <br> Electric | Circuit organization | Advanced <br> Micro <br> Devices | American <br> Microsystems | Electronic <br> Arrays |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | M 58609-04P | Keyboard encoder |  |  |  |
|  | M58609-04S | Keyboard encoder |  |  |  |
|  | M58609-09P | Keyboard encoder |  |  |  |
|  | M58609-09S | Keyboard encoder |  |  |  |
|  | M58620-001S | Keyboard encoder |  |  |  |
|  | M5874 1P | TV interface |  |  |  |
|  | M5L 8041A-XXXP | Universal peripheral interface |  |  |  |
|  | M5L 8212P | 8-bit I/O port | AM8212 |  |  |
|  | M5L 8216P | 4-bit parallel bidirectional bus driver(non-invert outputs) | AM8216 |  |  |
|  | M5L 8224P | Clock generator and driver | AM8224 |  |  |
|  | M5L 8226P | 4-bit bidirectional bus driver (invert outputs) | AM8226C |  |  |
|  | M5L 8228P | System controller and bus driver |  |  |  |
|  | M5L 8243P | Input/output expander |  |  |  |
|  | M5L 8251AP | Programmable communication interface |  |  |  |
|  | M5L 8253P | Programmable interval timer |  |  |  |
|  | M5L 8253P-5 | Programmable interval timer |  |  |  |
|  | M5L 8255AP | Programmable peripheral interface | AM9555C |  |  |
|  | M5L 8255AP-5 | Programmable peripheral interface |  |  |  |
|  | M 5L 8257P | Programmable DMA controller |  |  |  |
|  | M5L 8257P-5 | Programmable DMA controller |  |  |  |
|  | M5L 8279P | Programmable keyboard/display interface | AM8279 |  |  |
|  | M5L 8279P-5 | Programmable keyboard/display interface |  |  |  |
|  | M58412P | CMOS LCD digital alarm clock circuit |  |  |  |
|  | M 58413 P | CMOS LCD digital alarm clock circuit |  |  |  |
|  | M58434P | CMOS analog clock circuit |  |  |  |
|  | M58435P | CMOS analog clock circuit |  |  |  |
|  | M 58436-001P | CMOS analog clock circuit |  |  |  |
|  | M 58437-001P | CMOS analog clock circuit |  |  |  |
|  | M 58478P | 17-stage oscillator/divider |  |  |  |
|  | M58479P | CMOS counter/timer |  |  |  |
|  | M58480P | 30-function remote-control transmitter |  |  |  |
|  | M 58481P | 30 -function remote-control receiver |  |  |  |
|  | M58482P | CMOS counter/timer |  |  |  |
|  | M 58484P | 30-function remote-control transmitter |  |  |  |
|  | M58485P | 29 -function remote-control receiver |  |  |  |
|  | M58487P | 22 -function remote-control receiver |  |  |  |
|  | M58872P | Single-chip printing calculator |  |  |  |


| Fairchild <br> Semiconductor | Fujitsu |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Hitachi |  |  |  |

MITSUBISHI LSIs
GUIDE TO INTERCHANGEABLILITY

| Function | Mitsubishi Electric | Circuit organization | Motorola Semiconductor Products | National Semiconductor | Nippon <br> Electric |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | M58609-04P | Keyboard encoder |  |  |  |
|  | M58609-04S | Keyboard encoder |  |  |  |
|  | M58609-09P | Keyboard encoder |  |  |  |
|  | M58609-09S | Keyboard encoder |  |  |  |
|  | M58620-001S | Keyboard encoder |  |  |  |
|  | M58741P | TV interface |  |  |  |
|  | M 5L 8041A-XXXP | Universal peripheral interface |  |  |  |
|  | M5L 8212P | 8-bit I/O port |  | DP8212 | $\mu$ PB82 12 |
|  | M5L 8216P | 4-bit parallel bidirectional bus driver(non-invert outputs) |  | DP8216 |  |
|  | M5L 8224P | Clock generator and driver |  | DP8224 | $\mu$ PB8224 |
|  | M5L 8226P | 4-bit bidirectional bus driver (invert outputs) |  | DP8226 |  |
|  | M5L 8228P | System controller and bus driver |  | DP8228 | $\mu \mathrm{PB8228}$ |
|  | M5L 8243P | Input/output expander |  |  |  |
|  | M5L 8251AP | Programmable communication interface |  |  |  |
|  | M5L 8253P | Programmable interval timer |  |  |  |
|  | M5L 8253P-5 | Programmable interval timer |  |  |  |
|  | M5L 8255AP | Programmable peripheral interface |  | INS8255A |  |
|  | M5L 8255AP-5 | Programmable peripheral interface |  |  |  |
|  | M5L 8257P | Programmable DMA controller |  |  |  |
|  | M5L 8257P-5 | Programmable DMA controller |  |  |  |
|  | M5L 8279P | Programmable keyboard/display, interface |  |  |  |
|  | M5L 8279P-5 | Programmable keyboard/display interface |  |  |  |
|  | M58412P | CMOS LCD digital alarm clock circuit |  |  |  |
|  | M 58413 P | CMOS LCD digital alarm clock circuit |  |  |  |
|  | M58434P | CMOS analog clock circuit |  |  |  |
|  | M58435P | CMOS analog clock circuit |  |  |  |
|  | M58436-001P | CMOS analog clock circuit |  |  |  |
|  | M58437-001P | CMOS analog clock circuit |  |  |  |
|  | M 58478 P | 17-stage oscillator/divider |  |  |  |
|  | M 58479P | CMOS counter/timer |  |  |  |
|  | M 58480P | 30-function remote-control transmitter |  |  |  |
|  | M 58481P | 30-function remote-control receiver |  |  | - |
|  | M 58482 P | CMOS counter/timer |  |  |  |
|  | M58484P | 30-function remote-control transmitter |  |  |  |
|  | M 58485P | 29-function remote-control receiver |  |  |  |
|  | M 58487P | 22 -function remote-control receiver |  |  |  |
|  | M58872P | Single-chip printing calculator |  |  |  |

GUIDE TO INTERCHANGEABLILITY

| Texas Instruments | Toshiba | Signetics | General Instrument |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  | 8255A |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  | . |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

MITSUBISHI LSIs GUIDE TO SELECTION OF RAMs, PROMs AND ROMs

| Words | Bits/word |  |  |
| :---: | :---: | :---: | :---: |
|  | 1 | 4 | 8 |
| 32 |  |  | PROM M54730K, P, S |
| 256 |  | RAMs <br> M58656S <br> M5L 2101AP, S-4 <br> M5L 2111AP, S-4 <br> M5L 2112AP, S-4 <br> M5L 5101LP-4 <br> PROMs <br> M54700K, P, S |  |
| 1024 | RAMs <br> M5L 2102AP, S-4 | RAMs <br> M58981S-45 <br> M5L 2114LP, S <br> M5L 2114LP, S-2 <br> M5L 2114LP, S-3 | ROMs <br> M58730-XXXS <br> M58730-001S <br> PROMs <br> M5L 2708K, S <br> M5L 2708K, S-65 |
| 2048 |  |  | ROMs <br> M58731-XXXP, S <br> M58731-001P, S <br> PROMs <br> M5L 2716K <br> M5L 2716K-65 |
| 4096 | RAMs <br> M5L 2107BP, S <br> M5T 4044P, S <br> M5T4044P, S-2 <br> M5T 4044P, S-3 |  | ROMs M58333-XXXP |
| 8192 |  |  | ROMs $M 58334-X X X P$ |
| 16384 | RAMs <br> M5K 4116P, S-2 <br> M5K 4116P, S-3 <br> M5K 4116P, S-4 |  |  |

## ORDERING INFORMATION AND PACKAGE OUTLINES

## FUNCTION CODE

Mitsubishi integrated circuits may be ordered using the following simplified alphanumeric type-codes which define the function of the ICs and the package style.

## For Mitsubishi Original Products



## ivi! : תubisni ksis

## ORDERING INFORMATION

## For Second Source Products

Example:


M: Mitsubishi integrated circuit prefix
Temperature range
5: Standard industrial/commercial
( 0 to $70 / 75^{\circ} \mathrm{C}$ or -20 to $85^{\circ} \mathrm{C}$ )
9: High reliability (military)
Series designation of original source using 1 or 2 alphabetical characters.
K: Mostek's MK series
L: Intel's series
$\mathbf{T}$ : Texas Instruments' TMS series
G: General Instrument
Circuit function identification code of the original source type name

Package style
K: Glass-sealed ceramic
P: Molded plastic
s: Metal-sealed ceramic

- Electrical characteristic identification code using 1 or 2 digits.


## PACKAGE CODE

Package style may be specified by using the following simplified alphanumeric code.
Example:


K: Glass-sealed ceramic
P: Molded plastic
s: Metal-sealed ceramic
Package outline
1: DIL without fin
2: Flat without fin
4: DIL without fin (improved)
10: DIL without fin and with quartz lid

TYPE 8P1 8-PIN MOLDED PLASTIC DIL


TYPE 14P1 14-PIN MOLDED PLASTIC DIL


MITSUBISHI LSIs

## PACKAGE OUTLINES

TYPE 16P4 16-PIN MOLDED PLASTIC DIL


TYPE 16K1 16-PIN GLASS-SEALED CERAMIC DIL
宛

TYPE 16S1 16-PIN METAL-SEALED CERAMIC DIL


TYPE 18P1 18-PIN MOLDED PLASTIC DIL


## TYPE 18S1 18-PIN METAL-SEALED CERAMIC DIL



TYPE 22P1 22-PIN MOLDED PLASTIC DIL


## TYPE 22S1 22-PIN METAL-SEALED CERAMIC DIL



TYPE 24P1 24-PIN MOLDED PLASTIC DIL


MITSUBISHI LSIs
PACKAGE OUTLINES

TYPE 24K10 24-PIN METAL-SEALED CERAMIC DIL WITH OUARTZ LID


TYPE 24S1 24-PIN METAL-SEALED CERAMIC DII.


TYPE 24S10 24-PIN METAL-SEALED CERAMIC DIL WITH QUARTZ LID


TYPE 28P1 28-PIN MOLDED PLASTIC DIL


MITSUBISHI LSIS PACKAGE OUTLINES

TYPE 40P1 40-PIN MOLDED PLASTIC DIL


TYPE 40S1 40-PIN METAL-SEALED CERAMIC DIL


## TYPE 42P1 42-PIN MOLDED PLASTIC DIL



TYPE 60P2 60-PIN MOLDED PLASTIC FLAT



MITSUBISHI LSIs
PACKAGE OUTLINES

## TYPE 64S1 64-PIN METAL-SEALED CERAMIC DIL



TYPE 68P2 68-PIN MOLDED PLASTIC FLAT


## GENERAL

Semiconductor A material with resistivity usually in the range between metals and insulators, in which the electrical charge carrier concentration increases with increasing temperature range.
Extrinsic semiconductor A semiconductor with charge carrier concentration dependent upon impurities or other imperfections.
N-type semiconductor An extrinsic semiconductor in which the conduction electron density exceeds the mobile hole density.
P-type semiconductor An extrinsic semiconductor in which the mobile hole density exceeds the conduction electron density.
Junction A region of transition between semiconducting regions of different electrical properties.
PN junction A junction between P - and N -type semiconductor materials.
Depletion layer A region in which the mobile charge carrier density is insufficient to neutralize the net fixed charge density of donors and acceptors.
Breakdown (of a reverse-biased PN junction) A phenomenon, the initiation of which is observed as a transition from a state of dynamic resistance to a state of substantially lower dynamic resistance, for increasing the magnitude of a reverse current.
Semiconductor device A device whose essential characteristics are due to the flow of charge carriers within a semiconductor.
Reverse voltage The voltage across a junction or a diode when biased in the direction corresponding to the higher resistance.
Breakdown voltage The reverse voltage at which the reverse current through a junction becomes greater than a specified value.
Case temperature The temperature measured at a specified point on the case of a semiconductor device.
Storage temperature The temperature at which a semiconductor device is stored without any voltage applied.

## INTEGRATED CIRCUITS

Microelectronics The concept of the construction and use of highly miniaturized electronic circuits.
Microcircuit A microelectronic device, having a high equivalent circuit-element and/or component density, which is considered as a single unit.
Note: A microcircuit may be a microassembly or an integrated (micro) circuit.

Integrated circuit A circuit in which a number of circuit elements are inseparably associated and electrically inter-
connected, so that, for the purpose of specification, testing, commerce and maintenance, it is considered indivisible.

Note: For this definition. a circuit element does not have an envelope or external connection and is not specified or sold as a separate item.

Integrated microcircuit A microcircuit in which a number of circuit elements are inseparably associated and electrically interconnected, so that, for the purpose of specification, testing, commerce and maintenance, it is considered indivisible.

Note 1: For this definition, a circuit element does not have an envelope or external connection and is not specified or sold as a separate item.
2. Where no misunderstanding is possible, the term integrated microcircuit may be abbreviated to integrated circuit.'
3. Further qualifying terms may be used to describe the technique used in the manufacture of a specific integrated microcircuit.
Examples of the use of qualifying terms are:
semiconductor monolithic integrated circuit
semiconductor multichip integrated circuit
thin film integrated circuit
thick film integrated circuit
hybrid integrated circuit

Microassembly A microcircuit consisting of various components and/or integrated microcircuits which are constructed separately and which can be tested before being assembled and packaged.
Note 1: For this definition. a component has external connections and possibly an envelope as well. and it also can be specified and sold as a separate item.
2: Further qualifying terms may be used to describe the form of the components and/or the assembly techniques used in the construction of a specific microassembly.
Examples of use of qualifying terms are:
semiconductor multichip microassembly
discrete component microassembly
Integrated electronics The art and technology of the design, fabrication and use of integrated circuits.
Worst-case conditions (for a single characteristic) The values of the applied conditions which are individually chosen from within a specified range and together produce the most unfavorable value for a considered characteristic.

Note: Worst-case conditions for different characteristics may be different.

## DIGITAL INTEGRATED CIRCUITS

Digital signal The variation with time of a physical quantity that is used for the transmission of information or for information processing, and that has a finite number of nonoverlapping ranges of values.
Note 1: The physical quantity may be voltage. or current, or impedance. etc.
2: For convenience, each range of values can be represented by a single value-e.g.. the nominal value.

Binary signal A digital signal with only two possible ranges of values.
Note: For convenience, each range of values can be represented by a single valuee.g., the nominal value.

Low range (of a binary signal) The range of least positive (most negative) levels of a binary signal.

Note: This range is often denoted by 'L-range, and any level in the range by 'L-level.'
High range (of a binary signal) The range of most positive (least negative) levels of a binary signal.
Note: This range is often denoted by ' H -range, and any level in the range by ' H level.'
Digital circuit A circuit which is designed to operate by means of digital signals at the input(s) and at the output(s).
Note 1: In this definition, it is understood that 'inputs' and 'outputs' exclude static power supplies.
2: In some digital circuits-e.g., certain types of astable circuits-the inputs need not exist.
Binary circuit A digital circuit designed to operate with binary signals.
Note: The pairs of ranges of values of the binary signals may be different at different terminals.
Input configuration (input pattern) (of a binary circuit) A combination of the L-levels and H -levels at the input terminals at a given instant.
Output configuration (output pattern) (of a binary circuit) A combination of the L -levels and H -levels at the output terminals at a given instant.

> Note: When there is no possibility of ambiguity, the output configuration (output pattern) may be represented by the level (expressed as L-level or H -level) of the signal at a stated output terminal of the circuit (the reference output terminal).

Input terminal A terminal by means of which an applied signal may modify the output configuration (output pattern) of the circuit-either directly or indirectlyby modifying the ways in which the circuit reacts to signals at other terminals.
Combinatorial (digital) circuit A digital circuit in which there exists one, and only one, combination of the digital signals at the outputs for each possible combination of digital signals at the inputs.
Sequential (digital) circuit A digital circuit in which there exists at least one combination of the digital signals at the inputs for which there is more than one corresponding combination of the digital signals at the outputs.
Note: These combinations at the outputs are determined by previous history-e.g.

Elementary combinatorial circuit A binary combinatorial (digital) circuit which has only one output terminal, and in which the output signal accepts the value occurring only once in the function if, and only if, the signals applied to all the input terminals are either all in the H -range or all in the L-range.
Note 1: Because the output signal value (occurring only once in the function table) can lie either in the H -range or in the L -range, there are four types of elementary combinatorial circuits. According to the assignment of the signal values $L$ and $H$ to the binary values 0 and 1 of Boolean algebra, the following logic operations can be realized by means of the four types of elementary combinatorial circuits: AND. OR. NAND, NOR.
2: Nonelementary combinatorial circuits can be formed by combining elementary combinatorial circuits or by combining elementary combinatorial circuits with inverters.

Function table $A$ representation of the necessary or possible relations between the values of the digital signals at the inputs and the outputs of a digital circuit, these values of the digital signals being indicated either by using electrical values directly or by stating the electrical significance of the symbols-e.g., $L$ and $H$ for binary circuits. Generally, every column indicates the values of the digital signals at an input or at an output of the digital circuit; every row indicates the combination of values of the digital signals at the input(s) and the resulting values of the digital signals at the output(s); whenever the value of the digital signal at an output is not determined, it should be indicated by a question mark; whenever the value of a digital signal at an input has no influence, it should be indicated by the symbol L/H or X .

Truth table (for a relation between digital variables) A representation of the logic relationship between one or more independent digital variables and one or more dependent digital variables, by means of a table which, for each possible combination of the values of the independent variables, gives the appropriate values of the dependent variables.
Note: The distinction between 'function table' and 'truth table' is fundamentally necessary, because the same digital circuit may fulfill several different logic operations, according to the arbitrary assignment of the values of the digital variables to the values of the digital electrical quantities.

Input loading factor (of a bipolar digital circuit) A factor which indicates the ratio of the input current of a specified input terminal of a digital circuit to the input current of a particular circuit which is chosen as a reference load.

[^1]MITSUBISHI LSIs TERMINOLOGY

Output loading capability (of a bipolar digital circuit) A factor which indicates the ratio of the maximum output current of a specified output terminal of a digital circuit to the input current of a particular circuit which is chosen as a reference load.

Note: The reference load should preferably be chosen in such a way that the output loading capability becomes an integer.

Excitation An input configuration (input pattern), or change in input configuration (input pattern), that can: cause the circuit to change its output configuration (output pattern), either directly, or in conjunction with an already existing state of preparedness; or put the circuit in a state of preparedness; or either cancel or modify an already existing state of preparedness.
Note 1: The repetition or reiteration of a given excitation will not necessarily produce the same effect:
2: in some cases, an excitation can also maintain an output configuration (output pattern) which it could have produced.

Expander circuit An auxiliary circuit which can be used to expand the number of inputs of equal influence of an associated circuit without modifying the function of the associated circuit.
Binary inverter A binary circuit which has only one input terminal and one output terminal, and in which a signal value $L$ (or $H$ ) at the input produces a signal value H (or L ) at the output.
Function (sequential) matrix A table having several inputs which gives the possible output configurations for each input configuration(s) and from which the output configuration(s) resulting from a transition from each individual input configuration to any other input configuration can be read directly.

Note: Where appropriate, a function (sequential) matrix may be completed by additional data or details concerning time conditions-e.g., transition times for the input levels, delay time, duration of the input configuration to produce a desired new output configuration.

## SEQUENTIAL CIRCUITS

Master-slave arrangement An arrangement of two bistable circuits such that one of them, called the 'slave,' reproduces the output configuration of the other circuit, called the 'master.' The transfer of information from the master to the slave is produced by means of an appropriate signal.
Register An arrangement of bistable circuits by means of which information may be accepted, stored and restituted.
Note: The register may form part of another memory and is of a specified capacity.

Shift Register A register that, by means of an appropriate control signal, can transfer information between consecutive bistable circuits with the sequence being preserved.
Counter A sequential circuit for storing numbers that permits such numbers to be incremented or decremented by a defined constant, including unity.

## TIME INTERVALS BETWEEN INPUT SIGNALS

Setup time ( $\mathrm{t}_{\mathrm{su}}$ ) (of a digital circuit) The time interval between the application of a signal which is maintained at a specified input terminal and a consecutive active transition at another specified input terminal.

Note 1: The setup time is measured between the instants at which the magnitudes of the two signals pass through specified values within the transition of the signal levels.
2: The setup time is the actual time between two events and may be insufficient to accomplish the setup. A minimum value is specified which is the shortest interval for which correct operation of the digital circuit is guaranteed.
3: The setup time may have a negative value, in which case the minimum limit for which correct operation of the digital circuit is guaranteed defines the longest interval between the active transition and the application of the other signal.

Hold time ( $t_{h}$ ) (of a digital circuit) The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

Note 1: The hold time is measured between the instants at which the magnitudes of the two signals pass through specified values within the transitions of the signal levels.
2: The hold time is the actual time between two events and may be insufficient to accomplish the intended result.
A minimum value is specified which is the shortest interval for which correct operation of the digital circuit is guaranteed.
3: The hold time may have a negative value, in which case the minimum limit for which correct operation of the digital circuit is guaranteed defines the longest interval between the change of the signal and the active transition.

Resolution time ( $\mathrm{t}_{\text {res }}$ ) (of a digital circuit) The time interval between the cessation of one input pulse and the commencement of the next input pulse applied to the same input terminal.

Note 1: The resolution time is measured between the instants at which the magnitude of the input signal passes through specified values within the transitions of the signal levels.
2. The resolution time is the actual time between two pulses and may be insufficient to ensure that both pulses are recognized. A minimum value is specified which is the shortest interval for which correct operation of the digital circuit is guaranteed.

## SWITCHING TIMES OF BINARY CIRCUITS

High-level to low-level (low-level to high-level) propagation time ( $\mathbf{t}_{\mathrm{PHL}}$ and $\mathbf{t}_{\mathrm{PLH}}$ ) The time interval between specified reference points on the input and on the output pulses, when the output is going to the low (high) level and when the device is driven and loaded by typical devices of stated type.
Note: The mean value between the upper limit of the input low range and the lower limit of the input high range is generally used as the specified reference level.

High-level to low-level (low-level to high-level) delay time ( $\mathrm{t}_{\mathrm{DHL}}$ and $\mathrm{t}_{\mathrm{DLH}}$ ) The time interval between specified reference points on the input and on the output pulses, when the output is going to the low (high) level and when the device is driven and loaded by specified networks.
High-level to low-level (low-level to high-level) transition time ( $\mathbf{t}_{\mathbf{T H L}}$ and $\mathrm{t}_{\mathrm{TLH}}$ ) The time interval between specified reference points on the edge of the output pulse when the output is going to the low (high) level and when a specified input signal is applied through a specified network and the output is loaded by another specified network.

## INTEGRATED CIRCUIT MEMORIES

Memory cell (memory element) The smallest subdivision of a memory into which a unit of data has been or can be entered, in which it is or can be stored, and from which it can be retrieved.
Integrated circuit memory An integrated circuit consisting of memory cells (elements) and usually including associated circuits such as those for address selection, amplifiers, etc.
Read-only memory (ROM) A memory intended to be read only.
Note: Unless otherwise specified, the term 'read-only memory' implies that the content is unalterable, and defined by its structure.

Fixed-programmed read-only memory A read-only memory in which the data contents of each cell (element) are determined during manufacture and are thereafter unalterable.
Mask-programmed read-only memory A fixed-programmed read-only memory in which the data contents of each cell (element) are determined during manufacture by the use of a mask.
Field-programmable read-only memory A read-only memory that, after being manufactured, can have the data content of each memory cell (element) altered.
Programmable read-only memory (PROM) A read-only memory that can have the data content of each memory cell (element) altered once only.

Reprogrammable read-only memory A read-only memory that can have the data content of each memory cell (element) altered more than once.
Read/write memory A memory in which each cell (element) may be selected by applying appropriate electrical input signals, and in which the stored data may be either: a) sensed at appropriate output terminals; or b) changed in response to other similar electrical input signals.
Static read/write memory A memory in which the data is retained in the absence of control signals.

```
Note 1: The words 'read/write' may be omitted from the term when no misunder-
        standing will result.
    2: A static memory may use dynamic addressing or sensing circuits.
```

Dynamic read/write memory A memory in which the cells (elements) require the repetitive application of control signals in order to retain the data stored.

Note 1: The words 'read/write' may be omitted from the term when no misunderstanding will result.
2: Such repetitive application of the control signals is normally called a refresh operation.
3: A dynamic memory may use static addressing or sensing circuits.
4: This definition applies whether the control signals are generated inside or outside the integrated circuit.

Volatile memory A memory whose data content is lost when the power supply is disconnected.
Random-access memory (RAM) A memory that permits access to any of its address locations in any desired sequence.

## MICROPROCESSOR INTEGRATED CIRCUITS

Microprocessor integrated circuit An integrated circuit
capable of:

1. Accepting coded instructions at one or more terminals.
2. Carrying out, in accordance with the instructions received, all of:
a. the acceptance of coded data for processing and/or storage;
b. arithmetic and logical operations on the input data together with any relevant data stored in the microprocessor integrated circuit;
c. the delivery of coded data.
3. Accepting and/or delivering signals controlling and/or describing the operation or state of the microprocessor integrated circuit.

Note: The instructions may be fed in, built in, or held in an internal store.

Note: The definitions of terms described here are extracted from IEC publication 147-0. Some of the terms for integrated circuit memories and microprocessors are under consideration.

## MITSUBISHI LSIs SYMBOLOGY

## FOR DIGITAL INTEGRATED CIRCUITS

| Symbol | Parameter-definition |
| :---: | :---: |
| Ci | Input capacitance |
| C | Output capacitance |
| $\mathrm{C}_{1 / 0}$ | Input/output terminal capacitance |
| $\mathrm{C}_{1}(\phi)$ | Input capacitance of clock input. |
| f | Frequency |
| $f(\phi)$ | Clock frequency |
| 1 | Current-the current into an integrated circuit terminal is defined as a positive value and the current out of a terminal is defined as a negative value |
| IBB | Supply current from $V_{\text {BB }}$ |
| $\operatorname{IBB}(A V)$ | Average supply current from $\mathrm{V}_{\mathrm{BB}}$ |
| ICC | Supply current from $\mathrm{V}_{\mathrm{CC}}$ |
| $\operatorname{lCC}(\mathrm{AV})$ | Average supply current from Vcc |
| $\operatorname{lCC}(P D)$ | Power-down supply current from VCC |
| IDD | Supply current from V ${ }_{\text {DD }}$ |
| $\operatorname{ldD}(\mathrm{AV})$ | Average supply current from $V_{D D}$ |
| IGg | Supply current from $V_{G G}$ |
| IGG(AV) | Average supply current from $\mathrm{V}_{\mathrm{GG}}$ |
| 11 | Input current |
| 1 HH | High-level input current-the value of the input current when $\mathrm{V}_{O H}$ is applied to the input considered |
| IIL | Low-level input current-the value of the input current when $\mathrm{V}_{O L}$ is applied to the input considered |
| IOH | High-level output current-the value of the output current when $\mathrm{V}_{\mathrm{OH}}$ is applied to the output considered |
| IOL | Low-level output current-the value of the output current when $\mathrm{V}_{\mathrm{OL}}$ is applied to the output considered |
| Ioz | Off-state (high-impedance-state) output current-the current into an output having a three-state capability with input conditions so applied that it will establish. according to the product specification, the off (high-impedance) state at the output |
| IOZH | Off-state (high-impedance-state) output current, with high-level voltage applied to the output |
| lozl | Off-state (high-impedance-state) output current, with low-level voltage applied to the output |
| los | Short-circuit output current |
| I ss | Vss supply current |
| $\mathrm{Pd}_{\mathrm{d}}$ | Power dissipation |
| $\mathrm{R}_{1}$ | Input resistance |
| $\mathrm{R}_{\mathrm{L}}$ | External load resistance |
| $\mathrm{R}_{\text {OFF }}$ | Off-state output resistance |
| $\mathrm{R}_{\text {ON }}$ | On-state output resistance |
| $t \mathrm{a}$ | Access time-the time interval between the application of a specified input pulse during a read cycle and the availability of valid data signals at an output |
| ta ( $A D$ ) | Address access time-the time interval between the application of an address input pulse and the availability of valid data signals at an output |
| t a (CE) | Chip enable access time |
| ta(CS) | Chip select access time |
| $\mathrm{t}_{\mathrm{c}}$ | Cycle time |
| $\mathrm{tc}_{\mathrm{c}}$ (REF) | Refresh cycle time-the time interval between successive signals that are intended to restore the level in a dynamic memory cell to its original level |
| $t_{c}$ (RD) | Read cycle time-the time interval between the start of a read cycle and the start of the next cycle |
| $t_{c}(R M W)$ | Read-modify-write cycle time-the time interval between the start of a cycle in which the memory is read and new data is entered. and the start of the next cycle |
| $t_{c}(W R)$ | Write cycle time-the time interval between the start of a write cycle and the start of the next cycle |
| $t \mathrm{dv}(\mathrm{AD})$ | Data valid time with respect to address-the time interval following an initial change of address during which data stored at the initial address continues to be valid at the output |
| $t \mathrm{dv}(\mathrm{CE})$ | Data valid time with respect to chip enable-the time interval following chip enable during which output data continues to be valid |
| $t \mathrm{dv}(\mathrm{CS})$ | Data valid time with respect to chip select-the time interval following chip selecı during which output data continues to be valid |
| $t_{d}$ | Delay time-the time between the specified reference points on two pulses |
| $\mathrm{t}_{\mathrm{d}}(\phi)$ | Delay time between clock pulses-e.g., symbology: delay time. clock 1 to clock 2 or clock 2 to clock 1 |
| $t_{\text {DHL }}$ | High-level to low-level delay time ) the time interval between specified reference points on the input and on the output pulses, when the output |
| $t_{\text {DLH }}$ | Low-level to high-level delay time $\}$ is going to the low (high) level and when the device is driven and loaded by specified networks. |
| $\mathrm{t}_{\mathrm{f}}$ | Fall time |
| th | Hold time-the time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal |
| $t h(A D)$ | Address hold time |
| $t h$ ( $C E)$ | Chip enable hold time |
| $t h(C S)$ | Chip select hold time |
| $t h(D A)$ | Data hold time |

## MITSUBISHI LSIs SYMBOLOGY

| Symbol | Parameter-definition |
| :---: | :---: |
| th(RE) | Read hold time |
| th(WR) | Write hold time |
| $t_{\text {PHL }}$ | High-level to low-level propagation time the time interval between specified reference points on the input and on the output pulses when the output |
| tple | Low-level to high-level propagation time $\}$ is going to the low (high) level and when the device is driven and loaded by typical devices of stated type |
| $t r$ | Rise time |
| $\mathrm{t}_{\text {su }}$ | Setup time-the time interval between the application of a signal which is maintained at a specified input terminal and a consecutive active transition at another specified input terminal |
| $\mathrm{t}_{\text {su }}(A D)$ | Address setup time |
|  | Address setup time with respect to write |
| tsu(CE-P) | Chip enable setup time with respect to precharge |
| $\mathrm{t}_{\text {su( }}$ (CS) | Chip select setup time |
| tsu(Cs-wr) | Chip select setup time with respect to write |
| $\mathrm{t}_{\text {su }}(\mathrm{DA})$ | Data setup time |
| tsu(P-CE) | Precharge setup time with respect to chip enable |
| tsu(RD) | Read setup time |
| tsu(WR) | Write setup time |
| ${ }^{\text {t THL }}$ | High-level to low-level transition time the time interval between specified reference points on the edge of the output pulse when the output is going to $^{\text {a }}$ |
| ${ }_{\text {t }}^{\text {TL }}$ H | Low-level to high-level transition time $\left\{\begin{array}{l}\text { the } \\ \text { loaded by another specified network }\end{array}\right.$ |
| $t_{w}$ | Pulse width-the time interval between specified reference points on the leading and trailing edges of the waveforms |
| $t_{w}$ (CE) | Chip enable pulse width |
| $t w(C E H)$ | Chip enable high pulse width |
| $t_{w}$ (CEL) | Chip enable low pulse width |
| $t_{w}$ (CS) | Chip select pulse width |
| $t_{w}$ (RD) | Read pulse width |
| tw (WR) | Write puise width |
| $\mathrm{t}_{\mathrm{w}(\phi)}$ | Clock pulse width |
| $t_{w r}$ | Write recovery time-the time interval between the termination of a write pulse and the initiation of a new cycle |
| Ta | Ambient temperature |
| Topr | Operating temperature |
| Tstg | Storage temperature |
| $V_{\text {BB }}$ | VBB supply voltage |
| $V_{\text {CC }}$ | VCC supply voltage |
| $V_{\text {DD }}$ | VDD supply voltage |
| $V_{\text {GG }}$ | VGG supply voltage |
| $V_{1}$ | Input voltage |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage-the value of the permitted high-state voltage at the input |
| $V_{\text {IL }}$ | Low-level input voltage-the value of the permitted low-state voltage range at the input |
| $\mathrm{V}_{0}$ | Output voltage |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage-the value of the guaranteed high-state voltage range at the output |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage-the value of the guaranteed low-state voltage range at the output |
|  |  |
|  |  |
|  |  |

## MITSUBISHI LSIs

## QUALITY ASSURANCE AND RELIABILITY TESTING

## 1. PLANNING

In recent years, advances in integrated circuits have been rapid, with increasing density and speed accompanied by decreasing cost. Because of these advances, it is now practical and economically justifiable to use these devices in systems of greater complexity and in which they were previously considered too expensive. All of these advances add up to increased demand.

We at Mitsubishi foresaw this increased demand and organized our production facilities to meet it. We also realized that simply increasing production to meet the demand was not enough and that positive steps would have to be taken to assure the reliability of our products.

This realization resulted in development of our Quality Assurance System. The system has resulted in improved products, and Mitsubishi is able to supply its customers' needs with ICs of high reliability and stable quality. This system is the key to future planning for improved design, production and quality assurance.

## 2. QUALITY ASSURANCE SYSTEM

The Quality Assurance System imposes quality controls on Mitsubishi products from the initial conception of a new product to the final delivery of the product to the customer. A diagram of the total system is shown in Fig. 1. For ease of understanding, the system is divided into three stages.

### 2.1 Quality Assurance in the Design Stage

The characteristics of the breadboard devices are carefully checked to assure that all specifications are met. Standard integrated circuits and high-quality discrete components are used. During the design stage, extensive use is made of a sophisticated CAD program, which is updated to always include the latest state-of-the-art techniques.

### 2.2 Quality Assurance in the LimitedManufacturing Stage

Rigid controls are maintained on the environment, incoming material and manufacturing equipment such as tools and test equipment. The products and materials used are subjected to stringent tests and inspections as they are manufactured. Wafer production is closely monitored.

Finally, a tough quality assurance test and inspection is made before the product is released for delivery to a customer. This final test includes a complete visual inspection and electrical characteristics tests. A sampling technique is used to conduct tests under severe operating conditions to assure that the products meet reliability specifications. Pictures of some of the test equipment used are shown in Figs. $2 \sim 5$.

### 2.3 Quality Assurance in the Full Production Stage

Full production of a product is not started until it has been confirmed that it can be manufactured to meet quality and reliability specifications. The controls, tests and inspection
procedures developed in §2.2 are continued. The closest monitoring assures that they are complied with.

## 3. RELIABILITY CONTROL

### 3.1 Reliability Tests

The newly established Reliability Center for Electronic Components of Japan has established a qualification system for electronic components. Reliability test methods and procedures are developed to mainly meet MIL-STD-883 and EIAJ-IC-121 specifications. Details of typical tests used on Mitsubishi ICs are shown in Table 1.
Table 1 Typical reliability test items and conditions

| Group | Item | Test condition |
| :---: | :---: | :---: |
| 1 | High temperature operating life | Maximum operating ambient temperature 1000h |
|  | High temperature <br> storage life | Maximum storage temperature 1000h |
|  | $\begin{aligned} & \begin{array}{l} \text { Humidity (steady } \\ \text { state) life } \end{array} \\ & \hline \end{aligned}$ | $65^{\circ} \mathrm{C} \mathrm{95} \mathrm{\% RH} 500 \mathrm{~h}$ |
| 2 | Soldering heat | $260^{\circ} \mathrm{C} 10 \mathrm{~s}$ |
|  | Thermal shock | O~ $100^{\circ} \mathrm{C} 15$ cycles. $10 \mathrm{~min} /$ cycle |
|  | Temperature cycle | Minimum to maximum storage temperature, 10 cycles of $1 \mathrm{~h} /$ cycle |
| 3 | Soldering | $230^{\circ} \mathrm{C}$. 5 s . use rosin flux |
|  | Lead integrity | Tension: $340 \mathrm{~g} \mathrm{30s}$ <br> Bending stress: $225 \mathrm{~g} . \pm 30^{\circ} .3$ times |
|  | Vibration | 20G. X Y. Z each direction, 4 times $100 \sim 2000 \mathrm{~Hz}-4 \mathrm{~min} /$ cycle |
|  | Dropping | 75 cm . 3 times, wood plate, $Y_{1}$ direction |
|  | $\begin{array}{\|l} \hline \text { Constant } \\ \text { acceleration } \\ \hline \end{array}$ | 20000G. $Y_{1}$ direction, 1 min |

### 3.2 Failure Analysis

Devices that have failed during reliability or acceleration tests are analyzed to determine the cause of failure. This information is fed back to the process engineering section and manufacturing section so that improvements can be made to increase reliability. A summary of failure analysis procedures is shown in Table 2.
Table 2 Summary of failure analysis procedures

| Step | Description |
| :---: | :---: |
| 1. External examination | O Inspection of leads, plating, soldering and welding Inspection of materials, sealing, package and marking Visual inspection of other items of the specifications Use of stereo microscopes, metallurgical microscopes, X-ray photographic equipment, fine leakage and gross leakage testers in the examination |
| 2. Electrical tests | - Checking for open circuits, short circuits and parametric degradation by electrical parameter measurement <br> - Observation of characteristics by a synchroscope or a curve tracer and checking of important physical characteristics by electrical characteristics Stress tests such as environmental or life tests, if required |
| 3. Internal examination | O Removal of the cover of the device, the optical inspection of the internal structure of the device Checking of the silicon chip surface Measurement of electrical characteristics by probes. if applicable Use of SEM. XMA and infrared microscanner if required |
| 4. Chip analysis | O Use of metallurgical analysis techniques to supplement analysis of the internal examination <br> Slicing for cross-sectional inspection <br> Analysis of oxide film defects <br> Analysis of diffusion defects |

Fig. 1 Quality assurance system


O MAIN DIVIIION
O concerned division
$\longrightarrow$ FLOW OF MATERIALS, PARTS. AND PRODUCTS
$\longrightarrow$ flow of information

Fig. 3. Monitored temperature cycling tester


Fig. 4 Helium leakage tester


Fig. 5 Operating life


## QUALITY ASSURANCE AND RELIABILITY TESTING

## 4. TYPICAL RESULTS OF RELIABILITY TESTS AND

## FAILURE ANALYSES

### 4.1 Results of Reliability Test

Formerly, sufficient reliability for memory MOS LSIs was obtained by using metal-sealed ceramic packages, but with the development of high-reliability plastic molding technology, production has been shifted to plastic molded memory MOS LSIs.

The following tests are performed:

1. Operating life test: Durability is tested at high temperature under operating state conditions by applying clock pulse inputs as shown in Fig. 6.
2. DC biased test: Durability is tested at high temperature biasing DC voltage, as shown in Fig. 7.
3. High temperature storage: The durability of devices stored at high temperatures is tested.
Typical results of memory MOS LSI life tests are shown in Table 3. The failure rate computed from this reliability data using an appropriate acceleration factor is 0.1 FIT or less ( $1 \mathrm{FIT}=10^{-9} /$ hour) per bit, about the same as, or less than, for core memories.
Fig. 6 Operating life test procedure (for M5L2107BP, S 4Kbit dynamic RAM)


Fig. 7 DC biased test procedure (for M5L 2102AP 1K-bit static RAM)


Table 3 Typical results of memory MOS LSI life tests

| Type number | Package | Test | $\begin{aligned} & \text { Temp. } \\ & { }^{\circ} \mathrm{C} \end{aligned}$ | No. of samples | Component hours | No of failures | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M5L 2102AP | $\begin{aligned} & 16 \text {-pin } \\ & \text { Plastic- } \\ & \text { molded } \\ & \text { DIL } \end{aligned}$ | Operating life | $\begin{array}{r} 80^{\circ} \mathrm{C} \\ 125^{\circ} \mathrm{C} \end{array}$ | $\begin{array}{r} 40 \\ 173 \end{array}$ | $\begin{array}{r} 80,000 \\ 213,000 \end{array}$ | $0$ |  |
|  |  | DC biased | $125^{\circ} \mathrm{C}$ | 40 | 80,000 | 0 |  |
|  |  | Hi-temp stg. | $\begin{aligned} & 150^{\circ} \mathrm{C} \\ & 200^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ | $\begin{aligned} & 5,000 \\ & 5,000 \end{aligned}$ | $0$ |  |
| M5L 2111AP | 18-pin plasticmolded DIL | Operating life | $\begin{array}{r} 80^{\circ} \mathrm{C} \\ 125^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & 22 \\ & 22 \end{aligned}$ | $\begin{aligned} & 44,000 \\ & 44,000 \end{aligned}$ | $0$ |  |
|  |  | DC biased | $125^{\circ} \mathrm{C}$ | 22 | 44,000 | 0 |  |
|  |  | Hi-temp stg. | $\begin{aligned} & 125^{\circ} \mathrm{C} \\ & 150^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 22 \\ & 22 \end{aligned}$ | $\begin{aligned} & 22,000 \\ & 22,000 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |
| M5L 2107BS | $\begin{aligned} & 22-\text { pin } \\ & \text { metal- } \\ & \text { sealed } \\ & \text { ceramic } \\ & \text { DIL } \end{aligned}$ | Operating life | $\begin{array}{r} 80^{\circ} \mathrm{C} \\ 125^{\circ} \mathrm{C} \end{array}$ | $\begin{array}{r} 39 \\ 149 \end{array}$ | $\begin{array}{r} 88,000 \\ 271,000 \end{array}$ | $0$ | Functional failure (at 240h) |
|  |  | DC biased | $125^{\circ} \mathrm{C}$ | 66 | 137,000 | 0 |  |
| M5L 2114LS | 18-pin metalsealed cermic DIL | $\begin{gathered} \text { Operating } \\ \text { life } \end{gathered}$ | $125^{\circ} \mathrm{C}$ | 44 | 88,000 | 0 |  |
|  |  | DC biased | $125^{\circ} \mathrm{C}$ | 22 | 66,000 | 0 |  |
|  |  | $\begin{gathered} \text { Hi-temp } \\ \text { stg } \end{gathered}$ | $150^{\circ} \mathrm{C}$ | 22 | 22,000 | 0 |  |
| M5K 4116S | ```16-pin metaf- sealed ceramic DIL``` | $\begin{gathered} \text { Operating } \\ \text { life } \end{gathered}$ | $125^{\circ} \mathrm{C}$ | 172 | 234,000 | 0 |  |
|  |  | Hi-temp. stg. | $\begin{aligned} & 150^{\circ} \mathrm{C} \\ & 200^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 44 \\ & 22 \end{aligned}$ | $\begin{aligned} & 44,000 \\ & 22,000 \end{aligned}$ | $0$ |  |
| M5K 4116P | 16-pin plasticmolded DIL | Operating life | $125^{\circ} \mathrm{C}$ | 152 | 152,000 | 0 |  |
|  |  | Hi-temp stg. | $150^{\circ} \mathrm{C}$ | 38 | 38,000 | 0 |  |
| M5L. 5101LP | 22-pin <br> plastic- <br> molded <br> DIL | Operating life | $125^{\circ} \mathrm{C}$ | 88 | 110,000 | 0 |  |
|  |  | Hi-temp stg. | $150^{\circ} \mathrm{C}$ | 44 | 44,000 | 0 |  |

### 4.2 Typical Results of Failure Analyses

Accelerated testing under conditions more severe than normal operating conditions is used to observe failures of moisture resistance, of wire bonding, of surge voltage destruction and of vapor-deposited aluminum interconnection. Typical results are shown below.

### 4.2.1. Failure in Moisture Resistance

An example of the results of steam pressure testing, performed to evaluate the moisture resistance of a plastic molded package, is shown in Fig. 8. The vapor-deposited aluminum interconnection was corroded due to moisture penetration.

MITSUBISHI LSIs QUALITY ASSURANCE AND RELIABILITY TESTING

### 4.2.2. Failure of Wire Bonding

An example of a failure during the monitored temperature cycling test for evaluating the reliability of the wire bonding of the inner leads of the IC is shown in Fig. 9. The cause of this failure may have been the opening of the inner lead bonding because of a difference in thermal expansion coefficients of metal and resin producing a stress on the inner lead.

### 4.2.3. Failure Due to Surge Voltage

Many integrated circuits fail in the field due to a surge voltage. Surge voltage marginal tests have been performed to reproduce this failure for analysis of the destruction.

Examples of failures during this test are shown in Figs. $10 \sim 13$. Figs. 10 and 11 indicate the existence of a bridge that was confirmed by an X -ray microanalyzer. Figs. 12 and 13 indicate the existence of a hot spot that was confirmed by an infrared microscanner.

### 4.2.4. Failure of Vapor-Deposited Interconnections

Fig. 14 shows an open-circuit vapor-deposited aluminum


Fig. 9 Lift off of bonded gold inner lead, analyzed by metallurgical microscope


Fig. 12 Hot spot at bonding head, analyzed by infrared microscanner

interconnection, at a high current density region, caused by the operating life test. This test is performed as a step stress test to investigate IC degradation and failure by temperature and voltage. This phenomenon is due to aluminum electromigration, which is observed when high-current loads are applied to a vapor-deposited aluminum interconnection.

## 5. CONCLUSION

Mitsubishi Electric's Quality Assurance System is being expanded to provide stronger emphasis on the following points:

1. Establishment of quality and reliability levels that satisfy customers' requirements.
2. Expansion of the reliability tests of wafers and assembly processes for better evaluation, and standardization of circuit and design rules.
3. Establishment of procedures for speeding up the introduction of new technology and improved methods that raise reliability and to improve the accelerated life tests for better failure analysis.
4. Establishment of a system for collecting data on failures in the field, which will then be analyzed to develop improved methods for increasing reliability.
We welcome and appreciate the cooperation of our customers in developing design specifications, establishing quality levels, controlling incoming inspections, developing assembly and adjusting processes and collecting field data. Mitsubishi is anxious to work with its customers to develop ICs of increased reliability that meet their requirements.

Fig. 10 Surge destruction, analyzed by metallurgical microscope

Fig. 13 Junction in Fig. 12 after removal of aluminum, analyzed


Fig. 11 Enlargement of aluminum bridge in Fig. 10, analyzed by XMA-Al k $\alpha$


Fig. 14 Electromigration of aluminum interconnection, analyzed by SEM


## MITSUBISHI LSIs <br> PRECAUTIONS IN HANDLING MOS ICs

A MOS transistor has a very thin oxide insulator under the gate electrode on the silicon substrate. It is operated by altering the conductance $\left(g_{m}\right)$ between source and drain to control mobile charges in the channel formed by the applied gate voltage.

If a high voltage were applied to a gate terminal, the insulator-film under the gate electrode could be destroyed, and all Mitsubishi MOS IC/LSIs contain internal protection circuits at each input terminal to prevent this. It is inherently necessary to apply reverse bias to the P-N junctions of a MOS IC/LSI.

Under certain conditions, however, it may be impossible to completely avoid destruction of the thin insulator-film due to the application of unexpectedly high voltage or thermal destruction due to excessive current from a forward biased P-N junction. The following recommendations should be followed in handling MOS devices.

## 1. KEEPING VOLTAGE AND CURRENT TO EACH TERMINAL BELOW MAXIMUM RATINGS

1. The recommended ranges of operating conditions provide adequate safety margins. Operating within these limits will assure maximum equipment performance and quality.
2. Forward bias should not be applied to any terminal since excessive current may cause thermal destruction.
3. Output terminals should not be connected directly to the power supply. Short-circuiting of a terminal to a power supply having low impedance may cause burn-out of the internal leads or thermal destruction due to excessive current.

## 2. KEEPING ALL TERMINALS AT THE SAME POTENTIAL DURING TRANSPORT AND STORAGE

When MOS IC/LSIs are not in use, both input and output terminals can be in a very high impedance state so that they are easily subjected to electrostatic induction from AC fields of the surrounding space or from charged objects in their vicinity. For this reason, MOS IC/LSIs should be protected from electrostatic charges while being transported and stored by conductive rubber foam, aluminum foil, shielded boxes or other protective precautions.

## 3. KEEPING ELECTRICAL EQUIPMENT, WORK TABLES AND OPERATING PERSONNEL AT THE SAME POTENTIAL

1. All electric equipment, work table surfaces and operat-
ing personnel should be grounded. Work tables should be covered with copper or aluminum plates of good conductivity, and grounded. One method of grounding personnel, after making sure that there is no potential difference with electrical equipment, is by the use of a wrist watch metallic ring, etc. attached around the wrist and grounded in series with a $1 \mathrm{M} \Omega$ resistor. Be sure that the grounding meets national regulations on personnel safety.
2. Current leakage from electric equipment must be prevented not only for personnel safety, but also to avert the destruction of MOS IC/LSIs, as described above. Items such as testers, curve-tracers and synchroscopes must be checked for current leakage before being grounded.

## 4. PRECAUTIONS FOR MOUNTING OF MOS IC/LSIs

1. The printed wiring lines to input and output terminals of MOS IC/LSIs should not be close to or parallel to high-voltage or high-power signal lines. Turning power on while the device is short-circuited, either by a solder bridge made during assembly or by a probe during adjusting and testing, may cause maximum ratings to be exceeded, which may result in the destruction of the device.
2. When input/output, or input and/or output, terminals of MOS IC/LSIs (now open-circuits) are connected, we must consider the possibility of current leakage and take precautions similar to $\S 2$ above. To reduce such undesirable trouble, it is recommended that an interface circuit be inserted at the input or output terminal, or a resistor with a resistance that does not exceed the output driving capability of the MOS IC/LSI be inserted between the power supply and the ground.
3. A filter circuit should be inserted in the AC power supply line to absorb surges which can frequently be strong enough to destroy a MOS IC/LSI.
4. Terminal connections should be made as described in the catalog while being careful to meet specifications.
5. Ungrounded metal plates should not be placed near input or output terminals of any MOS IC/LSIs, since destruction of the insulation may result if they become electrostatically charged.
6. Equipment cases should provide shielding from electrostatic charges for more reliable operation. When a plastic case is used, it is desirable to coat the inside of the case with conductive paint and to ground it. This is considered necessary even for battery-operated equipment.

## DESCRIPTION

The M58656S is a 256 -word by 4 -bit non-volatile static RAM, fabricated with the P-channel MNOS process. The basic circuit of each memory cell consists of an ordinary flip-flop and a pair of electrically rewritable MNOS memory transistors for non-volatile information storage.

The non-volatile operation is effected by having MG (memory gate) signals applied when the power supply is turned on or off. Inputs and outputs are TTL-compatible through attachment of a pull-up resistor to the $\mathrm{V}_{\text {SS }}$ terminal. The data terminals are common for both inputs and outputs.

## FEATURES

- Non-volatile operation: No backup power supply required against power-supply interruption
- Static operation: No clock required
- Access time: $1.5 \mu \mathrm{~s}$ (max)
- The chip-enable signal facilitates the expansion of memory capacity
- Outputs are three-state, with OR-tie capability
- RAM/ROM use is allowed by means of $\overline{N R}$ signal
- Interchangeable with Toshiba TMM142C in pin configuration and electrical characteristics


## APPLICATION

- Small-capacity non-volatile memory systems


## FUNCTION

The M58656S, adopting the memory cells mentioned above, permits high-speed operations as an ordinary static RAM while the power supply is on.

## PIN CONFIGURATION (TOP VIEW)



## Outline 18S1

At an interruption of power a non-volatile write signal is applied to the MG terminal causing the content of the flip-flop to transfer into the MNOS memory transistor for retention as non-volatile information for upwards of one year.

On the other hand, when the power supply is turned on, a non-volatile read signal is applied to the MG terminal and thus, the non-volatile information in each MNOS memory transistor reappears in each flip-flop.


MITSUBISHI LSIs
M58656 S

## 1024-BIT (256-WORD BY 4-BIT) NON-VOLATILE STATIC RAM

## EXPLANATION OF FUNCTIONS

The following five operational modes are available:
(1) Ordinary RAM operations (read/write memory mode)
(2) MG (memory gate) erase mode
(3) MG (memory gate) write mode
(4) Non-volatile read mode 1
(5) Non-volatile read mode 2

## Read/Write Memory Mode

Holding the MG and $\overline{N R}$ inputs at the $V_{s s}$ level allows the flip-flop of each memory cell to operate independently of its associated MNOS memory transistor. Thus, in this mode, this memory permits high-speed operation as an ordinary static read/write memory.

## MG (Memory Gate) Erase Mode

All the bits of non-volatile information in the MNOS memory transistors may be simultaneously erased by applying positive pulses of $V_{\text {MGE }}$ and $t_{w}$ (MGE1) to the MG input. This mode is available at all times other than the period of non-volatile read mode 1 or 2.

## MG (Memory Gate) Write Mode

In this mode, the read/write memory information at power interruptions or specific information during the operation of read/write memory is made non-volatile. When a negative pulse of $V_{M G W}$ and $t_{w}(M G W 1)$ is applied as the MG input with $\mathrm{V}_{\mathrm{DD}}$ more negatively biased than $\mathrm{V}_{\mathrm{WT}}$, the informa-
tion in the flip-flop is caused to transfer into a pair of MNOS memory transistors, so becoming non-volatile information.

## Non-Volatile Read Mode 1

This mode is for reading the non-volatile information held in the MNOS memory transistors into the memory cell. The power supply $V_{D D}$ and the memory gate input MG are caused to rise gradually against $V_{S S}$ and the latter is then allowed to reach the specified value $V_{M G R}$ and return to the $V_{S S}$ level, resulting in the reproduction of the information that was stored immediately before the power interruption.

## Non-Volatile Read Mode 2

In this mode, the $\overline{N R}$ input is utilized in the course of read/ write memory operation to allow a reading of the nonvolatile information stored in the MNOS memory transistor to interrupt. The non-volatile information is read into the memory cell by holding the $\overline{N R}$ input at the low level and applying an MG input of the same wave-form as in the nonvolatile read mode 1 . That is, it is possible to allow the information in the MNOS memory transistor to be read as a ROM at any points during the course of RAM operation.

## Non-Volatile Memory Cell

The memory cell equivalent circuit used in the M58656S is shown below.
dIAGRAM OF EQUIVALENT CIRCUIT FOR NON-VOLATILE MEMORY CELL


MITSUBISHI LSIs M58656S

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VDD | Supply voltage | With respect to $V_{S S}$ | 0.3--30 | $\checkmark$ |
| $V_{1}$ (MG) | Memory gate input voltage |  | 40~-40 | V |
| $V_{1}$ | Input voltage |  | 0.3~-30 | V |
| Vo | Output voltage |  | 0.3~-30 | V |
| $t \mathrm{MG}$ | Memory gate input pulse width |  | 1 | S |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 875 | mW |
| Topr | Operating free-air ambient temperature range |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-55 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED (For Read/Write Memory) ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VDD | Supply voltage | -14.25 | -15 | -15.75 | $\checkmark$ |
| Vss | Supply voltage | 4.75 | 5 | 5.25 | V |
| VIH | High-level input voltage | $V_{S S}-1.5$ |  | $\mathrm{V}_{\mathrm{ss}}+0.3$ | V |
| VIL | Low-level input voltage | -3 |  | 0.8 | V |

ELECTRICAL CHARACTERISTICS ( $T a=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{D D}=-15 \mathrm{~V} \pm 5 \%, \mathrm{VSS}_{S S}=5 \mathrm{~V} \pm 5 \%$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VIH | High-level input voltage |  | $\mathrm{V}_{\text {SS }}-1.5$ |  | $\mathrm{V}_{\text {SS }}+0.3$ | V |
| $V_{\text {IL }}$ | Low-level input voltage |  | -3 |  | 0.8 | V |
| IIH | High-level input current | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ |  |  | 1 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $V_{1}=-3 V$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| 10 | Output leakage current | $\begin{aligned} & V_{I}(\overline{C E})=V_{I H} \text { or } V_{I}(R / W)=V_{I L} \\ & V_{O}=0 V \sim V_{S S}-1 V \end{aligned}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| V OH | High-level output voltage | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{S S}-1$ |  |  | $\checkmark$ |
| 1 OH | High-level output current | $\mathrm{VOH}=4 \mathrm{~V}$ | -0.4 |  |  | mA |
| VOL | Low-level output voltage | $1 \mathrm{OL}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
| Iol | Low-level output current | $\mathrm{V}_{\mathrm{OL}}=-0.6 \mathrm{~V}, \mathrm{Ta}=70^{\circ} \mathrm{C}$ |  |  | 5 | mA |
| 100 | Supply current from VDD | $10=0 \mathrm{~mA}$, Typical values are at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | -25 | -40 | mA |
| $V_{1}(M G)$ | MG input voltage |  | $V_{S S}-1$ | Vss | $\mathrm{V}_{\text {Ss }}+1$ | $\checkmark$ |
| $I_{1}(M G)$ | MG input current | $V_{1}(M G)=V_{S S} \pm 1 \mathrm{~V}$ |  |  | 0.1 | mA |
| $\mathrm{Ci}_{i}$ | Input capacitance | $V_{1}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | 8 | pF |
| Co | Output capacitance | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | 10 | pF |

Note 1 : Current flowing into an IC is positive (no sign).

TIMING REQUIREMENTS $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{D D}=-15 \mathrm{~V} \pm 5 \%, \quad \mathrm{~V}_{S S}=5 \mathrm{~V} \pm 5 \%\right.$, unless otherwise noted)

## Read Cycle

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $t_{C}(R D)$ | Read cycle time | Input pulse$\begin{aligned} & V_{I H}=V_{S S}-1.5 \mathrm{~V}, V_{I L}=0.8 \mathrm{~V} \\ & t_{\mathrm{r}}=t_{\mathrm{f}} \leqq 25 \mathrm{~ns} \end{aligned}$ | 1750 |  |  | ns |
| $\mathrm{t}_{\text {Su }}(\mathrm{AD}-\overline{\mathrm{CE}})$ | Address setup time with respect to $\overline{\mathrm{CE}}$ |  | 50 |  |  | ns |
| $\operatorname{th}(\mathrm{AD}-\overline{\mathrm{CE}})$ | Address hold time with respect to $\overline{\mathrm{CE}}$ |  | 250 |  |  | ns |

## Write Cycle

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{C}}$ (WR) | Write cycle time | Input pulse$\begin{aligned} & V_{I H}=V_{S S}-1.5 \mathrm{~V} \\ & V_{I L}=0.8 \mathrm{~V} \\ & t_{\mathrm{r}}=t_{\mathrm{f}} \leqq 25 \mathrm{~ns} \end{aligned}$ | 1000 |  |  | ns |
| $\mathrm{t}_{\text {SU }}(\mathrm{AD}-\overline{C E})$ | Address setup time with respect to $\overline{\mathrm{CE}}$ |  | 50 |  |  | ns |
| $\mathrm{t}_{\text {su (AD-R/W) }}$ | Address setup time with respect to R/W |  | 50 |  |  | ns |
| $t_{\text {h }}(A D-\overline{C E})$ | Address hold time with respect to $\overline{\mathrm{CE}}$ |  | 250 |  |  | ns |
| $\mathrm{t}_{\mathrm{W}}(\mathrm{W} R$ ) | Write pulse width |  | 500 |  |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{DA})$ | Data setup time |  | 400 |  |  | ns |
| th (DA) | Data hold time |  | 200 |  |  | ns |

SWITCHING CHARACTERISTICS (For Read Cycle) ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{s \mathrm{~s}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{AD})$ | Address access time | Load $=1 \mathrm{~T}$ TL, $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  |  | 1500 | ns |
| $\mathrm{ta}(\overline{\mathrm{CE}})$ | Chip enable access time |  |  |  | 1450 | ns |
| $\mathrm{t}_{\mathrm{px} \mathrm{z}}$ | Output disable time |  |  |  | 600 | ns |

TIMING DIAGRAMS
Read Cycle (MG $\left.=V_{I(M G)}, \overline{N R}=V_{I H}\right)$


Write Cycle ( $\left.M G=V_{I(M G)}, \overline{N R}=V_{I H}\right)$


NON-VOLATILE OPERATIONS
Electrical Characteristics (Operations 1 and 2) ( $\mathrm{T}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{S S}=5 \mathrm{~V} \pm 5 \%$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VMGE | MG erase voltage with respect to $\mathrm{V}_{\text {SS }}$ | $t_{W(\text { MGE } 1)}=t_{W\left(M G W_{1}\right)}=0.75-1.25 \mathrm{~ms}$ $V_{M G E} \geqq\left\|V_{M G W}\right\|$ | 28 | 29 | 31 | V |
| VMGW | MG write voltage with respect to $V_{S S}$ |  | $-26$ | -28 | $-30$ | V |
| $V_{M G R}$ | MG read voltage with respect to $V_{S S}$ |  | -10 |  | $-15$ | V |
| VWT | Supply voltage with respect to VSS necessary to MG write |  | -15 |  |  | V |
| $t w($ MGE/W, 1) | MG pulse width (1) |  | 0.75 | 1 | 1.25 | ms |
| t w (MGE/W, 2) | MG pulse width (2) |  |  |  | 10 | ms |
| $\operatorname{tr}$ (MGR) | MG read shape rise time | $\mathrm{V}_{\mathrm{MGR}}=\mathrm{V}_{S S}-10 \mathrm{~V}$ |  |  | 20 | $\mathrm{V} / \mathrm{ms}$ |
| $\mathrm{tr}_{\text {( }}$ VDD $)$ | Supply voltage shape rise time |  |  |  | 20 | $\mathrm{V} / \mathrm{ms}$ |
| $\mathrm{tr}_{\text {(MGR })} / \operatorname{tr}($ VOD $)$ | MG read, supply voltage shape rise time ratio | $V_{D D}=0 \mathrm{~V} \sim \mathrm{~V}_{\text {MGR }}$ | 0.9 | 1 | 1.1 | - |
| $\mathrm{t}_{\mathrm{s}}$ | Unpowered nonvolatile data retention time | $\begin{aligned} & V_{\text {MGE }}=28 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{MGW}}=-28 \mathrm{~V} \quad \mathrm{t}_{\mathrm{W}(\mathrm{MGE} / \mathrm{W}, 1)}=1 \mathrm{~ms} \end{aligned}$ | 1 |  |  | year |
| Nw | Number of erase write cycle |  | 105 |  |  | times |
| II(MG) | MG input current | $\mathrm{V}_{\mathrm{MGE}}=30 \mathrm{~V}, \mathrm{~V}_{\text {MGW }}=-30 \mathrm{~V}$ |  |  | $\pm 0.4$ | mA |

Timing Requirements (Operation 2) ( $\mathrm{Ta}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V} \pm 5 \%, \mathrm{VSS}_{\mathrm{SS}}=5 \mathrm{~V} \pm 5 \%$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\text {su }}(\overline{\mathrm{NR}}-\mathrm{MG})$ | $\overline{\mathrm{NR}}$ setup time with respect to MG |  | 1.45 |  |  | $\mu \mathrm{s}$ |
| $\operatorname{th}^{\text {( } \overline{N R}-M G)}$ | $\overline{\mathrm{NR}}$ hold time with respect to MG |  | 0 |  |  | $\mu \mathrm{s}$ |

## Timing Diagrams



Operation $2\left(\overline{C E}=V_{I H}\right)$


[^2]
## M58656 S

## TYPICAL CHARACTERISTICS



ADDRESS ACCESS TIME VS.


LOW-LEVEL OUTPUT CURRENT VS. LOW-LEVEL OUTPUT VOLTAGE


HIGH-LEVEL OUTPUT CURRENT VS. HIGH-LEVEL OUTPUT VOLTAGE


MEMORY GATE ERASE VOLTAGE VS.


MITSUBISHI LSIs M58981 S-45

## DESCRIPTION

This is a 1024 -word by 4 -bit static RAM fabricated with the silicon-gate CMOS process and designed for low power dissipation and easy application of battery back-up.

While maintained in the chip non-select state by the chip-select signal $\overline{\mathrm{CS}}$, it consumes power only at the low value of $15 \mu \mathrm{~A}$ (max) standby current and accordingly is especially suitable as a memory system for battery-operated applications and for battery back-up.

It operates on a single 5 V supply, as does TTL, and inputs and outputs are directly TTL-compatible and are provided with common I/O terminals.

## FEATURES

- Access time: 450ns (max)
- Low power dissipation in the standby mode:
$15 \mu \mathrm{~A}$ (max)
- Single 5V power supply
- Data holding at 2 V supply voltage
- No external clock or refreshing operation required
- Both inputs and outputs are directly TTL-compatible
- Outputs are three-state, with OR-tie capability
- Simple memory expansion by chip-select signal
- Data terminals are common for both inputs and outputs
- Pin configuration is identical with that of Mitsubishi's M5L 2114LP N-channel 4K static RAM, Intel's 2114, and TI's TMS4045


## APPLICATION

- Battery-driven or battery back-up small-capacity memory units


## FUNCTION

This device provides common data input and output terminals.

## PIN CONFIGURATION (TOP VIEW)



During a write cycle, when a location is designated by address signals $A_{0} \sim A_{9}$ and signal $R / W$ goes low, the data of the I/O at that time is written.

During a read cycle, when a location is designated by address signals $A_{0} \sim A_{9}$, and signal $R / W$ goes high, the data of the designated address is available at the I/O terminals.

When signal $\overline{\mathrm{CS}}$ is high, the chip is in the non-selectable state, disabling both reading and writing. In this case, the output is in the floating (high-impedance state) useful for OR-ties with the output terminals of other chips.

Also in the chip non-select state, the device operates with a low power dissipation, having a standby current of $15 \mu \mathrm{~A}$ (max), so that the memory data can be held at a supply voltage of 2 V , enabling battery back-up operation during power failure and power-down operation in the standby mode.


MITSUBISHI LSIs M58981 S-45

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| V cc | Supply voltage | With respect to GND | $-0.3 \sim 7$ | V |
| $V_{1}$ | Input voltage |  | $-0.3-V_{C C}+0.3$ | V |
| Vo | Output voltage |  | $0 \sim \mathrm{~V}_{\text {cc }}$ | V |
| Pd | Maximum power dissipation | $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ | 1000 | mW |
| Topr | Operating free-air ambient temperature range |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-65 \sim 150$ | ${ }^{\circ}$ |

RECOMMENDED OPERATING CONDITIONS $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| V cc | Supply voltage | 4.5 | 5 | 5.5 | V |
| VIL | Low-level input voltage | $-0.3$ |  | 0.65 | V |
| V IH. | High-level input voltage | 2.2 |  | V CC | V |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2.2 |  | Vcc | V |
| $V_{\text {IL }}$ | Low-level input voltage |  | -0.3 |  | 0.65 | V |
| V OH | High-level output voltage | $1 \mathrm{OH}=-1 \mathrm{~mA}$ | 2.4 |  |  | V |
| Vol | Low-level output voltage | $1 \mathrm{OL}=2 \mathrm{~mA}$ |  |  | 0.4 | V |
| 1 | Input current | $\mathrm{V}_{1}=0 \sim 5.5 \mathrm{~V}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Iozh | Off-state high-level output current | $\mathrm{V}_{1}(\overline{\mathrm{CS}})=2.2 \mathrm{~V}, \mathrm{~V}_{0}=2.4 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{CC}}$ |  |  | 1 | $\mu \mathrm{A}$ |
| lozl | Off-state low-level output current | $\mathrm{V}_{1}(\overline{\mathrm{CS}})=2.2 \mathrm{~V}, \mathrm{~V}_{0}=0.4 \mathrm{~V}$ |  |  | -1 | $\mu \mathrm{A}$ |
| 1001 | Supply current from $\mathrm{V}_{\text {CC }}$ | $\overline{\mathrm{CS}} \leqq 0.01 \mathrm{~V} \text {, other inputs }=\mathrm{V}_{C C},$ <br> Output open |  | 9 | 25 | mA |
| 1002 | Supply current from $\mathrm{V}_{\text {CC }}$ | $\overline{\mathrm{CS}} \leqq 0.01 \mathrm{~V}$, other inputs $=2.2 \mathrm{~V}$, Output open |  | 13 | 30 | mA |
| 1003 | Supply current from V CC | $V_{1}(\overline{C S})=V_{C C}$ |  |  | 15 | $\mu \mathrm{A}$ |
| $\mathrm{Ci}_{\mathrm{i}}$ | Input capacitance, all inputs | $V_{1}=G N D, V_{i}=25 \mathrm{mVrms}, f=1 \mathrm{MHz}$ |  | 4 | 8 | pF |
| Co | Output capacitance | $\mathrm{V}_{0}=\mathrm{GND}, \mathrm{V}_{\mathrm{O}}=25 \mathrm{mVrms}, \mathrm{f}=1 \mathrm{MHz}$ |  | 8 | 12 | pF |

Note 1 : Current flowing into an IC is positive: out is negative.
TIMING REQUIREMENTS (For Write Cycle) ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, unless atherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{C}}$ (WR) | Write cycle time | Input puise $\begin{aligned} & V_{1 H}=2.2 \mathrm{~V} \\ & V_{O H}=0.65 \mathrm{~V} \\ & t_{r}=t_{f}=20 \mathrm{~ns} \end{aligned}$ <br> Reference level $=1.5 \mathrm{~V}$ Load = 1TTL, $C_{L}=100 \mathrm{pF}$ | 450 |  |  | ns |
| $\mathrm{t}_{\text {Su (AD) }}$ | Address setup time with respect to write pulse |  | 130 |  |  | ns |
| $t_{W}$ (WR) | Write pulse width |  | 250 |  |  | ns |
| $t_{\text {wr }}$ | Write recovery time |  | 50 |  |  | ns |
| $\mathrm{t}_{\text {su( }{ }_{\text {dA }}}$ | Data setup time |  | 250 |  |  | ns |
| $t h$ (DA) | Data hold time |  | 0 |  |  | ns |
| $\mathrm{t}_{\text {Su }}(\overline{\mathrm{CS}})$ | Chip select setup time |  | 350 |  |  | ns |
| $t_{p \times z}(W R)$ | Output disable time with respect to write pulse |  |  |  | 100 | ns |

SWITCHING CHARACTERISTICS (For Read Cycle) ( $\mathrm{Ta}_{a}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $t_{C(R D)}$ | Read cycle time | $\begin{aligned} & \text { Input pulse } \\ & V_{I H}=2.2 \mathrm{~V} \\ & V_{O H}=0.6 \mathrm{~V} \\ & \mathrm{t}_{\mathrm{O}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} \\ & \text { Reference level }=1.5 \mathrm{~V} \\ & \text { Load }=1 \mathrm{TTL}, \\ & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & \hline \end{aligned}$ | 450 |  |  | ns |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{AD})$ | Address access time |  |  |  | 450 | ns |
| $\mathrm{ta}_{\mathrm{a}}(\overline{C S})$ | Chip select access time |  |  |  | 450 | ns |
| $t_{p \times Z}(\overline{C S})$ | Output disable time with respect to chip select |  |  |  | 130 | ns |
| $t_{d v}(A D)$ | Data valid time with respect to address |  | 0 |  |  | ns |

MITSUBISHI LSIs M58981 S-45

TIMING DIAGRAMS
Read Cycle


Write Cycle


Note 2: Hatching indicates the state is unknown.


[^3]MITSUBISHI LSIs M58981 S-45

4096-BIT (1024-WORD BY 4-BIT) CMOS STATIC RAM

## POWER-DOWN OPERATION

Electrical Characteristics ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{C C}(P D)$ | Power-down supply voltage |  | 2 |  |  | V |
| $V_{1}(\overline{\mathrm{cs}})$ | Power-down chip select input voltage | 2.2V§ $\mathrm{VCC}^{\text {( } P D}$ ) $\leqq \mathrm{VCC}$ | 2.2 |  |  | V |
|  |  | $2 \mathrm{~V} \leqq \mathrm{~V}_{\mathrm{CC}}(\mathrm{PD}) \leqq 2.2 \mathrm{~V}$ | $V_{C C}(P D)$ |  |  | $V$ |
| $1 \mathrm{CC}(\mathrm{PD})$ | Power-down supply current from $\mathrm{V}_{\mathrm{CC}}$ | $V C C=2 \mathrm{~V}$, all inputs $=2 \mathrm{~V}$ |  |  | 15 | $\mu \mathrm{A}$ |

Note 3 : Current flowing into an IC is positive; out is negative.

Timing Requirements ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{VcC}=5 \mathrm{~V} \pm 10 \%$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $t_{\text {Su }}(P D)$ | Power-down setup time | 0 |  |  | ns |
| t R (PD) | Power-down recovery time | tc (RD) |  |  | ns |

Timing Diagram


## DESCRIPTION

This is a family of 16384 -word by 1 -bit dynamic RAMs, fabricated with the N-channel silicon-gate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer poly-silicon process technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the standard 16 -pin package configuration and an increase in system densities.

## FEATURES

| Type name | Access time <br> $\left(\begin{array}{c}m a x\end{array}\right)$ <br> $(\mathrm{ns})$ | Cycle time <br> $(\mathrm{min})$ <br> $(\mathrm{ns})$ | Power dissipation <br> $(\mathrm{typ})$ <br> $(\mathrm{mW})$ |
| :---: | :---: | :---: | :---: |
| M5K 4116 P-2, S-2 | 150 | 320 | 330 |
| M5K 4116P-3, S-3 | 200 | 375 | 280 |
| M5K 4116P-4, S-4 | 250 | 410 | 260 |

- Standard 16-pin package
- Voltage range on all power supplies (Vdd, Vcc, Vbb): $\pm 10 \%$
- Low standby power dissipation: 19.8 mW (max)
- Low operating power dissipation: 462mW (max)
- Unlatched output enables two-dimensional chip selection and extended page boundary
- Early-write operation gives common I/O capability
- Read-modify-write, $\overline{\mathrm{RAS}}$-only refresh, and page-mode capabilities
- All input terminals have low input capacitance and are directly TTL-compatible
- Output is three-state and directly TTL-compatible
- 128 refresh cycles


## BLOCK DIAGRAM



MITSUBISHI
ELECTRIC

MITSUBISHI LSIs
M5K 4116 P-2, S-2; P-3, S-3; P-4, S-4

## 16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM

## SUMMARY OF OPERATIONS

## Addressing

To select one of the 16384 memory cells in the M5K 4116 P and S , the 14 -bit address signal must be multiplexed into 7 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ( $\overline{\mathrm{RAS}}$ ) latches the 7 row-address bits; next, the negative-going edge of the column-address-strobe pulse ( $\overline{\mathrm{CAS}}$ ) latches the 7 column-address bits. Timing of the $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}} \mathrm{t}_{\mathrm{d}}(\overline{\mathrm{RAS}}-\overline{\mathrm{CAS}})$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\mathrm{CAS}}$ control signals are inhibited almost until $t_{d}(\overline{\text { RAS }}-\overline{\mathrm{CAS}}) \max$ ('gated $\overline{\mathrm{CAS}}$ ' operation). The external $\overline{\mathrm{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d}(\overline{\text { RAS }}-\overline{C A S})$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\text { CAS }}$ has already been released, so that the internal $\overline{\mathrm{CAS}}$ control signals are controlled by the externally applied $\overline{\mathrm{CAS}}$, which also controls the access time.

## Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of R/W input and $\overline{\mathrm{CAS}}$ input. Thus when the RN input makes its negative transition prior to $\overline{\mathrm{CAS}}$ input (early write), the data input is strobed by $\overline{\mathrm{CAS}}$, and the negative transition of $\overline{\mathrm{CAS}}$ is set as the reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the R/W input makes its negative transition after $\overline{C A S}$, the R/W negative transition is set as the reference point for set-up and hold times.

## Data Output Control

The output of the M5K 4116 P and S is in the high-impedance state when $\overline{\mathrm{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until $\overline{C A S}$ goes high, irrespective of the condition of $\overline{R A S}$ (for a maximum of $10 \mu \mathrm{~s}$ ).

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5K 4116 P and S, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\mathrm{CAS}}$
pulse in a read cycle, offer capabilities for a number of applications, as follows.

## 1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

## 2. Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time, until the next cycle commences. This enables extremely flexible clock-timing settings for $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$.

## 3. Two Methods of Chip Selection

Since the output is not latched, $\overline{\text { CAS }}$ is not required to keep the outputs of selected chips in the matrix in a highimpedance state. This means that $\overline{\mathrm{CAS}}$ and/or $\overline{\mathrm{RAS}}$ can both be decoded for chip selection.

## 4. Extended-Page Boundary

By decoding $\overline{\mathrm{CAS}}$, the page boundary can be extended beyond the 128 column locations in a single chip. In this case, $\overline{\text { RAS }}$ must be applied to all devices.

## Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{\text { RAS }}$, because once the row address has been strobed, $\overline{\mathrm{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

## Refresh

The refreshing of the dynamic cell matrix is accomplished by performing a memory operation at each of the 128 row-address locations within a 2 ms time interval. Any normal memory cycle will perform the refreshing, and $\overline{\text { RAS-only }}$ refresh offers a significant reduction in operating power.

## Power Dissipation

Most of the circuitry in the M5K 4116 P and S is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text { RAS }}$ and $\overline{\mathrm{CAS}}$ are decoded and applied to the M5K 4116 P and S as chip-select in the memory system, but if RAS is decoded, all unselected devices go into standby independent of the $\overline{\mathrm{CAS}}$ condition, minimizing system power dissipation.

## Power Supplies

Although the M5K 4116P and S require no particular power-supply sequencing so long as the devices are used within the limits of the absolute maximum ratings, it is recommended that the $V_{B B}$ supply be applied first and removed last. $V_{B B}$ should never be more positive than $V_{\text {SS }}$ when power supply is applied to $V_{D D}$.

Some eight dummy cycles are necessary after power is applied to the device before memory operation is achieved.

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter |  | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply voltage |  | With respect to $V^{\text {BB }}$ | $-0.5 \sim 20$ | V |
| $V_{\text {cc }}$ | Supply voltage |  |  | $-0.5 \sim 20$ | V |
| $V_{\text {ss }}$ | Supply voltage |  |  | -0.5-20 | V |
| $V_{1}$ | Input voltage |  |  | $-0.5 \sim 20$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  |  | -0.5-20 | V |
| VDD | Supply voltage |  | With respect to $V_{\text {SS }}$ | $-1 \sim 15$ | V |
| $V_{C C}$ | Supply voltage |  |  | $-1-15$ | V |
| $V_{B B}-V_{S S}$ | Supply voltage |  | $V_{D D}-V_{S S}>0$ | 0 | V |
| 10 | Output current |  |  | 50 | mA |
| Pd | Power dissipation | M5K4116S | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1000 | mW |
|  |  | M5K 4116P | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 700 | mW |
| Topr | Operating free-air temperature range |  |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range | M5K4116S |  | $-65 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |
|  |  | M5K4116P |  | -40~125 | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}\right.$. unless otherwise noted. Note 1 )

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VDD | Supply voltage | 10.8 | 12 | 13.2 | V |
| $V_{C C}$ | Supply voltage (Note 2) | 4.5 | 5 | 5.5 | V |
| $V \mathrm{SS}$ | Supply voltage | 0 | 0 | 0 | V |
| $V_{\text {BB }}$ | Supply voltage | -4.5 | -5 | $-5.7$ | V |
| $\mathrm{V}_{1} \mathrm{H}_{1}$ | High-level input voltage. $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \mathrm{R} / \mathrm{W}$ | 2.7 |  | 7 | V |
| $\mathrm{V}_{1 \mathrm{H} 2}$ | High-level input voltage, $A_{0} \sim A_{6}$, $D_{\text {IN }}$ | 2.4 |  | 7 | V |
| $V_{\text {IL }}$ | Low-level input voltage, all inputs | -1 |  | 0.8 | V |

Note 1 : All voltages with respect to $V_{S S}$. Apply $V_{B B}$ power supply first, prior to other power supplies, and remove last.
2 : The output voltage will swing from $V_{S S}$ to $V_{C C}$ when output loading current is zero. In standby mode $V_{C C}$ may be reduced to $V_{S S}$ without affecting refresh operations or data retention, but the $\mathrm{V}_{\mathrm{OH}} \mathrm{min}$ specification is not guaranteed in this mode.

ELECTRICAL CHARACTERISTICS
$\left(\mathrm{Ta}=0 \sim 70{ }^{\circ} \mathrm{C}, \quad \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 10 \%, \quad \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \quad \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V},-5.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{BB}} \leq-4.5 \mathrm{~V}\right.$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| V OH | High-level output voltage (Note 2) | $1 \mathrm{OH}=-5 \mathrm{~mA}$ | 2.4 |  | VCC | V |
| Vol | Low-level output voltage (Note 2) | $1 \mathrm{OL}=4.2 \mathrm{~mA}$ | 0 |  | 0.4 | V |
| Ioz | Off-state output current | Dout floating $0 \mathrm{~V} \leqq \mathrm{~V}_{\text {OUT }} \leqq 5.5 \mathrm{~V}$ | - 10 |  | 10 | $\mu \mathrm{A}$ |
| 11 | Input current | $\begin{aligned} & V_{\mathrm{BB}}=-5 \mathrm{~V}, 0 \mathrm{~V} \leqq \mathrm{~V}_{\mathrm{IN}} \leqq 7 \mathrm{~V} \\ & \text { All other pins }=0 \mathrm{~V} \end{aligned}$ | - 10 |  | 10 | $\mu \mathrm{A}$ |
| IDD1(AV) | Average supply current from VDD. operating | $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$ cycling$t_{C(R D)}=t_{C}(W R)=\min$ |  |  | 35 | mA |
| $\operatorname{lcC1}(\mathrm{AV})$ | Average supply current from $\mathrm{V}_{\text {CC }}$. operating (Note 4) |  |  |  |  | - |
| IbB1 (av) | Average supply current from $V_{\text {BB }}$. operating |  |  |  | 200 | $\mu \mathrm{A}$ |
| IDD2 | Supply current from VDD. standby | $\begin{aligned} & \overline{\text { RAS }}=V_{1 H} \\ & \text { DOUT }=\text { floating } \end{aligned}$ |  |  | 1.5 | mA |
| $1 \mathrm{CC2}$ | Supply current from VCC, standby |  | -10 |  | 10 | $\mu \mathrm{A}$ |
| IBB2 | Supply current from $V_{B B}$, standby |  |  |  | 100 | $\mu \mathrm{A}$ |
| IDD3(AV) | Average supply current from $V_{D D}$. refreshing | $\overline{\text { RAS }}$ cycling $\overline{\mathrm{CAS}}=V_{I H}$ $\mathrm{t}_{\mathrm{C}}$ (REF) $=:$ min |  |  | 27 | mA |
| ICC3(AV) | Average supply current from $V_{C C}$, refreshing |  | - 10 |  | 10 | $\mu \mathrm{A}$ |
| IBB3 (AV) | Average supply current from $V_{B B}$, refreshing |  |  |  | 200 | $\mu \mathrm{A}$ |
| IDD4(AV) | Average supply current from VDD. page mode | $\begin{aligned} & \overline{\mathrm{RAS}}=V_{I L}, \overline{\mathrm{CAS}} \text { cycling } \\ & \mathrm{t}_{\mathrm{C}(\mathrm{PG})}=\min \end{aligned}$ |  |  | 27 | mA |
| $\operatorname{lCC4}(\mathrm{AV})$ | Average supply current from $V_{\text {CC }}$. page mode (Note 4) |  |  |  |  | - |
| IBB4(AV) | Average supply current from $V_{\text {BB }}$, page mode |  |  |  | 200 | $\mu \mathrm{A}$ |
| $\mathrm{Ci}(\mathrm{AD})$ | Input capacitance. address inputs | $\begin{aligned} & V_{1}=V_{S S} \\ & f=1 \mathrm{MHz} \\ & V_{i}=25 \mathrm{mVrms} \end{aligned}$ |  |  | 5 | pF |
| Ci(DA) | Input capacitance, data input |  |  |  | 5 | pF |
| $\mathrm{C}_{\mathrm{i}(\mathrm{R} / \mathrm{W})}$ | Input capacitance, read/write control input |  |  |  | 7 | pF |
| $\mathrm{Ci}(\overline{\mathrm{RAS}})$ | Input capacitance, $\overline{\text { RAS }}$ input |  |  |  | 10 | pF |
| $\mathrm{Ci}_{\mathrm{i}}(\overline{\mathrm{CAS}})$ | Input capacitance, $\overline{\mathrm{CAS}}$ input |  |  |  | 10 | pF |
| Co | Output capacitance | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {SS }}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{i}}=25 \mathrm{mVrms}$ |  |  | 7 | pF |

Note 3 Except for $I_{\text {BB }}$, current flowing into an IC is positive : out is negative.
4: $V_{C C}$ is connected only to the output buffer, so that ICC1 and ICC4 depend upon output loading.

## MITSUBISHI LSIs

M5K 4116 P-2, S-2; P-3, S-3; P-4, S-4

## 16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycles)
$\left(T a=0-70^{\circ} \mathrm{C}, ~ V_{D D}=12 \mathrm{~V} \pm 10 \% . V_{C C}=5 \mathrm{~V} \pm 10 \%, V S S=0 \mathrm{~V},-5.7 \mathrm{~V} \leq V_{B B} \leq-4.5 \mathrm{~V}\right.$, unless otherwise noted. See notes 5 . 6. and 7.)

| Symbol | Parameter | Alternative Symbol | M5K $4116 \mathrm{P}-2, \mathrm{~S}-2$ |  | M5K $4116 \mathrm{P}-3, \mathrm{~S}-3$ |  | M5K 4116 P-4, S-4 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  | Limits |  | Limits |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{C} \text { (REF) }}$ | Refresh cycle time | $t_{\text {REF }}$ |  | 2 |  | 2 |  | 2 | ms |
| $\mathrm{t}_{\mathrm{W}(\overline{\mathrm{RASH}})}$ | $\widehat{R A S}$ high pulse width | $\mathrm{t}_{\text {RP }}$ | 100 |  | 120 |  | 150 |  | ns |
| $\mathrm{t}_{\mathrm{W}(\overline{\mathrm{RAS}} \mathrm{L})}$ | $\widehat{R A S}$ low pulse width | $t_{\text {RAS }}$ | 150 | 10000 | 200 | 10000 | 250 | 10000 | ns |
| $\mathrm{t}_{\mathrm{w}}(\overline{\mathrm{CAS}} \mathrm{L})$ | $\overline{\mathrm{CAS}}$ low pulse width (Note 8) | tcas | 100 |  | 135 |  | 165 |  | ns |
| $\operatorname{th}(\overline{\text { RAS }} \cdot \overline{C A S})$ | $\widehat{\text { CAS }}$ hold time with respect to $\overline{R A S}$ | $\mathrm{t}_{\mathrm{CSH}}$ | 150 |  | 200 |  | 250 |  | ns |
| $\operatorname{th}(\overline{C A S}-\dot{R A S})$ | $\overline{\text { RAS }}$ hold time with respect to $\overline{\mathrm{CAS}}$ | $\mathrm{t}_{\text {RSH }}$ | 100 |  | 135 |  | 165 |  | ns |
| $\left.t_{d(\overline{R A S}} \cdot \overline{C A S}\right)$ | Delay time, $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ (Note 9) | tred | 20 | 50 | 25 | 65 | 35 | 85 | ns |
| $\left.t_{d(\overline{C A S}} \cdot \overline{R A S}\right)$ | Delay time. $\overline{\mathrm{CAS}}$ to $\overline{R A S}$ | ${ }_{\dagger}$ CRP | -20 |  | $-20$ |  | -20 |  | ns |
| $\mathrm{t}_{\text {SU(RA- }}$ (RAS) | Row address setup time with respect to $\overline{\mathrm{RAS}}$ | $\mathrm{t}_{\text {ASR }}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SU }}(C A \cdot \overline{C A S})$ | Column address setup time with respect to $\overline{\mathrm{CAS}}$ | $\mathrm{t}_{\text {ASC }}$ | $-10$ |  | $-10$ |  | $-10$ |  | ns |
| $\operatorname{th}(\overline{\mathrm{RAS}}-\mathrm{RA})$ | Row address hold time with respect to R $\overline{\mathrm{AS}}$ | $\mathrm{t}_{\text {RAH }}$ | 20 |  | 25 |  | 35 |  | ns |
| $\operatorname{th}(\overline{C A S}-C A)$ | Column address hold time with respect to $\overline{\mathrm{CAS}}$ | $\mathrm{t}_{\mathrm{CAH}}$ | 45 |  | 55 |  | 75 |  | ns |
| $\operatorname{th}(\overline{\text { RAS }}-\mathrm{CA})$ | Column address hold time with respect to $\overline{R A S}$ | $t_{\text {AR }}$ | 95 |  | 120 |  | 160 |  | ns |
| $\begin{aligned} & t_{\text {THL }} \\ & t_{\text {TLH }} \end{aligned}$ | Transition time | $t_{T}$ | 3 | 35 | 3 | 50 | 3 | 50 | ns |

Note 5 : After power supply is applied, some eight dummy cycles are required before memory operation is achieved. $\overline{\text { RAS }} / \overline{\mathrm{CAS}}$ refresh cycles or $\overline{\mathrm{RAS}}$ read-only cycles are suitable as dummy cycles. Once power is applied, it is also recommended to keep the $\overline{\mathrm{RAS}}$ at high-level for more than $3 \mu \mathrm{~s}$ before the dummy cycles, or to keep the $\overline{\mathrm{RAS}}$ high pulse width $\mathrm{t}_{\mathrm{W}}(\overline{\mathrm{RAS}} \mathrm{H})$ more than $3 \mu \mathrm{~s}$ for a minimum of one dummy cycle.
6 : The switching characteristics are defined as $t_{T H L}=t_{T L H}=5 \mathrm{~ns}$
7 : Reference levels of input signals are $V_{1 H 1} \mathrm{~min}, V_{1 H 2} \mathrm{mIn}$ and $V_{\text {IL }}$ max. Reference levels for transition time are also between $V_{1 H 1}$ or $V_{1 H 2}$ and $V_{1 L}$
8: Assumes that $t_{d}(\overline{R A S}-\overline{C A S}) \geq t_{d}(\overline{R A S}-\overline{C A S})$ max. If $t_{d}(\overline{R A S}-\overline{C A S})<t_{d}(\overline{R A S}-\overline{C A S})$ max,$t_{W}(\overline{C A S L})$ will be increased by the amount that $t_{d}(\overline{R A S}-\overline{C A S})$ has decreased.
9 : The maximum value of $t_{d}(\overline{R A S}-\overline{C A S})$ does not define the limit of operation, but is specified as a reference point only: if $t_{d}(\overline{R A S}-\overline{C A S})$ is greater than the specified $t_{d}(\overline{R A S}-\overline{C A S})$ max limit, then access time is controlled exclusively by $t_{a}(\overline{\mathrm{CAS}})$.

SWITCHING CHARACTERISTICS $\left(T a=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V},-5.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{BB}} \leq-4.5 \mathrm{~V}\right.$. unless otherwise notec Read Cycle

| Symboi | Parameter | Alternative Symbol | M5K $4116 \mathrm{P}-2, \mathrm{~S}-2$ |  | M5K 4116 P-3, S-3 |  | M5K 4116 P-4, S-4 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  | Limits |  | Limits |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{C} \text { (RD) }}$ | Read cycle time | $t_{\text {RC }}$ | 320 |  | 375 |  | 410 |  | ns |
| $\mathrm{t}_{\text {SU (RD-CAS }}$ | Read set-up time with respect to $\overline{\mathrm{CAS}}$ | $t_{\text {RCS }}$ | 0 |  | 0 |  | 0 |  | ns |
| $\operatorname{th}$ ( $\overline{C A S}-\mathrm{RD}$ ) | Read hold time with respect to $\overline{\mathrm{CAS}}$ | $\mathrm{t}_{\mathrm{RCH}}$ | 0 |  | 0 |  | 0 |  | ns |
| $\operatorname{th}$ (CAS-OUT) | Data-out hold time | $t_{\text {OFF }}$ | 0 | 40 | 0 | 50 | 0 | 60 | ns |
| $\mathrm{ta}_{\mathrm{a}}(\overline{\mathrm{CAS}})$ | $\overline{\text { CAS }}$ access time (Note 10) | $t_{\text {CAC }}$ |  | 100 |  | 135 |  | 165 | ns |
| $\mathrm{t}_{\mathrm{a}}(\overline{\text { RAS }})$ | $\overline{\mathrm{RAS}}$ access time (Note 11) | $t_{\text {RAC }}$ |  | 150 |  | 200 |  | 250 | ns |

Note 10 : This is the value when $t_{d}(\overline{\operatorname{RAS}} \overline{\mathrm{CAS}}) \geqq \mathrm{t}_{\mathrm{d}}(\overline{\mathrm{RAS}}-\overline{\mathrm{CAS}})$ max. Test conditions : Load $=2 \mathrm{~T} T \mathrm{~L} . \mathrm{CL}=100 \mathrm{pF}$
11 : This is the value when $t_{d}(\overline{R A S}-\overline{C A S})<t_{d}(\overline{R A S}-\overline{C A S})$ max. When $t_{d}(\overline{R A S}-\overline{C A S}) \geqq t_{d}(\overline{R A S}-\overline{C A S})$ max . $t_{a}(\overline{R A S})$ increases by the amount of increase of $t_{d}(\overline{R A S}-\overline{C A S})$. Test conditions : Load $=2 T T L, C L=100 p F$

## Write Cycle

| Symbol | Parameter | Alternative Symbol | M5K $4116 \mathrm{P}-2, \mathrm{~S}-2$ |  | M5K 4116 P-3, S-3 |  | M5K 4116 P-4, S-4 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  | Limits |  | Limits |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{C}}$ (WR) | Write cycle time | $\mathrm{t}_{\mathrm{RC}}$ | 320 |  | 375 |  | 410 |  | ns |
| $\mathrm{t}_{\text {SU }}$ (WR-CAS $)$ | Write set-up time with respect to $\overline{\mathrm{CAS}}$ (Note 12) | $t_{\text {wes }}$ | -20 |  | -20 |  | $-20$ |  | ns |
| $\operatorname{th}$ ( $\overline{\text { CAS }}$ WR) | Write hold time with respect to $\overline{\mathrm{CAS}}$ | $t_{\text {WCH }}$ | 45 |  | 55 |  | 75 |  | ns |
| th ( $\overline{\text { RAS }}$-WR $)$ | Write hold time with respect to $\overline{\mathrm{RAS}}$ | $t_{\text {WCR }}$ | 95 |  | 120 |  | 160 |  | ns |
| $\operatorname{th}$ (WR- $\overline{R A S}$ ) | $\overline{\mathrm{RAS}}$ hold time with respect to write | $\mathrm{t}_{\text {RWL }}$ | 50 |  | 70 |  | 85 |  | ns |
| $\operatorname{th}$ (WR-CAS | $\overline{\text { CAS }}$ hold time with respect to write | $\mathrm{t}_{\text {CWL }}$ | 50 |  | 70 |  | 85 |  | ns |
| $t \mathrm{w}$ (WR) | Write pulse width | $t_{\text {WP }}$ | 45 |  | 55 |  | 75 |  | ns |
| $t_{\text {SU }}(\mathrm{DA}-\overline{\mathrm{CAS}})$ | Data-in setup time with respect to $\overline{\mathrm{CAS}}$ | tos | 0 |  | 0 |  | 0 |  | ns |
| $\operatorname{th}$ ( $\overline{C A S}-\mathrm{DA})$ | Data-in hold time with respect to $\overline{\mathrm{CAS}}$ | $\mathrm{t}_{\mathrm{DH}}$ | 45 |  | 55 |  | 75 |  | ns |
| $\operatorname{th}(\overline{\mathrm{RAS}}-\mathrm{DA})$ | Data-in hold time with respect to $\overline{\mathrm{RAS}}$ | $\mathrm{t}_{\text {DHR }}$ | 95 |  | 120 |  | 160 |  | ns |

Read-Write and Read-Modify-Write Cycles

| Symbol | Parameter | Alternative symbol | M5K 4116 P-2, S-2 |  | M5K 4116 P-3, S-3 |  | M5K 4116 P-4, S-4 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  | Limits |  | Limits |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{C}$ (RMW) | Read-modify-write cycle time | $\mathrm{t}_{\text {RWC }}$ | 320 |  | 405 |  | 500 |  | ns |
| $\mathrm{t}_{\mathrm{C}}$ (RW) | Read-write cycle time | $t_{\text {RWC }}$ | 320 |  | 375 |  | 425 |  | ns |
| $\operatorname{th}_{(W R-\overline{R A S}}$ | $\overline{\mathrm{RAS}}$ hold time with respect to write | $t_{\text {RWL }}$ | 50 |  | 70 |  | 85 |  | ns |
| $\operatorname{th}$ (WR-CAS) | $\overline{\mathrm{CAS}}$ hold time with respect to write | $\mathrm{t}_{\text {CWL }}$ | 50 |  | 70 |  | 85 |  | ns |
| $\mathrm{t}_{\mathrm{W} \text { ( } \mathrm{WR})}$ | Write pulse width | $t_{\text {WP }}$ | 45 |  | 55 |  | 75 |  | ns |
| $\mathrm{t}_{\text {SU(RD- }}$ CAS $)$ | Read setup time with respect to $\overline{\mathrm{CAS}}$. | $t_{\text {RCS }}$ | 0 |  | 0 |  | 0 |  | ns |
| $t_{d}(\overline{R A S} \cdot W R)$ | Delay time, $\overline{\mathrm{RAS}}$ to write (Note 12) | $t_{\text {RWD }}$ | 110 |  | 145 |  | 175 |  | ns |
| $t_{d}(\overline{C A S}-W R)$ | Delay time, $\overline{\mathrm{CAS}}$ to write (Note 12) | tewd | 60 |  | 80 |  | 90 |  | ns |
| $t_{\text {Su( }}^{\text {(DA-WR) }}$ | Data-in set-up time with respect to write | $\mathrm{t}_{\mathrm{DS}}$ | 0 |  | 0 |  | 0 |  | ns |
| $\operatorname{th}$ (WR-DA) | Data-in hold time with respect to write | $\mathrm{t}_{\mathrm{DH}}$ | 45 |  | 55 |  | 75 |  | ns |
| th ( $\overline{\text { CAS }}$-OUT) | Data-out hold time with respect to $\overline{\text { CAS }}$ | $t_{\text {OFF }}$ | 0 | 40 | 0 | 50 | 0 | 60 | ns |
| $\left.t_{a(\overline{C A S}}\right)$ | $\overline{\mathrm{CAS}}$ access time (Note 10) | $t_{\text {CAC }}$ |  | 100 |  | 135 |  | 165 | ns |
| $\mathrm{ta}_{\mathrm{a}(\overline{\mathrm{RAS}})}$ | $\overline{\text { RAS }}$ access time (Note 11) | $t_{\text {RAC }}$ |  | 150 |  | 200 |  | 250 | ns |

Note 12 : $t_{\text {SU }}(W R-\overline{C A S}), t_{d}(\overline{R A S}-W R)$, and $t_{d}(\overline{C A S}-W R)$ do not define the limits of operation, but are included as electrical characteristics only. When $t_{S U}(W R-\overline{C A S}) \geqq t_{S U}(W R-\overline{C A S}) \mathrm{min}$, an early-write cycle is performed, and the data output keeps the high-impedance state. When $t_{d}(\overline{R A S}-W R) \geqq t_{d}(\overline{R A S}-W R) \min$ and $t_{d}(\overline{C A S}-W R) \geqq t_{d}(\overline{C A S}-W R)$ min. a read-modify-write cycle is performed, and the data of the selected address will be read out on the data outputs.
For all conditions other than those described above the condition of data output is not defined.

## Page-Mode Cycle

| Symbol | Parameter | Alternative symbol | M5K $4116 \mathrm{P}-2, \mathrm{S-2}$ |  | M5K 4116 P-3, S-3 |  | M5K 4116 P-4, S-4 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  | Limits |  | Limits |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{C}$ (PG) | Page-mode cycle time | $t_{\text {PC }}$ | 170 |  | 225 |  | 275 |  | ns |
| $\mathrm{t}_{\mathrm{W}}(\overline{\mathrm{CAS}} \mathrm{H})$ | $\overline{\mathrm{CAS}}$ high pulse width | $\mathrm{t}_{\mathrm{CP}}$ | 60 |  | 80 |  | 100 |  | ns |

## MITSUBISHI LSIs

M5K 4116 P-2, S-2; P-3, S-3; P-4, S-4

## 16 384-BIT ( 16 384-WORD BY 1-BIT) DYNAMIC RAM

TIMING DIAGRAMS


Write and Early Write Cycles


## M5K 4116 P-2, S-2; P-3, S-3; P-4, S-4

16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles


RAS-Only Refresh Cycle


[^4]Note $13: \overline{\mathrm{CAS}}=\mathrm{V}_{1 H}, \mathrm{R} / \mathrm{w}=$ don't care.

MITSUEISHI LSIS
M5K 4116 P-2, S-2; P-3, S-3; P-4, S-4

16 384-BIT ( 16 384-WORD BY 1-BIT) DYNAMIC RAM

Page-Mode Read Cycle


Page-Mode Write Cycle


Note 14 :

## 

Indicates the don't care input
ITH
The center-line indicates the high-impedance state.

TYPICAL CHARACTERISTICS
NORMALIZED ACCESS TIME VS. SUPPLY VOLTAGE VDD


NORMALIZED ACCESS TIME VS. SUPPLY VOLTAGE $V_{b B}$


NORMALIZED ACCESS TIME VS. SUPPLY VOLTAGE VCc


NORMALIZED ACCESS TIME VS. AMBIENT TEMPERATURE


AVERAGE SUPPLY CURRENT FROM $V_{D D}$, OPERATING MODE VS. SUPPLY VOLTAGE


AVERAGE SUPPLY CURRENT FROM $V_{D D}$, OPERATING MODE VS. AMBIENT TEMPERATURE


MIISUBISHI LSIS
M5K 4116 P-2, S-2; P-3, S-3; P-4, S-4


SUPPLY CURRENT FROM VDD STANDBY MODE VS. SUPPLY VOLTAGE


SUPPLY CURRENT FROM $V_{D D}$, STANDBY MODE VS. AMBIENT TEMPERATURE


AVERAGE SUPPLY CURRENT FROM'VDD REFRESH MODE VS. SUPPLY VOLTAGE


AVERAGE SUPPLY CURRENT FROM VDD, REFRESH MODE VS. AMBIENT TEMPERATURE


AVERAGE SUPPLY CURRENT FROM $V_{D D}$, REFRESH MODE VS. FREQUENCY



AVERAGE SUPPLY CURRENT FROM $V_{D D}$, PAGE MODE VS. AMBIENT TEMPERATURE


AVERAGE SUPPLY CURRENT FROM $V_{D D}$, PAGE MODE VS. FREQUENCY


$\overline{\text { RAS }}, \overline{C A S}, R / W$ INPUT VOLTAGE $\mathbf{V}_{1 \mathrm{H} 1}, \mathrm{~V}_{\text {IL1 }}$ VS. AMBIENT TEMPERATURE


MITSUBISHI LSIs
M5K 4116 P-2, S-2; P-3, S-3; P-4, S-4

16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM


INPUT VOLTAGE $A_{0} \sim A_{6}, D_{I N}$ VS. SUPPLY VOLTAGE $V_{1 H 2}, V_{1 L 2}$


NORMALIZED ACCESS TIME VS. LOAD CAPACITANCE


INPUT VOLTAGE $A_{O} \sim A_{6}, D_{I N}$ VS. AMBIENT TEMPERATURE $\mathrm{V}_{\mathrm{IH} 2}, \mathrm{~V}_{1 \mathrm{~L} 2}$


SUPPLY CURRENT VS. TIME
$\overline{R A S} / \overline{\mathrm{CAS}} \mathrm{CYCLE}$
LONG $\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}$ CYCLE


## DESCRIPTION

This is a family of 256 -word by 4 -bit static RAMs, fabricated with the N-channel silicon-gate MOS process and designed for simple interfacing. These devices operate by a single 5 V supply, as does TTL, and are directly TTLcompatible.

## features

| Parameter | M5L2101AP, S-2 | M5L 2101AP,S | M5L2101AP,S-4 |
| :---: | :---: | :---: | :---: |
| Access time (max) | 250 ns | 350 ns | 450 ns |
| Cycle time (min) | 250 ns | 350 ns | 450 ns |

- Low power dissipation: $150 \mu \mathrm{~W} /$ bit (typ)
- Single 5V supply voltage
- Data holding at 1.5 V supply voltage (optional)
- No clocks or refreshing required
- All inputs and outputs are directly TTL-compatible
- All outputs are three-state, with OR-tie capability
- Simple memory expansion by chip select input
- Separate data inputs and outputs
- Interchangeable with Intel's 2101A series in pin configuration and electrical characteristics


## APPLICATION

- Small-capacity memory units


## FUNCTION

These devices provide separate data input and output terminals. During a write cycle, when a location is designated by address signals $A_{0} \sim A_{7}$ and signal $R / W$ goes low, the data of the IN signal at that time is written.

During a read cycle, when a location is designated by address signals $A_{0} \sim A_{7}$ and $R / W$ goes high, data of the designated address is available at the DO terminal.

When signal $\overline{\mathrm{CS}}_{1}$ is high or $\mathrm{CS}_{2}$ is low, the chip is in the

## PIN CONFIGURATION (TOP VIEW)

| $\mathrm{A}_{3} \rightarrow$ |  | $22 \mathrm{VCc}(5 \mathrm{~V})$ |
| :---: | :---: | :---: |
| $\mathrm{A}_{2} \rightarrow$ 2 |  | 21- $A_{4}$ ADDRESS InPUT |
| $\mathrm{A}_{1} \rightarrow$ 3 |  | $20 \leqslant R / W$ READ/WRITE INPUT |
| ADDRESS INPUTS $\left\{A_{0} \rightarrow\right.$ 4 |  | 19] $-\overline{C S_{1}}$ CHIP SELECT INPUT |
| $\mathrm{A}_{5} \rightarrow$ 5 | $\stackrel{s}{\square}$ | 18¢ $\leftarrow$ OD OUTPUT DISABLE ${ }_{\text {INPUT }}$ |
| $\mathrm{A}_{6} \rightarrow 6$ |  | 17) $\leftarrow$ CS 2 CHIP SELECT INPUT |
| $\mathrm{A}_{7} \rightarrow$ 7 |  | $16 \rightarrow$ DO ${ }_{4}$ DATA OUTPUT |
| (ov) GND 8 | $\stackrel{8}{0}$ | $15 \leftarrow \mathrm{DI}_{4} \quad$ DATA INPUT |
| DATA INPUT DI, $\rightarrow$ g |  | $14 \rightarrow \mathrm{DO}_{3}$ DATA OUTPUT |
| DATA OUTPUT DO, |  | $13 \leftarrow \mathrm{DI}_{3}$ DATA INPUT |
| DATA INPUT $\mathrm{DI}_{2} \rightarrow$ (11 |  | 12] $\rightarrow \mathrm{DO}_{2}$ DATA OUTPUT |

non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state useful for OR-ties with other output terminals.

When signal OD is high, the output is in the floating state, so that OD is used as an input/output select control signal for common input/output operation.

The memory data can be held at a supply voltage of 1.5 V , enabling battery back-up operation during power failure and power-down operation in the standby mode.

## BLOCK DIAGRAM



MITSUBISHI LSIs

## M5L 2101A P, S; P-2, S-2; P-4, S-4

1024-BIT (256-WORD BY 4-BIT) STATIC RAM
ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter |  | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage |  | With respect to GND | $-0.3-7$ | V |
| $V_{1}$ | Input voltage |  |  | $-0.3 \sim 7$ | V |
| Vo | Output voltage |  |  | $-0.3 \sim 7$ | $\checkmark$ |
| Pd | Maximum power dissipation | M5L 2101 AP | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 700 | mW |
|  |  | M5L 2101AS |  | 1000 | mW |
| Topr | Operating free-air ambient temperature range |  |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range | M5L 2101 AP |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |
|  |  | M5L 2101AS |  | $-65 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(T_{a}=0 \sim 10^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VCC | Supply voitage | 4.75 | 5 | 5.25 | V |
| VIL | Low-level input voltage | 0 |  | 0.8 | V |
| V IH | High-level input voltage | 2.2 |  | Vcc | V |

ELECTRICAL CHARACTERISTICS ( $T \mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, unless othemise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VIH | High-level input voltage |  | 2.2 |  | Vcc | V |
| VIL | Low-level input voltage |  | 0 |  | 0.8 | V |
| VOH | High-level output voltage | $1 \mathrm{OH}=-200 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| Vol | Low-level output voltage | $1 \mathrm{OL}=3.5 \mathrm{~mA}$ |  |  | 0.45 | V |
| 11 | Input current | $\mathrm{V}_{1}=0 \sim 5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lozh | Off-state high-level output current | $V_{1}(\overline{\mathrm{CS}})=2.2 \mathrm{~V}, \mathrm{~V}_{0}=2.4 \mathrm{~V} \sim \mathrm{Vcc}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lozl | Off-state low-level output current | $\mathrm{V}_{1}\left(\overline{\left.\mathrm{CS}_{1}\right)}=2.2 \mathrm{~V}, \mathrm{~V}_{0}=0.4 \mathrm{~V}\right.$ |  |  | -10 | $\mu \mathrm{A}$ |
| Icc | Supply current from $\mathrm{V}_{\text {cc }}$ | $\mathrm{V}_{1}=5.25 \mathrm{~V}$ (all inputs), output open, $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ |  | 30 | 60 | mA |
| Ci | Input capacitance, all inputs | $V_{1}=G N D, f=1 \mathrm{MHz} ; 25 \mathrm{mVrms}$ |  | 3 | 5 | pF |
| Co | Output capacitance | $\mathrm{V}_{0}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mVrms}$ |  | 8 | 12 | pF |

Note 1 : Current flowing into an IC is positive: out is negative.
SWITCHING CHARACTERISTICS (For Read Cycle) ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%$. unless otherwise noted) (Note 2)

| Symbol | Parameter | M5L 2101AP, S-2 |  |  | M5L 2101AP, S |  |  | M5L 2101AP, S-4 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Limits |  |  | Limits |  |  | Limits |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{C}}(\mathrm{RD})$ | Read cycle time | 250 |  |  | 350 |  |  | 450 |  |  | ns |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{AD})$ | Address access time |  |  | 250 |  |  | 350 |  |  | 450 | ns |
| ta (CS) | Chip select access time |  |  | 180 |  |  | 180 |  |  | 180 | ns |
| ta (OD) | Output disable access time |  |  | 130 |  |  | 150 |  |  | 150 | ns |
| $t_{\text {Pxz }}$ | Output disable time (Note 3) |  |  | 100 |  |  | 100 |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{dv} \text { ( }} \mathrm{AD}$ ) | Data valid time with respect to address | 40 |  |  | 40 |  |  | 40 |  |  | ns |

Note 2: Test conditions : input pulse $\mathrm{V}_{\mathrm{IH}}=2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V} \quad \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}$; reference level $=1.5 \mathrm{~V}$; load $=2 \mathrm{TTL}, \mathrm{CL}=100 \mathrm{pF}$
Note 3: tpxz is with respect to $\overline{\mathrm{CS}}, \mathrm{CS} 2$, or OD, whichever occurs first
TIMING REQUIREMENTS (For Write Cycle) ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%$. unless otherwise noted) (Note 2)

| Symbol | Parameter | M5L 2101AP. S-2 |  |  | M5L 2101AP, S |  |  | M5L 2101AP, S-4 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Limits |  |  | Limits |  |  | Limits |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| tc (WR) | Write cycle time | 170 |  |  | 220 |  |  | 270 |  |  | ns |
| tw(wR) | Write pulse width | 150 |  |  | 200 |  |  | 250 |  |  | ns |
| tsu(AD) | Address setup time with respect to write | 20 |  |  | 20 |  | , | 20 |  |  | ns |
| twr | Write recovery time | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| tsu(OD) | Output disable setup time with respect to data in | 20 |  |  | 20 |  |  | 20 |  |  | ns |
| tsu (DA) | Data setup time | 100 |  |  | 150 |  |  | 170 |  |  | ns |
| th (DA) | Data hold time | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| tsu (CS) | Chip select setup time | 150 |  |  | 200 |  |  | 250 |  |  | ns |

MITSUBISHI LSIs M5L 2101A P, S; P-2, S-2; P-4, S-4

1024-BIT (256-WORD BY 4-BIT) STATIC RAM
TIMING DIAGRAMS
Read Cycle


## Write Cycle



Note 4 : Hatching indicates the state is unknown
: Indicates that during this period the data out is invalid for this definition of $t d v(A D)$ and is in the floating state for this definition of $t P \times Z$
: OD may be kept low for the full cycle except during common input/output operation.

POWER-DOWN OPERATION (OPTIONAL) These characteristics are guaranteed only under custom specifications.
Electrical Characteristics ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}(\mathrm{PD})$ | Power-down supply voltage |  | 1.5 |  |  | V |
| $V_{1}(\overline{\mathrm{CS1}})$ | Power-down chip select input voltage | $\left.2.2 \mathrm{~V} \leqq \mathrm{VCC}^{\text {PD }}\right) \leqq \mathrm{VCC}$ | 2.2 |  |  | V |
|  |  | $1.5 \mathrm{~V} \leqq \mathrm{VCC}(\mathrm{PD}) \leqq 2.2 \mathrm{~V}$ | $\mathrm{VCCO}^{(P D)}$ |  |  | V |
| $1 \mathrm{CC}\left(\mathrm{PD}_{1}\right)$ | Power-down supply current from $V_{\text {cc }}$ | $\mathrm{VCC}=1.5 \mathrm{~V}$, all inputs $=1.5 \mathrm{~V}$ |  | 15 | 30 | mA |
| $1 \mathrm{CC}(\mathrm{PD} 2)$ | Power-down supply current from $\mathrm{V}_{\text {cc }}$ | $\mathrm{VCC}=2.0 \mathrm{~V}$, all inputs $=2.0 \mathrm{~V}$ |  | 20 | 40 | mA |

Timing Requirements ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| t su(PD) | Power-down setup time |  | 0 |  |  | ns |
| $t_{\text {R ( }}^{\text {PD }}$ ) | Power-down recovery time | - | $\mathrm{t}_{\mathrm{c}}(\mathrm{RD})$ |  |  | ns |

## Timing Diagram



MITSUBISHI LSIs
M5L 2101A P, S; P-2, S-2; P-4, S-4

1024-BIT (256-WORD BY 4-BIT) STATIC RAM

## TYPICAL CHARACTERISTICS



DATA INPUT/OUTPUT TRANSFER CHARACTERISTICS




## DESCRIPTION

This is a family of 1024 -word by 1 -bit N -channel silicongate MOS static RAMs, designed for applications where ease of use is the important design object. The devices operate by a single 5 V power supply, as does TTL, and all inputs and output are directly compatible with TTL.

## FEATURES

- Fast time: 450 ns (max)
- Low power dissipation: $100 \mu \mathrm{~W} /$ bit (typ)
- Single 5V power supply
- Data holding at 1.5 V supply voltage is possible
- Requires no external clock or refreshing
- All inputs and output are directly compatible with TTL
- Three-state output and OR-tie capability
- Easy memory expansion by chip select input
- Interchangeable with Intel's 2102A-4 in pin configuration and electrical characteristics


## APPLICATION

- Small-capacity memory systems


## FUNCTION

Static design makes these devices convenient to use as they require no external clocks or refreshing, and all inputs and output are directly compatible with TTL.

During writing operation, when a location is designated by address signals $A_{0} \sim A_{9}$ and $R / W$ goes low, $D_{\text {IN }}$ at that time is written; during reading operation, when a location is designated by address signals $A_{0} \sim A_{9}$ and $R / W$ goes high, data of the designated address is available at the $\mathrm{D}_{\text {OUT }}$ terminal.

## PIN CONFIGURATION (TOP VIEW)



When $\overline{\mathrm{CS}}$ is high, the chip is in the non-selectable state, disabling both reading and writing operations of the device. In this case the output is in the floating (high-impedance) state enabling OR-tie to other outputs.

The memory data is held when supply voltage drops to 1.5 V , enabling battery back-up operation during power stoppages and low-power operation during standby.


## 1024-BIT (1024-WORD BY 1-BIT) STATIC RAM

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter |  | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage |  | With respect to GND | $-0.3 \sim 7$ | V |
| VI | Input voltage |  |  | $-0.3 \sim 7$ | V |
| Vo | Output voltage |  |  | -0.3-7 | V |
| Pd | Power dissipation | M5L 2102AP-4 | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 700 | mW |
|  |  | M5L 2102A S-4 |  | 1000 | mW |
| Topr | Operating free-air temperature range |  |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range | M5L 2102AP-4 |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |
|  |  | M5L 2102A S-4 |  | $-65 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(T a=0 \sim 70^{\circ} \mathrm{C}\right.$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VCC | Supply voltage | 4.75 | 5.0 | 5.25 | V |
| VIL | Low-level input voltage | 0 |  | 0.65 | V |
| VIH | High-level input voltage | 2.2 |  | Vcc | V |

ELECTRICAL CHARACTERISTICS $\left(T a=0 \sim 70^{\circ} \mathrm{C}, \mathrm{VcC}=5 \mathrm{~V} \pm 5 \%\right.$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VIH | High-level input voltage |  | 2.2 |  | Voc | V |
| VIL | Low-level input voltage |  | 0 |  | 0.65 | V |
| VOH | High-level output voltage | $1 \mathrm{OH}=-200 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| VoL | Low-level output voltage | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ |  |  | 0.4 | $\checkmark$ |
| 11 | Input current | $\mathrm{V}_{1}=0 \sim 5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IOZH | Off-state high-level output current | $\mathrm{V}_{1}(\overline{\mathrm{CS}})=2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.4 \mathrm{~V} \sim \mathrm{Vcc}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IozL | Off-state low-level output current | $\mathrm{V}_{1}(\overline{\mathrm{CS}})=2.2 \mathrm{~V}, \mathrm{~V}_{0}=0.4 \mathrm{~V}$. |  |  | -10 | $\mu \mathrm{A}$ |
| ICC | Supply current from Vcc | $\mathrm{V}_{1}=5.25$ (all inputs), output open. $\mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ |  | 20 | 40 | mA |
| Ci | Input capacitance., all inputs | $V_{1}=G N D, V_{i}=25 \mathrm{mV} \mathrm{rms}, \mathrm{f}=1 \mathrm{MHz}$ |  | 3 | 5 | pF |
| Co | Output capacitance | $\mathrm{V}_{\mathrm{O}}=\mathrm{GND}, \mathrm{V}_{\mathrm{o}}=25 \mathrm{mVrms}, f=1 \mathrm{MHz}$ |  | 7 | 10 | pF |

SWITCHING CHARACTERISTICS $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%\right.$. unless otherwise noted) Read Cycle

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| tc (RD) | Read cycle time |  | 450 |  |  | ns |
| ta (AD) | Address access time |  |  |  | 450 | ns |
| ta ( $\overline{C S}$ ) | Chip select access time |  |  |  | 230 | ns |
| $t d v(A D)$ | Data valid time with respect to address |  | 40 |  |  | n s |
| tdv ( $\overline{\mathrm{CS}})$ | Data valid time with respect to chip select |  | 0 |  |  | ns |

## 1024-BIT (1024-WORD BY 1-BIT) STATIC RAM

TIMING REQUIREMENTS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \quad \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%$. unless otherwise noted)
Write Cycle

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| tc(WR) | Write cycle time |  | 450 |  |  | ns |
| tsu(AD) | Address setup time |  | 20 |  |  | ns |
| tw(WR) | Write pulse width |  | 300 |  |  | ns |
| $\operatorname{th}(\mathrm{DA})$ | Data hold time |  | 0 |  |  | ns |
| tsu (DA) | Data setup time |  | 300 |  |  | ns |
| $t_{\text {WR }}$ | Write recovery time |  | 0 |  |  | ns |
| tsu( $\overline{\mathrm{CS}})$ | Chip select setup time |  | 300 |  |  | ns |



TIMING DIAGRAMS
Read Cycle


Write Cycle


## POWER-DOWN OPERATION

Electrical Characteristics ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{VCC}(\mathrm{PD})$ | Power-down supply voltage |  | 1.5 |  |  | $\checkmark$ |
| $V_{1}(\overline{\mathrm{CS}})$ | Power-down chip select voltage | $2.2 \mathrm{~V} \leqq \mathrm{VCC}(\mathrm{PD}) \leqq \mathrm{VCC}$ | 2.2 |  |  | $\checkmark$ |
|  |  | $1.5 \mathrm{~V} \leqq \mathrm{VCC}(\mathrm{PD}) \leqq 2.2 \mathrm{~V}$ | $\mathrm{VCC}(\mathrm{PD})$ |  |  | V |
| $\operatorname{ICC}(P D 1)$ | Power-down supply current | $\mathrm{VcC}=1.5 \mathrm{~V}$, all inputs $=1.5 \mathrm{~V}$ |  | 13 | 25 | mA |
| ICC(PD2) | Power-down supply current | $\mathrm{VCC}=2.0 \mathrm{~V}$, all inputs $=2.0 \mathrm{~V}$ |  | 15 | 30 | mA |

Note : Current flowing into an IC is positive : out is negative.
Timing Requirements ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \vee \mathrm{Vc}=5 \mathrm{~V} \pm 5 \%$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| tsu(PD) | Power-down setup time |  | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{R} \text { (PD) }}$ | Power-down recovery time |  | tc(RD) |  |  | ns |

## Timing Diagram



MITSUBISHI LSIs

TYPICAL CHARACTERISTICS


DATA INPUT-OUTPUT TRANSFER CHARACTERISTICS


HIGH-LEVEL OUTPUT CURRENT VS. HIGH-LEVEL OUTPUT VOLTAGE



LOW-LEVEL OUTPUT CURRENT VS. LOW-LEVEL OUTPUT VOLTAGE


SUPPLY CURRENT FROM VCC VS. SUPPLY VOLTAGE Vcc


## DESCRIPTION

These devices are 4096 -word by 1 -bit dynamic RAMs, fabricated with the N-channel silicon-gate MOS process. These RAMs are designed for large-capacity memory systems where high speed, low power dissipation and low cost are important design objects.

## FEATURES

- Fast access time:

200ns (max)

- Fast cycle time:
- Low active power:

400ns (min)
300 mW (typ)

- Low standby power: $0.03 \mu \mathrm{~W} /$ bit (typ)
- Voltage range for all power supplies ( $V_{D D}, ~ V_{C C}, V_{B B}$ ): $\pm 10 \%$
- Refresh interval: $2 \mathrm{~ms}\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}\right)$
- Refresh addresses:
$A_{0}, A_{1}, A_{2}, A_{3}, A_{4}, A_{5}$
- All inputs except CE terminal are directly TTL compatible
- Memory expansion is enabled by chip select input
- Output can be in the floating (high-impedance) state when CS is high or CE is low.
- Interchangeable with Intel's 2107B and TI's TMS4060


## APPLICATION

- Main memory unit for computers


## FUNCTION

A location is designated by address signals $A_{0} \sim A_{11}$, and reading from and writing to that location is controlled by R/W. When $\overline{\mathrm{CS}}$ is high, the chip is in the non-selectable state, disabling both read and write operations.

## PIN CONFIGURATION (TOP VIEW)



The devices are dynamic RAMs, and must be refreshed every 2 ms to hold data stored in the memory cells. Refreshing is performed by reading sequentially the 64 locations designated by the 6 address signals $A_{0} \sim A_{5}$.


MITSUBISHI LSIs
M5L 2107BP, S

4096-BIT (4096-WORD BY 1-BIT) DYNAMIC RAM

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter |  | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | Supply voltage |  | With respect to VBB (substrate) | $-0.3 \sim 20$ | V |
| $V_{\text {CC }}$ | Supply voltage |  |  | $-0.3 \sim 20$ | V |
| Vss | Supply voltage |  |  | $-0.3 \sim 20$ | V |
| $V_{1}$ | Input voltage |  |  | $-0.3 \sim 20$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  |  | $-0.3-20$ | V |
| Pd | Power dissipation | M5L 2107BP | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 700 | mW |
|  |  | M5L 2107BS | $\mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ | 1000 | mW |
| Topr | Operating free-air temperature range |  |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range | M5L 2107BP |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |
|  |  | M5L 2107BS |  | -65-150 | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(T a=0 \sim 70^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VDD | Supply voltage | 10.8 | 12 | 13.2 | V |
| Vcc | Supply voltage | 4.5 | 5 | 5.5 | V |
| Vss | Supply voltage |  | 0 |  | V |
| Vbi | Supply voltage | -4.5 | -5 | -5.5 | V |
| V IH(CE) | High-level chip enable input voltage | VDD-1 |  | $V D D+1$ | V |
| VIH | High-level input voltage, all inputs except chip enable | 2.4 |  | $V C c+1$ | V |
| VIL (CE) | Low-level chip enable input voltage | -1 |  | 1 | V |
| VIL | Low-level input voltage, all inputs except chip enable | -1 |  | 0.6 | V |

ELECTRICAL CHARACTERISTICS
$\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, V D D=12 \mathrm{~V} \pm 10 \%, V C C=5 \mathrm{~V} \pm 10 \%, V S S=0 \mathrm{~V}, V B B=-5 \mathrm{~V} \pm 10 \%\right.$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| V IH(CE) | High-level chip enable input voltage |  | VDD-1 |  | $V D D+1$ | V |
| VIH | High-level input voltage, all inputs except chip enable |  | 2.4 |  | Vcc +1 | V |
| VIL (CE) | Low-level chip enable input voltage |  | -1 |  | 1 | V |
| VIL | Low-level input voltage, all inputs except chip enable |  | -1 |  | 0.6 | V |
| II(CE) | Input current, chip enable input | $V_{1}=V_{D D}+1 V$ |  | 0.01 | 2 | $\mu A$ |
| 11 | Input current, all inputs except chip enable | $\mathrm{V}_{1}=6.5 \mathrm{~V}$ |  | 0.01 | 10 |  |
| VOH | High-level output voltage | $1 \mathrm{OH}=-2 \mathrm{~mA}$ | 2.4 |  | V cc | V |
| VOL | Low-level output voltage | $1 \mathrm{OL}=2 \mathrm{~mA}$ | 0 |  | 0.45 | V |
| Ioz | Off-state output current | $\mathrm{VOZ}=0 \sim \mathrm{VCC}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| IDDI | Supply current from VDD | $\mathrm{VIL}(C E)=-1 \mathrm{~V} \sim 0.6 \mathrm{~V}$ |  | 10 | 200 | $\mu \mathrm{A}$ |
| IDD2 | Supply current from VDD | $\mathrm{VIIH}^{(C E)}=\mathrm{V}_{\text {IH, }}, \mathrm{V}_{\text {IL }}(\overline{C S})=V_{\text {IL }}$ |  | 10 | 25 | mA |
| ICC | Supply current from VCC | $V_{\text {IL }}(C E)=V_{\text {IL }}$ or $V_{\text {IH }}(\overline{C S})=V_{\text {IH }}$ |  | 0.01 | 10 | $\mu \mathrm{A}$ |
| IBB | Supply current from V BB |  |  | 0.01 | 100 | $\mu \mathrm{A}$ |
| IDD(AV) | Average supply current from V ${ }^{\text {dD }}$ | $\mathrm{tw}(\mathrm{CE})=230 \mathrm{~ns}, \mathrm{tc}^{2}=400 \mathrm{~ns}$ |  | 25 | 40 | mA |
| Ci (CE) | Input capacitance, chip enable input | $V_{\text {IL }}=V \mathrm{SS}, \quad V_{B B}=-5 V, f=1 \mathrm{MHz}$ |  | 17 | 25 | pF |
| Ci | Input capacitance, all inputs except chip enable | $V_{\text {IL }}=\mathrm{VSS}, V_{B B}=-5 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | 5 | 7 | pF |
| Co | Output capacitance | $V \mathrm{CL}=\mathrm{VSS}, V_{B B}=-5 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | 5 | 7 | pF |

Note 1 : Current flowing into an IC is positive: out is negative.

TIMING REQUIREMENTS $\left(T a=0 \sim 70^{\circ} \mathrm{C}, V_{D D}=12 \mathrm{~V} \pm 10 \%, V C C=5 \mathrm{~V} \pm 10 \%, V \mathrm{VS}=0 \mathrm{~V}, \mathrm{VBB}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 10 \%\right.$. unless otherwise noted) Read, Write or Read-Modify-Write Cycle

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| to (REF) | Refresh cycle time |  |  |  | 2 | ms |
| tw(CEL) | Chip enable low pulse width |  | 130 |  |  | ns |
| $\operatorname{tr}$ (CE) | Chip enable putse rise time |  |  |  | 40 | ns |
| $t \mathrm{f}$ (CE) | Chip enable pulse fall time |  |  |  | 40 | ns |
| tsu(AD) | Address setup time |  | 0 |  |  | ns |
| tsu( $\overline{C S})$ | Chip select setup time |  | 0 |  |  | ns |
| th (AD) | Address hold time | - | 100 |  |  | ns |
| $\operatorname{th}(\overline{C S})$ | Chip select hold time |  | 100 |  |  | ns |

## Read Cycle

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| tc (RD) | Read cycle time | $\mathrm{tr}=\mathrm{tf}=20 \mathrm{~ns}$ | 400 |  |  | ns |
| tw (CEH) | Chip enable high pulse width |  | 230 |  | 4000 | ns |
| tsu(RD) | Read setup time |  | -10 |  |  | ns |
| th (RD) | Read hold time |  | 0 |  |  | ns |

Write or Read-Modify-Write Cycle

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| tc (WR) | Write cycle time | $t \mathrm{r}=\mathrm{tf}=20 \mathrm{~ns}$ | 400 |  |  | ns |
| tc (RMW) | Read-modify-write cycle time |  | 520 |  |  | ns |
| tw (CEH) | Chip enable high pulse width , write cycle |  | 230 |  | 4000 | ns |
| tw (CEH) | Chip enable high pulse width, read-modify-write cycle |  | 350 |  | 4000 | ns |
| tsu(RD) | Read setup time |  | -10 |  |  | ns |
| $\operatorname{th}$ (RD) | Read hold time |  | 180 |  |  | ns |
| tsu(WR) | Write setup time |  | 150 |  |  | ns |
| tw(WR) | Write pulse width |  | 50 |  |  | ns |
| $t d(W R)$ | Write delay time |  | 150 |  |  | ns |
| tsu(DA) | Data setup time |  | 0 |  |  | ns |
| th (DA) | Data hold time |  | 0 |  |  | ns |

SWITCHING CHARACTERISTICS $\left(T a=0 \sim 70^{\circ} \mathrm{C}, \mathrm{VDD}=12 \mathrm{~V} \pm 10 \%, \mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{VBB}=-5 \mathrm{~V} \pm 10 \%\right.$. unless otherwise Read Cycle

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ta (CE) | Chip enable access time | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{Load}=1 \mathrm{TTL}, V_{R E F}=2.0 \mathrm{~V} \\ & \mathrm{tsu}(\mathrm{AD})=0 \mathrm{~ns}, \mathrm{tr}=\mathrm{t} \mathrm{f}=20 \mathrm{~ns} \end{aligned}$ |  |  | 180 | ns |
| $\mathrm{ta}(\mathrm{AD})$ | Address access time |  |  |  | 200 | ns |
| $t d v$ (CE) | Data valid time with respect to chip enable |  | 0 |  |  | ns |

## Read-Modify-Write Cycle

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ta (CE) | Chip enable access time | $\begin{aligned} & \mathrm{C} L=50 \mathrm{pF}, \text { Load }=1 \mathrm{TTL} . V \text { REF }=2.0 \mathrm{~V} \\ & \mathrm{tsu}(A D)=0 \text { ns, } \mathrm{tr}=\mathrm{t} f=20 \mathrm{~ns} \end{aligned}$ |  |  | 180 | ns |
| $\operatorname{ta}(A D)$ | Address access time |  |  |  | 200 | ns |
| tdv (CE) | Data valid time with respect to chip enable |  | 0 |  |  | ns |

## MITSUBISHI LSIs <br> M5L 2107BP, s

4096-BIT (4096-WORD BY 1-BIT) DYNAMIC RAM


Write or Read-Modify-Write Cycle


TYPICAL CHARACTERISTICS

SUPPLY CURRENT FROM VDD VS.
TIME


AVERAGE SUPPLY CURRENT FROM VDD VS. AMBIENT TEMPERATURE


AVERAGE SUPPLY CURRENT FROM VBB VS. AMBIENT TEMPERATURE


AMBIENT TEMPERATURE $\mathrm{Ta}\left({ }^{\circ} \mathrm{C}\right)$

Vdd VS. Vbb OPERATING REGION


ADDRESS ACCESS TIME VS. AMBIENT TEMPERATURE


REFRESH CYCLE TIME VS. AMBIENT TEMPERATURE


AMBient temperature $\mathrm{Ta}\left({ }^{\circ} \mathrm{C}\right)$

MII SUEISHI LSIS
M5L 2107BP, S

## 4096-BIT (4096-WORD BY 1-BIT) DYNAMIC RAM

## APPLICATION

## Method of Refreshing

Since 64 memory cells designated by the X address can be refreshed in 1 cycle, (either read, write or read-modifywrite), a read operation for all 64 addresses selected by the 6 address signals $A_{0} \sim A_{5}$ must be performed within 2 ms to refresh all 4096 memory cells. If the chip is refreshed during a write cycle or a read-modify-write cycle, then signal
$\overline{\mathrm{CS}}$ must be kept low; during a read cycle, $\overline{\mathrm{CS}}$ can be either high or low. If a read operation is executed when the chip is in the non-designated state with $\overline{\mathrm{CS}}$ high, refreshing can be performed with the output terminal $\overline{D_{O U T}}$ in the floating (high-impedance) state. Thus all the M5L 2107BP, S used in the memory system can be refreshed in only 64 cycles.

Recommended Driver Circuit for Chip Enable Pulse


Note 1: $R_{1}$ is determined according to a required rise time of the $C E$ pulse. For example, when $C_{L}$ capacitance load for the $C E$ pulse is 300 pF .
$R_{1}$ is set at $300 \Omega\left(\frac{1}{2} W\right)$ : then, rise time $t r=30 \mathrm{~ns}$ : fall time $t_{f}=30 \mathrm{~ns}: t_{P H L}=20 \mathrm{~ns} ; t_{\text {PLH }}=20 \mathrm{~ns}$
2 : One M54601P dual peripheral positive AND driver circuit should be used for each CE driver circuit.

## DESCRIPTION

This is a family of 256 -word by 4 -bit static RAMs, fabricated with the N -channel silicon-gate MOS process and designed for simple interfacing. These devices operate on a single 5 V supply, as does TTL, and are directly TTLcompatible.

The input and output terminals are common, and an OD terminal is provided.
FEATURES

| Parameter | M5L 2111AP,S-2 | M5L 2111AP,S | M5L 2111AP, S-4 |
| :---: | :---: | :---: | :---: |
| Access time $(\max )$ | 250 ns | 350 ns | 450 ns |
| Cycle time $(\mathrm{min})$ | 250 ns | 350 ns | 450 ns |

- Low power dissipation: $150 \mu \mathrm{~W} /$ bit (typ)
- Single 5V power supply
- Data holding at 1.5 V supply voltage (optional)
- No clocks or refreshing required
- All inputs and outputs are directly TTL-compatible
- All outputs are three-state, with OR-tie capability
- Simple memory expansion by chip select input
- Common data inputs and outputs
- Interchangeable with Intel's 2111A series in pin configuration and electrical characteristics


## APPLICATION

- Small-capacity memory units


## FUNCTION

These devices provide common data input and output terminals. During a write cycle, when a location is designated by address signals $A_{0} \sim A_{7}$, the $O D$ signal is kept high to keep the I/O terminals in the input mode, signal R/W goes low, and the data of the IN signal at that time is written.

During a read cycle, when a location is designated by address signals $A_{0} \sim A_{7}$, the $O D$ signal is kept low to keep

## PIN CONFIGURATION (TOP VIEW)



Outline 18P1 (M5L2111A P) 18S1 (M5L2111AS)
the I/O terminals in the output mode, signal R/W goes high, and the data of the designated address is available at the I/O terminals.

When signal $\overline{\mathrm{CS}}_{1}$ or $\overline{\mathrm{CS}}_{2}$ is high, the chip is in the nonselectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other output terminals.

The memory data can be held at a supply voltage of 1.5 V , enabling battery back-up operation during power failure and power-down operation in the standby mode.

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parame |  | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage |  | With respect to GND | $-0.3 \sim 7$ | V |
| $V_{1}$ | Input voltage |  |  | $-0.3 \sim 7$ | V |
| Vo | Output voltage |  |  | $-0.3 \sim 7$ | V |
| Pd | Maximum power dissipation | M5L 2111AP | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 700 | mW |
|  |  | M5L 2111AS |  | 1000 | mW |
| Topr | Operating free-air ambient temperatur, range |  |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range | M5L 2111AP |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |
|  |  | M5L 2111AS |  | $-65 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(\mathrm{T}_{\mathrm{a}}=0 \sim 10^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VCC | Supply voltage | 4.75 | 5 | 5.25 | V |
| VIL | Low-level input voltage | 0 |  | 0.8 | V |
| VIH | High-level input voltage | 2.2 |  | Vcc | $\checkmark$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VIH | High-level input voltage |  | 2.2 |  | Vcc | V |
| VIL | Low-level input voltage |  | 0 |  | 0.8 | V |
| VOH | High-level output voltage | $1 \mathrm{OH}=-200 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| Vol | Low-level output voltage | $\mathrm{lOL}=3.5 \mathrm{~mA}$ |  |  | 0.45 | V |
| 11 | Input current | $\mathrm{V}_{1}=0 \sim 5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IOZH | Off-state high-level output current | $V_{1}\left(\overline{\mathrm{CS}_{4}}\right)=2.2 \mathrm{~V}, \mathrm{~V}_{0}=2.4 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{Cc}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| 10ZL | Off-state low-level output current | $\mathrm{V}_{1}(\overline{\mathrm{CS}})=2.2 \mathrm{~V}, \mathrm{~V}_{0}=0.4 \mathrm{~V}$ |  |  | -10 | $\mu \mathrm{A}$ |
| Icc | Supply current from VCC | $\mathrm{V}_{1}=5.25 \mathrm{~V}$ (all inputs), output open. $\mathrm{Ta}_{2}=25^{\circ} \mathrm{C}$ |  | 30 | 60 | mA |
| Ci | Input capacitance, all inputs | $V_{1}=G N D, f=1 \mathrm{MHz}, 25 \mathrm{mVrms}$ |  | 3 | 5 | pF |
| Co | Output capacitance | $V_{0}=G N D, f=1 \mathrm{MHz}, 25 \mathrm{mVrms}$ |  | 8 | 12 | pF |

Note 1 : Current flowing into an IC is positive; out is negative.
SWITCHING CHARACTERISTICS (For Read Cycle) ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%$. unless otherwise noted) (Note 2)

| Symbol | Parameter | M5L 2111AP.S-2 |  |  | M5L 2111AP, S |  |  | M5L 2111A P, S-4 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Limits |  |  | Limits |  |  | Limits |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $t_{C(R D)}$ | Read cycle time | 250 |  |  | 350 |  |  | 450 |  |  | ns |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{AD})$ | Address access time |  |  | 250 |  |  | 350 |  |  | 450 | ns |
| $\mathrm{ta}(\overline{\mathrm{CS}})$ | Chip select access time |  |  | 180 |  |  | 180 |  |  | 180 | ns |
| ta(OD) | Output disable access time |  |  | 130 |  |  | 150 |  |  | 150 | ns |
| $t_{\text {P } \times z}$ | Output disable time (Note 3): |  |  | 100 |  |  | 100 |  |  | 100 | ns |
| $t_{d v}(\mathrm{AD})$ | Data valid time with respect to address | 40 |  |  | 40 |  |  | 40 |  |  | ns |

Note 2: Test conditions: Input pulse $V_{I H}=2.2 \mathrm{~V} \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V} \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}$, reference level $=1.5 \mathrm{~V}$, load $=2 \mathrm{TTL} . \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$
Note 3: $\mathrm{t}_{\mathrm{P} X Z}$ is with respect to $\overline{\mathrm{CS}_{1}}, \overline{\mathrm{CS} 2}$, or OD , whichever occurs first.
TIMING REQUIREMENTS (För Write Cycle) ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%$, unless otherwise noted) (Note 2)

| Symbol | Parameter | M5L 2111AP. S 2 |  |  | M5L 2111AP. S |  |  | M5L 2111AP, S-4 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Limits |  |  | Limits |  |  | Limits |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| tc (WR) | Write cycle time | 170 |  |  | 220 |  |  | 270 |  |  | ns |
| tw(wR) | Write pulse width | 150 |  |  | 200 |  |  | 250 |  |  | ns |
| tsu (AD) | Address setup time with respect to write | 20 |  |  | 20 |  |  | 20 |  |  | ns |
| twr | Write recovery time | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| tsu(OD) | Output disable setup time with respect to data in | 20 |  |  | 20 |  |  | 20 |  |  | ns |
| tsu (DA) | Data setup time | 100 |  |  | 150 |  |  | 170 |  |  | ns |
| th ( DA ) | Data hold time | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| tsu(CS) | Chip select setup time | 150 |  |  | 200 |  |  | 250 |  |  | ns |

TIMING DIAGRAM


POWER-DOWN OPERATION (OPTIONAL) These characteristics are guaranted only under custom specifications.
Electrical Characteristics $\left(\mathrm{T}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}\right.$, uniess otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}(\mathrm{PD})$ | Power-down supply voltage |  | 1.5 |  |  | V |
| $V_{1}(\overline{\mathrm{CS1}})$ | Power-down chip select input voltage | $2.2 \mathrm{~V} \leqq \mathrm{VCC}^{\text {(PD) }}$ § VCC | 2.2 |  |  | V |
|  |  | $1.5 \mathrm{~V} \leqq \mathrm{VCC}(\mathrm{PD}) \leqq 2.2 \mathrm{~V}$ | $\mathrm{VCC}(\mathrm{PD})$ |  |  | V |
| ICC(PD1) | Power-down supply current from $V_{C C}$ | $V C C=1.5 \mathrm{~V}$, all inputs $=1.5 \mathrm{~V}$ |  | 15 | 30 | mA |
| 1 CC (PD2) | Power-down supply current from $\mathrm{V}_{C C}$ | $\mathrm{VCC}=2.0 \mathrm{~V}$, all inputs $=2.0 \mathrm{~V}$ |  | 20 | 40 | mA |

Timing Requirements ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{VcC}=5 \mathrm{~V} \pm 5 \%$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| t su(PD) | Power-down setup time |  | 0 |  |  | ns |
| $t_{R(P D)}$ | Power- down recovery time |  | tc (RD) |  |  | ns |

## Timing Diagram



MITSUBISHI LSIs
M5L 2111A P, S; P-2, S-2; P-4, S-4

1024-BIT (256-WORD BY 4-BIT) STATIC RAM

TYPICAL CHARACTERISTICS


## DESCRIPTION

This is a family of 256 -word by 4 -bit static RAMs fabricated with the N -channel silicon-gate MOS process and designed for simple interfacing. They operate from a single 5 V supply, as does TTL, and are directly TTLcompatible.

The input and output terminals are common.

## FEATURES

| Parameter | M5L 2112AP, S-2 | M5L 2112AP,S | M5L 2112AP, S-4 |
| :---: | :---: | :---: | :---: |
| Access time $(\max )$ | 250 ns | 350 ns | 450 ns |
| Cycle time $(\mathrm{min})$ | 250 ns | 350 ns | 450 ns |

- Low power dissipation: $150 \mu \mathrm{~W} /$ bit (typ)
- Single 5V supply voltage
- Data holding at 1.5 V supply voltage (optional)
- Requires no clocks or refreshing
- All inputs and outputs are directly TTL-compatible
- All outputs are three-state, with OR-tie capability
- Simple memory expansion by chip select input
- Common data inputs and outputs
- Interchangeable with Intel's 2112A series in pin configuration and electrical characteristics


## APPLICATION

- Small-capacity memory units


## FUNCTION

These devices provide common data input and output terminals. During a write cycle, when a location is designated by address signals $A_{0} \sim A_{7}$ and signal $R / W$ goes low, the data of the $1 / O$ signal at that time is written.

During a read cycle, when a location is designated by address signal $A_{0} \sim A_{7}$ and $R / W$ goes high, data of the designated address is available at the I/O terminals.

## PIN CONFIGURATION (TOP VIEW)



When signal $\overline{C S}$ is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other output terminals.

The memory data can be held at a supply voltage of 1.5 V , enabling battery back-up operation during power failure and power-down operation in the standby mode.


MITSUBISHI LSIs
M5L 2112A P, S; P-2, S-2; P-4, S-4

## 1024-BIT (256-WORD BY 4-BIT) STATIC RAM

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter |  | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage |  | With respect to GND | $-0.3 \sim 7$ | V |
| $V_{1}$ | Input voltage |  |  | $-0.3 \sim 7$ | V |
| Vo | Output voltage |  |  | $-0.3 \sim 7$ | V |
| Pd | Maximum power dissipation | M5L 2112AP | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 700 | mW |
|  |  | M5L 2112AS |  | 1000 | mW |
| Topr | Operating free-air ambient temperature range |  |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range | M5L 2112A P |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |
|  |  | M5L 2112AS |  | -65-150 | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}\right.$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.75 | 5 | 5.25 | V |
| $\mathrm{~V}_{\text {IL }}$ | Low-level input voltage | 0 |  | 0.8 | V |
| $\mathrm{~V}_{\text {IH }}$ | High-level input voltage | 2.2 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\right.$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VIH | High-level input voltage |  | 2.2 |  | Vcc | V |
| VIL | Low-level input voltage |  | 0 |  | 0.8 | V |
| VOH | High-level output voltage | $1 \mathrm{OH}=-200 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| VOL | Low-level output voltage | $\mathrm{IOL}=3.5 \mathrm{~mA}$ |  |  | 0.45 | V |
| 11 | Input current | $\mathrm{V}_{1}=0 \sim 5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IOZH | Off-state high-level output current | $\mathrm{V}_{1}(\overline{\mathrm{CS}})=2.2 \mathrm{~V}, \mathrm{~V}_{0}=2.4 \mathrm{~V}-\mathrm{V}_{\text {CC }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IOZL | Off-state low-level output current | $\mathrm{V}_{1}(\overline{C S})=2.2 \mathrm{~V}, \mathrm{~V}_{0}=0.4 \mathrm{~V}$ |  |  | -10 | $\mu \mathrm{A}$ |
| ICC | Supply current from VCC | $\mathrm{V}_{1}=5.25 \mathrm{~V}$ (all inputs), output open, $\mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ |  | 30 | 60 | mA |
| Ci | Input capacitance, all inputs | $V_{1}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mVrms}$ |  | 3 | 5 | pF |
| Co | Output capacitance | $V_{0}=G N D, f=1 \mathrm{MHz}, 25 \mathrm{mVrms}$ |  | 8 | 12 | pF |

[^5]SWITCHING CHARACTERISTICS (For Read Cycle) ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$. unless otherwise noted) (Note 2)

| Symbol | Parameter | M5L 2112A P, S-2 |  |  | M5L 2112AP, S |  |  | M5L 2112AP, S-4 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Limits |  |  | Limits |  |  | Limits |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| tc (RD) | Read cycle time | 250 |  |  | 350 |  |  | 450 |  |  | ns |
| $\operatorname{ta}(A D)$ | Address access time |  |  | 250 |  |  | 350 |  |  | 450 | ns |
| ta (CS) | Chip select access time |  |  | 180 |  |  | 180 |  |  | 180 | ns |
| $t_{p \times z}(\overline{\mathrm{CS}})$ | Output disable time with respect to chip select | 40 |  |  | 40 |  |  | 40 |  |  | ns |

TIMING REQUIREMENTS
Write Cycle 1

| Symbol | Parameter | M5L 2112A P, S-2 |  |  | M5L 2112AP, S |  |  | M5L 2112A P, S-4 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Limits |  |  | Limits |  |  | Limits |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| tc ( $\left.\mathrm{WR}^{\prime}\right)_{1}$ | Write cycle time | 170 |  |  | 220 |  |  | 270 |  |  | ns |
| tsu(AD) ${ }_{1}$ | Address setup time with respect to write pulse | 20 |  |  | 20 |  |  | 20 |  |  | ns |
| $t w(W R)_{1}$ | Write pulse width | 150 |  |  | 200 |  |  | 250 |  |  | ns |
| $\mathrm{twr}_{1}$ | Write recovery time | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| tsu(DA) ${ }_{1}$ | Data setup time | 100 |  |  | 150 |  |  | 170 |  |  | ns |
| th (DA) 1 | Data hold time | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| $\operatorname{th}(\overline{C S})_{1}$ | Chip select hold time | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| tsu (WR) ${ }_{1}$ | Write pulse setup time with respect to chip select | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| $\mathrm{tsu}_{(\overline{\mathrm{CS}})_{1}}$ | Chip select setup time | 100 |  |  | 150 |  |  | 170 |  |  | ns |

Note 2: Test conditions: Input pulse $V_{I H}=2.2 \mathrm{~V} \quad V_{I L}=0.8 \mathrm{~V} t_{r}=t_{f}=20 \mathrm{~ns}$, reference level $=1.5 \mathrm{~V}$, load $=2 \mathrm{TTL}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{p}=\mathrm{F}$.
Write Cycle 2 (Note 2)

| Symbol | Parameter | M5L 2112A P, S-2 |  |  | M5L 2112AP, S |  |  | M5L 2112AP, S-4 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Limits |  |  | Limits |  |  | Limits |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| tc (WR)2 | Write cycle time | 170 |  |  | 220 |  |  | 270 |  |  | ns |
| tsu (AD) 2 | Address setup time with respect to write pulse | 20 |  |  | 20 |  |  | 20 |  |  | ns |
| tw (WR)2 | Write pulse width | 150 |  |  | 200 |  |  | 250 |  |  | ns |
| twr 2 | Write recovery time | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| $\left.t_{\text {su( }} \mathrm{DA}\right) 2$ | Data setup time | 100 |  |  | 150 |  |  | 170 |  |  | ns |
| th (DA)2 | Data hold time | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| $\operatorname{th} \overline{(\overline{C S})_{2}}$ | Chip select hold time | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| tsu( $\overline{\mathrm{CS})_{2}}$ | Chip select setup time | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| tpxz (WR)2 | Output disable time with respect to write pulse |  |  | 50 |  |  | 50 |  |  | 80 | ns |

## MITSUBISHI LSIs

M5L 2112A P, S; P-2, S-2; P-4, S-4

1024-BIT (256-WORD BY 4-BIT) STATIC RAM

TIMING DIAGRAMS Read Cycle


Note 3 : In this period, the data out is valid for a definition of $t d v(A D)$ and is in the floating state for a definition of $t P \times Z(\overline{C S})$

## Write Cycle 1



Write Cycle 2


Note 4 : The input signals from the external circuits should not be applied to the 1/O terminals (keeping them three-state), for during this period the I/O terminals are in the output mode.
5 : The input signals from the external circuits can be applied to the I/O terminals since the signal $\overline{\mathrm{CS}}$ is delayed in relation to signal R/W.

POWER-DOWN OPERATION (OPTIONAL) These characteristics are guaranteed only under custom specifications.
Electrical Characteristics ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{C C}(P D)$ | Power-down supply voltage |  | 1.5 |  |  | V |
| $V_{1}(\overline{C S})$ | Power-down chip select input voltage | $2.2 \mathrm{~V} \leqq \mathrm{VCC}(\mathrm{PD}) \leqq \mathrm{VCC}$ | 2.2 |  |  | V |
|  |  | $1.5 \mathrm{~V} \leqq \mathrm{VCC}(\mathrm{PD}) \leqq 2.2 \mathrm{~V}$ | $\mathrm{VCC}(\mathrm{PD})$ |  |  | V |
| $1 \mathrm{CC}(\mathrm{PD1})$ | Power-down supply current from $V_{\text {cc }}$ | $V C C=1.5 \mathrm{~V}$, all inputs $=1.5 \mathrm{~V}$ |  | 15 | 30 | mA |
| 1 CC (PD2) | Power-down supply current from $V_{\text {CC }}$ | $\mathrm{VCC}=2.0 \mathrm{~V}$, all inputs $=2.0 \mathrm{~V}$ |  | 20 | 40 | mA |

Timing Requirements ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, V \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| tsu(PD) | Power-down setup time | 0 |  |  | ns |
| $t \mathrm{R}$ (PD) | Power-down recovery time | tc (RD) |  |  | ns |

## Timing Diagram

Power-Down (Optional)


MITSUBISHI LSIs
M5L 2112A P, S; P-2, S-2; P-4, S-4

1024-BIT (256-WORD BY 4-BIT) STATIC RAM

## TYPICAL CHARACTERISTICS



LOW-LEVEL OUTPUT CURRENT VS. LOW-LEVEL OUTPUT VOLTAGE


SUPPLY CURRENT FROM Vcc VS. SUPPLY VOLTAGE Vcc


SUPPLY VOLTAGE $V_{C C}(\mathrm{~V})$

ADDRESS ACCESS TIME VS. LOAD CAPACITANCE


HIGH-LEVEL OUTPUT CURRENT VS. HIGH-LEVEL OUTPUT VOLTAGE


SUPPLY CURRENT FROM VCC VS. AMBIENT TEMPERATURE


AMBient Temperature Ta ( ${ }^{\circ} \mathrm{C}$ )

## DESCRIPTION

This is a family of 4096-bit static RAMs organized as 1024 words of 4 bits and designed for simple interfacing. They are fabricated using N -channel silicon-gate MOS technology. They operate with a single 5 V supply, as does TTL, and the inputs and outputs are directly TTL compatible. I/O terminals are common.

## FEATURES

| Parameter | M5L 2114LP,S-2 | M5L 2114LP, S-3 | M5L 2114LP,S |
| :---: | :---: | :---: | :---: |
| Access time $(\mathrm{max})$ | 200 ns | 300 ns | 450 ns |
| Cycle time $(\mathrm{min})$ | 200 ns | 300 ns | 450 ns |

- Low power dissipation: $50 \mu \mathrm{w} / \mathrm{bit}$ (typ)
- Single 5 V supply voltage ( $\pm 10 \%$ tolerance)
- Requires neither external clock nor refreshing
- All inputs and outputs are directly TTL compatible
- All outputs are three-state, with OR-tie capability
- Easy memory expansion by chip-select ( $\overline{\mathrm{CS}}$ ) input
- Common data I/O terminals
- Interchangeable with Intel's 2114L and TI's TMS4045 in pin configuration and electrical characteristics


## APPLICATION

- Small-capacity memory units


## FUNCTION

These devices operate with a single 5 V power supply, and the inputs and outputs are directly compatible with TTL. All circuits are completely static, rendering external clock and refresh operations unnecessary, and making the members of the series extremely easy to use. Common data input and output terminals are provided.


During a write cycle, when a location is designated by address signals $A_{0} \sim A_{9}$ and the $R / W$ signal goes low, the data at the $1 / O$ terminals is written.

During a read cycle, when the R/W signal goes high and a location is designated by address signals $A_{0} \sim A_{9}$, the data of the designated address is available at the $I / O$ terminals.

When signal $\overline{\mathrm{CS}}$ is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the data outputs are in the floating (high-impedance) state, useful for OR-ties with the output terminals of other chips.


MITSUBISHI LSIs
M5L 2114L P, S; P-2, S-2; P-3, S-3

4096-BIT (1024-WORD BY 4-BIT) STATIC RAM

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter |  | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ | Supply voltage |  | With respect to GND | -0.5~7 | V |
| $\mathrm{V}_{1}$ | Input voltage |  |  | $-0.5 \sim 7$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  |  | -0.5~7 | V |
| Pd | Maximum power dissipation | M5L 2114LP | $\mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ | 700 | mW |
|  |  | M5L 2114LS | $\mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ | 1000 | mW |
| Topr | Operating free-air ambient temperature range |  |  | 0-70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range | M5L 2114LP |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |
|  |  | M5L 2114L S |  | -65-150 | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(T a=0 \sim 70^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VCC | Supply voltage | 4.5 | 5 | 5.5 | V |
| VIL | Low-level input voltage | -0.5 |  | 0.8 | $\checkmark$ |
| VIH | High-level input voltage | 2 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VIH | High-level input voltage |  | 2 |  | V CC | V |
| VIL | Low-level input voltage |  | -0.5 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{IOH}=-200 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 2.4 |  |  | V |
| V OH | High-level output voltage | $1 \mathrm{OH}=-1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | 2.4 |  |  | V |
| Vol | Low-level output voltage | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ |  |  | 0.4 | V |
| $1 /$ | Input current | $V_{1}=0 \sim 5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lozh | Off-state high-level output current | $V_{1}(\overline{\mathrm{CS}})=2 \mathrm{~V}, \mathrm{~V}_{0}=2.4 \mathrm{~V}-\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lozl | Off-state low-level output current | $\mathrm{V}_{1}(\overline{\mathrm{CS}})=2 \mathrm{~V}, \mathrm{~V}_{0}=0.4 \mathrm{~V}$ |  |  | -10 | $\mu \mathrm{A}$ |
| Icc | Supply current from $V_{\text {CC }}$ | $\mathrm{V}_{1}=5.5 \mathrm{~V}$, (all inputs), output open, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 40 | 65 | mA |
| $\mathrm{Ci}_{i}$ | Input capacitance, all inputs | $\mathrm{V}_{1}=\mathrm{GND}, \mathrm{V}_{\mathrm{i}}=25 \mathrm{mVrms}, \mathrm{f}=1 \mathrm{MHz}$ |  | 3 | 5 | pF |
| Co | Output capacitance | $\mathrm{V}_{\mathrm{o}}=\mathrm{GND}, \mathrm{V}_{\mathrm{O}}=25 \mathrm{mVrms}, \mathrm{f}=1 \mathrm{MHz}$ |  | 5 | 8 | pF |

Note 1: Current flowing into an IC is positive; out is negative.
TIMING REQUIREMENTS (For Write Cycle) ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted) (Note 2)

| Symbol | Parameter | Alt. symbol | M5L 2114L P-2, S-2 |  |  | M5L 2114L P-3, S-3 |  |  | M5L 2114L P, S |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  |  | Limits |  |  | Limits |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{C}}$ (WR) | Write cycle time | $t_{w c}$ | 200 |  |  | 300 |  |  | 450 |  |  | ns |
| $\mathrm{t}_{\text {Su (AD) }}$ | Address setup time with respect to write pulse |  | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{W} \text { (WR) }}$ | Write pulse width | $\mathrm{t}_{\mathrm{w}}$ | 120 |  |  | 150 |  |  | 200 |  |  | ns |
| $\mathrm{t}_{\mathrm{wr}}$ | Write recovery time | $\mathrm{t}_{\text {WR }}$ | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\text {Su }}$ (DA) | Data setup time | $\mathrm{t}_{\text {DW }}$ | 120 |  |  | 150 |  |  | 200 |  |  | ns |
| $\operatorname{th}$ (DA) | Data hold time | $\mathrm{t}_{\mathrm{DH}}$ | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\text {Su }}(\overline{\mathrm{CS}})$ | Chip select setup time |  | 120 |  |  | 150 |  |  | 200 |  |  | ns |
| $\mathrm{t}_{\mathrm{Pxz}}(\mathrm{WR})$ | Output disable time with respect to write pulse | totw |  |  | 40 |  |  | 80 |  |  | 100 | ns |

SWITCHING CHARACTERISTICS (For Read Cycle) ( $\mathrm{T}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted) (Note 2)

| Symbol | Parameter | Alt. symbol | M5L 2114L P, S-2 |  |  | M5L 2114L P, S-3 |  |  | M5L 2114L P, S |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  |  | Limits |  |  | Limits |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{C}}$ (RD) | Read cycle time | $\mathrm{t}_{\text {RC }}$ | 200 |  |  | 300 |  |  | 450 |  |  | ns |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{AD})$ | Address access time | $\mathrm{t}_{\mathrm{A}}$ |  |  | 200 |  |  | 300 |  |  | 450 | ns |
| $\mathrm{ta}_{\mathrm{a}}(\overline{\mathrm{CS}})$ | Chip select access time | $\mathrm{t}_{\mathrm{CO}}$ |  |  | 80 |  |  | 100 |  |  | 120 | ns |
| $\mathrm{t}_{\mathrm{PXZ}(\overline{\mathrm{CS}})}$ | Output disable time with respect to chip select | $\mathrm{t}_{\text {ото }}$ |  |  | 40 |  |  | 80 |  |  | 100 | ns |
| $t_{d v(A D)}$ | Data valid time with respect to address | $\mathrm{t}_{\text {OHA }}$ | 50 |  |  | 50 |  |  | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{PZX}}(\overline{\mathrm{CS}})$ | Chip select to output active | $\mathrm{t}_{\mathrm{CX}}$ | 20 |  |  | 20 |  |  | 20 |  |  | ns |

TIMING DIAGRAMS

## Read Cycle



Write Cycle


Note: 2 Test conditions


Input pulse rise time input pulse fall time Reference level
input
Output Load $=1 T \mathrm{~T} L, \quad C_{L}=100 \mathrm{pF}$

Note 3 : Hatching indicates the state is don't care.


MITSUBISHI LSIS
M5L 2114L P, S; P-2, S-2; P-3, S-3

4096-BIT (1024-WORD BY 4-BIT) STATIC RAM

## TYPICAL CHARACTERISTICS




NORMALIZED ACCESS TIME VS. OUTPUT LOAD CAPACITANCE


OUTPUT SOURCE CURRENT VS. OUTPUT VOLTAGE


OUTPUT VOLTAGE Voh (V)

TYPICAL APPLICATION (for an M5L 8080A P CPU)


## DESCRIPTION

This is a 256 -word by 4 -bit static RAM fabricated with the silicon-gate CMOS process and designed for low power dissipation and easy application of battery back-up.

The device has two chip-select inputs $\overline{\mathrm{CS}}_{1}$ and $\mathrm{CS}_{2}$. While maintained in the chip non-select state, the device consumes power at the low value of only $1 \mu \mathrm{~A}$ (max) standby current and accordingly is especially suitable as a memory system for battery-operated applications and for battery back-up.

The device operates on a single 5 V supply, as does TTL, and inputs and outputs are directly TL-compatible and are provided with common I/O terminals.

## FEATURES

- Access time :

450ns (max)

- Low power dissipation in the standby mode:
- Single 5V power supply
- Data holding at 2 V supply voltage
- No external clock or refreshing operation required
- Both inputs and outputs are directly TTL-compatible
- Outputs are three-state, with OR-tie capability
- Simple memory expansion by chip-select signals
- Input and output data terminals are separate
- Interchangeable with Intel's $5101 \mathrm{~L}-1$ in pin configuration and electrical characteristics


## APPLICATION

- Battery-driven or battery back-up small-capacity memory units


## FUNCTION

The device provides separate data input and output terminals.


During a write cycle, when a location is designated by address signals $A_{0} \sim A_{7}$ and signal $R / W$ goes low, the data of the DI inputs at that time is written.

During a read cycle, when a location is designated by address signals $A_{0} \sim A_{7}$, and signal $R / W$ goes high, the data of the designated address is available at the DO terminals.

When signal $\overline{\mathrm{CS}}_{1}$ is high or $\mathrm{CS}_{2}$ is low, the chip is in the non-selectable state, disabling both reading and writing. In this case, the output is in the floating (high-impedance state) useful for OR-ties with the output terminals of other chips.

When the signal $O D$ is high, the output is in the floating state, so that OD is used as an input/output select control signal for common input/output operation.

The memory data can be held at a supply voltáge of 2 V , enabling battery back-up operation during power failure and power-down operation in the standby mode.


## 1024-BIT (256-WORD BY 4-BIT) CMOS STATIC RAM

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| V cc | Supply voltage | With respect to GND | -0.3~7 | V |
| $\mathrm{V}_{1}$ | Input voltage |  | $-0.3-V_{C C}+0.3$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | $0 \sim V_{C C}$ | V |
| Pd | Maximum power dissipation | $\mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ | 700 | mW |
| Topr | Operating free-air ambient temperature range |  | 0-70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $\mathrm{V}_{\text {cc }}$ | Supply voltage | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {SS }}$ | Supply voltage | 0 | 0 | 0 | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | -0.3 |  | 0.65 | V |
| $\mathrm{V}_{\mathrm{H}}$ | High-level input voltage | 2.2 |  | $\mathrm{V}_{\text {CC }}$ | V |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, unless onerwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VIH | High-level input voltage |  | 2.2 |  | $V_{\text {CC }}$ | V |
| VIL | Low-level input voltage |  | -0.3 |  | 0.65 | V |
| V OH | High-level output voltage | $\mathrm{IOH}=-1 \mathrm{~mA}$ |  |  | 0.4 | V |
| V OL | Low-level output voltage | $1 \mathrm{OL}=2 \mathrm{~mA}$ | 2.4 |  |  | V |
| 1 | Input current | $\mathrm{V}_{1}=0 \sim 5.5 \mathrm{~V}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Iozh | Off-state high-level output current | $\mathrm{V}_{1(\overline{\mathrm{CS1}})}=2.2 \mathrm{~V}, \mathrm{~V}_{0}=2.4 \mathrm{~V}-\mathrm{V}_{\mathrm{CC}}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Iozl | Off-state low-level output current | $\mathrm{V}_{1}(\overline{\mathrm{cs} 1})=2.2 \mathrm{~V}, \mathrm{~V}_{0}=0.4 \mathrm{~V}$ |  |  | -1 | $\mu \mathrm{A}$ |
| ICC1 | Supply current from $\mathrm{V}_{\text {cc }}$ | $\overline{\mathrm{CS}} 1 \leqq 0.01 \mathrm{~V}$, other inputs $=\mathrm{V}_{\mathrm{CC}}$, Output open |  | 9 | 22 | mA |
| 1002 | Supply current from V ${ }_{\text {cc }}$ | $\overline{\mathrm{CS}}_{1} \leqq 0.01 \mathrm{~V}$, other inputs $=2.2 \mathrm{~V}$, Output open |  | 13 | 27 | mA |
| 1 cc 3 | Supply current from V CC | $\mathrm{CS}_{2} \leqq 0.2 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Ci | Input capacitance, all inputs | $V_{1}=G N D, V_{i}=25 \mathrm{mVrms}, f=1 \mathrm{MHz}$ |  | 4 | 8 | pF |
| $\mathrm{C}_{0}$ | Output capacitance | $\mathrm{V}_{0}=\mathrm{GND}, \mathrm{V}_{\mathrm{O}}=25 \mathrm{mVrms}, \mathrm{f}=1 \mathrm{MHz}$ |  | 8 | 12 | pF |

Note 1 : Current flowing into an IC is positive: out is negative.
TIMING REQUIREMENTS (For Write Cycle) ( $\mathrm{T}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted)

| Symbol | Parameter | Alt. symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| to (WR) | Write cycle time | $t_{\text {wo }}$ |  | 450 |  |  | ns |
| $t w(W R)$ | Write pulse width | $\mathrm{t}_{\text {WP }}$ | Input pulse$V_{I H}=2.2 \mathrm{~V}$ | 250 |  |  | ns |
| $\mathrm{tsu}_{\text {( }}(\mathrm{AD})$ | Address setup time with respect to write pulse | $\mathrm{t}_{\text {AW }}$ |  | 130 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}} \mathrm{r}$ | Write recovery time | $t_{\text {WR }}$ | $\mathrm{V}_{\text {IL }}=0.65 \mathrm{~V}$ | 50 |  |  | ns |
| tsu (OD) | OD setup time with respect to data-in | $\mathrm{t}_{\text {DS }}$ | $\mathrm{tr}=\mathrm{tf}_{\mathrm{f}}=20 \mathrm{~ns}$Reference level $=1.5 \mathrm{~V}$ | 130 |  |  | ns |
| tsu ( $D A$ ) | Data setup time | $t_{\text {dw }}$ |  | 250 |  |  | ns |
| th (DA) | Data hold time | $\mathrm{t}_{\mathrm{DH}}$ | Load $=1 \mathrm{TTL}, \mathrm{C}_{L}=100 \mathrm{pF}$ | 50 |  |  | ns |
| tsu ( $\overline{\mathrm{CS} 1}$ ) | Chip select setup time | $\mathrm{t}_{\mathrm{CW} 1}$ |  | 350 |  |  | ns |
| tsu (CS2) | Chip select setup time | $\mathrm{t}_{\mathrm{cW} 2}$ |  | 350 |  |  | ns |

SWITCHING CHARACTERISTICS (For Read Cycle) ( $T_{a}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, unless without noted)

| Symbol | Parameter | Alt. symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| tc (RD) | Read cycle time | $\mathrm{t}_{\mathrm{RC}}$ | Input pulse | 450 |  |  | ns |
| ta (AD) | Address access time | $\mathrm{t}_{\mathrm{A}}$ |  |  |  | 450 | ns |
| ta ( $\overline{\mathrm{CS1}}$ ) | Chip select access time | $\mathrm{t}_{\mathrm{CO} 1}$ | $V_{\mathrm{IH}}=2.2 \mathrm{~V}$ |  |  | 400 | ns |
| ta (CS2) | Chip select access time | $\mathrm{t}_{\mathrm{CO2}}$ | $\mathrm{tr}=\mathrm{tf}=20 \mathrm{~ns}$ |  |  | 500 | ns |
| ta (OD) | OD access time | $\mathrm{t}_{\mathrm{OD}}$ |  |  |  | 250 | ns |
| $\mathrm{t}_{\mathrm{P} \times \mathrm{z}}$ | Output disable time (note 2) | $\mathrm{t}_{\mathrm{DF}}$ | $\begin{aligned} & \text { Reference level }=1.5 \mathrm{~V} \\ & \text { Load }=1 \mathrm{TTL}, C_{L}=100 \mathrm{pF} \end{aligned}$ |  |  | 130 | ns |
| $t \mathrm{tdv}$ (AD) | Data valid time with respect to address | $\mathrm{t}_{\mathrm{OH} 1}$ |  | 0 |  |  | ns |

[^6]TIMING DIAGRAMS
Read Cycle


Write Cycle


Note 3 : Hatching indicates the state is unknown.
4 : Indicates that during this period the data-out is invalid for this definition of $\operatorname{td} v(A D)$ and is in the floating state for this definition of $t_{P \times Z}$.


The center line indicates a floating (high-impedance) state.

## 1024-BIT (256-WORD BY 4-BIT) CMOS STATIC RAM

## POWER-DOWN OPERATION

Electrical Characteristics ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{C C}(P D)$ | Power-down supply voltage |  | 2 |  |  | V |
| $V_{1}(\overline{c s})$ | Power-down chip select input voltage | 2. $2 \mathrm{~V} \leqq \mathrm{VCC}(\mathrm{PD}) \leqq \mathrm{VCC}$ | 2.2 |  |  | V |
|  |  | $2 \mathrm{~V} \leqq \mathrm{~V}_{\mathrm{CC}}(\mathrm{PD}) \leqq 2.2 \mathrm{~V}$ | $\mathrm{VCC}(\mathrm{PD})$ |  |  | $\checkmark$ |
| $1 \mathrm{CC}(\mathrm{PD})$ | Power-down supply current from VCC | $\mathrm{VCC}=2 \mathrm{~V}$, all inputs $=2 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |

Timing Requirements ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 10 \%$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| tsu (PD) | Power-down setup time | 0 |  |  | ns |
| t R(PD) | Power-down recovery time | tc (RD) |  |  | ns |

## Timing Diagram



## DESCRIPTION

This is a family of 4096 -word by 1 -bit static RAMs, fabricated with the N -channel silicon-gate MOS process and designed for simple interfacing. They operate with a single 5 V supply, as does TTL, and are directly TTL-compatible.

## FEATURES

| Parameter | M5T 4044 P.S-20 | M5T 4044 P,S-30 | M5T 4044 P,S-45 |
| :---: | :---: | :---: | :---: |
| Access time (max) | 200 ns | 300 ns | 450 ns |
| Cycle time (min) | 200 ns | 300 ns | 450 ns |

- Low power dissipation: $50 \mu \mathrm{w} / \mathrm{bit}(t y p)$
- Single 5V supply ( $\pm 10 \%$ tolerance)
- Requires no clocks or refreshing
- All inputs and outputs are directly TTL-compatible
- All outputs are three-state and have OR-tie capability
- Simple memory expansion by chip-select ( $\overline{\mathrm{CS}}$ ) input
- Interchangeable with TI's TMS4044 in pin configuration and electrical characteristics


## APPLICATION

- Small-capacity memory units


## FUNCTION

These devices are very convenient to use, as they feature static circuits which require neither external clocks nor refreshing, and all inputs and outputs are directly compatible with TTL.

During a write cycle, when a location is designated by address signals $A_{0} \sim A_{11}$ and the $R / W$ signal goes low, the $D_{\text {IN }}$ signal data at that time is written.

During a read cycle, when the R/W signal goes high

and a location is designated by address signals $A_{0} \sim A_{11}$, the data of the designated address is available at the DOUT terminals.

When signal $\overline{\mathrm{CS}}$ is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other output terminals.


## MITSUBISHI LSIs

M5T 4044 P-20, S-20; P-30, S-30; P-45, S-45

4096-BIT (4096-WORD BY 1-BIT) STATIC RAM

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter |  | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage |  | With respect to GND | $-0.5 \sim 7$ | V |
| $V_{1}$ | Input voltage |  |  | $-0.5-7$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  |  | $-0.5 \sim 7$ | V |
| Pd | Maximum power dissipation | M5T 4044P | Ta $=25^{\circ} \mathrm{C}$ | 700 | mW |
|  |  | M5T 4044S | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1000 | mW |
| Topr | Operating free-air ambient temperature range |  |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range | M5T 4044P |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |
|  |  | M5T 4044S |  | $-65 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(\mathrm{Ta}=0-70^{\circ} \mathrm{C}\right.$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| V CC | Supply voltage | 4.5 | 5 | 5.5 | V |
| VIL | Low-level input voltage | $-0.5$ |  | 0.8 | V |
| V IH | High-level input voltage | 2 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, unless onemise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| V IH | High-level input voltage |  | 2 |  | Vcc | V |
| VIL | Low-level input voltage |  | $-0.5$ |  | 0.8 | V |
| VOH | High-level output voltage | $\mathrm{IOH}=-200 \mu \mathrm{~A}, \quad \mathrm{~V}_{C C}=4.5 \mathrm{~V}$ | 2.4 |  |  | V |
| $\mathrm{VOH}^{\text {O }}$ | High-level output voltage | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | 2.4 |  |  | V |
| VOL | Low-level output voltage | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ |  |  | 0.4 | V |
| $1 /$ | Input current | $\mathrm{V}_{1}=0 \sim 5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IOZH | Off-state high-level output current | $\mathrm{V}_{1}(\overline{\mathrm{CS}})=2 \mathrm{~V}, \mathrm{~V}_{0}=2.4 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{cc}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IOZL | Off-state low-level output current | $\mathrm{V}_{1}(\overline{C S})=2 \mathrm{~V}, \mathrm{~V}_{0}=0.4 \mathrm{~V}$ |  |  | $-10$ | $\mu \mathrm{A}$ |
| lcc | Supply current from $\mathrm{V}_{\text {cc }}$ | $\mathrm{V}_{1}=5.5 \mathrm{~V}$, (all inputs), output open, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 40 | 65 | mA |
| $\mathrm{C}_{i}$ | Input capacitance. all inputs | $\mathrm{V}_{1}=\mathrm{GND} . \mathrm{V}_{\mathrm{i}}=25 \mathrm{mVrms}, f=1 \mathrm{MHz}$ |  | 3 | 5 | pF |
| Co | Output capacitance | $\mathrm{V}_{\mathrm{O}}=\mathrm{GND}, \mathrm{V}_{\mathrm{O}}=25 \mathrm{mVrms}, \mathrm{f}=1 \mathrm{MHz}$ |  | 5 | 8 | pF |

Note 1 : Current flowing into an IC is positive: out is negative.
TIMING REQUIREMENTS (For Write Cycle) ( $\mathrm{Ta}=0-70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$, unless onherwise noted) (Note 2 )

| Symbol | Parameter | M5T 4044P-20,S-20 |  |  | M5T 4044P-30, S-30 |  |  | M5T 4044P-45, S-45 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Limits |  |  | Limits |  |  | Limits |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $t_{C}$ (WR) | Write cycle time | 200 |  |  | 300 |  |  | 450 |  |  | ns |
| $t_{\text {Su (AD) }}$ | Address setup time with respect to write pulse | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| $t_{\text {W ( } W R)}$ | Write pulse width | 120 |  |  | 150 |  |  | 200 |  |  | ns |
| $t_{\text {wr }}$ | Write recovery time | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\text {SU(DA) }}$ | Data setup time | 120 |  |  | 150 |  |  | 200 |  |  | ns |
| $t \mathrm{th}(\mathrm{DA})$ | Data hold time | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\text {SU }}(\overline{\mathrm{CS}})$ | Chip select setup time | 120 |  |  | 150 |  |  | 200 |  |  | ns |
| $t_{P \times Z}$ (WR) | Output disable time with respect to write pulse |  |  | 40 |  |  | 80 |  |  | 100 | ns |

SWITCHING CHARACTERISTICS (For Read Cycle) ( $\mathrm{Ta}_{\mathrm{a}}=0-70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$. unless otherwise noted) (Note 2)

| Symbol | Parameter | M5T 4044P-20, S-20 |  |  | M5T 4044P-30,S-30 |  |  | M5T 4044P-45, S-45 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Limits |  |  | Limits |  |  | Limits |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{C} \text { (RD) }}$ | Read cycle time | 200 |  |  | 300 |  |  | 450 |  |  | ns |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{AD})$ | Address access time |  |  | 200 |  |  | 300 |  |  | 450 | ns |
| $\mathrm{ta}_{\mathrm{a}}(\overline{\mathrm{CS}})$ | Chip select access time |  |  | 70 |  |  | 100 |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{P} \times \mathrm{Z}(\overline{\mathrm{CS}})}$ | Output disable time with respect to chip select |  |  | 40 |  |  | 80 |  |  | 100 | ns |
| $t_{\text {dv }}(\mathrm{AD})$ | Data valid time with respect to address | 50 |  |  | 50 |  |  | 50 |  |  | ns |

TIMING DIAGRAMS
Read Cycle


## Write Cycle



Input pulse level
Input pulse rise time
input pulse fall time Reference level
Input
Output
Load $=1 \mathrm{TTL}, \quad C_{L}=100 \mathrm{pF}$ $0.8 \sim 2 V$

Note 3 : Hatching indicates the state is don't care 20 ns 20 ns
1.5 V
1.5 V
 The center line indicates a floating (high-impedance) state.

MITSUBISHI LSIs
M5T 4044 P-20, S-20; P-30, S-30; P-45, S-45

4096-BIT (4096-WORD BY 1-BIT) STATIC RAM
TYPICAL CHARACTERISTICS

NORMALIZED ACCESS TIME VS.


OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE


TYPICAL APPLICATION (for 8K-Byte Memory System)
This circuit is designed for a separate data bus application; if a common data bus application is required, the output

NORMALIZED ACCESS TIME VS. OUTPUT LOAD CAPACITANCE


OUTPUT SOURCE CURRENT VS. OUTPUT VOLTAGE

and input can be tied.


## MITSUBISHI

ELECTRIC

# MITSUBISHI LSIs DEVELOPMENT OF MASK-PROGRAMMABLE ROMs 

## GENERAL INFORMATION

This information explains how to specify the object program for the automatic design system for mask ROMs. This system for mask ROM production has been developed to accept a customer's specifications in a number of forms and media.

The main segments of the automatic design system are:

1. The plotter instructions for mask production.
2. A check list for verifing that the customer's specifications have been met.
3. A test program to assure that the production ROMs meet specifications.
The customer's object program specifications for the automatic design system for a mask ROM may be supplied in MELPS $8 / 85$ binary, hexadecimal, BNPF, or Minatohexadecimal form.

The form of the data is the same as the output from a MELPS $8 / 85$ cross assembler or a PL/ $1 \mu$ cross compiler. It accepts either paper tape or magnetic tape as the input medium.

An EPROM in which a program is stored can also be used for a customer's specifications. A separate tape or a separate (set of) EPROM(s) should be produced for each object program.

Two copies of the tape or two EPROMs/sets of EPROMs should be supplied.

## OBJECT PROGRAM FORMAT

- Object program addresses are absolute.
- The data can be in either MELPS $8 / 85$ binary, hexadecimal, BNPF, or Minato-hexadecimal form.
- The output tape from a MELPS $8 / 85$ cross assembler or a PL/ $1 \mu$ cross compiler can be used.
- The hexadecimal and BNPF forms are Intel-compatible.
- The character code can be ASCII or ISO, with or without parity.


## OBJECT PROGRAM MEDIA

- Paper tape:

8 -level, 25.4 mm ( 1 inch ) wide

- Magnetic tape: 9-track, 800BPI, odd parity
- EPROM: The M5L 2708K, S, or M5L 2716K, are standard, but equivalent devices may be used.


## ITEMS TO CONFIRM FOR ORDERING

- The form and medium of the object program
- Type M58333-XXXP or M58334-XXXP (the 3-digit number $X X X$, will be assigned by Mitsubishi)
- Designation of active levels for chip selects


## SPECIFYING OBJECT PROGRAM FORMAT

## 1. MELPS 8/85 Binary

The form of MELPS $8 / 85$ binary is the same as the output from a MELPS $8 / 85$ cross assembler or a PL/ $1 \mu$ cross compiler.

See a MELPS $8 / 85$ cross assembler reference manual (GAM-SR00-02A) or a MELPS $8 / 85 \mathrm{PL} / 1 \mu$ cross compiler reference manual (GAM-SR00-09A).

- A separate tape should be prepared for each ROM of the object program, and two copies of the tape should be supplied.
- The final part code should be inserted at the end of each tape.
- The first address of the ROM should be specified.
- The region outside the range from the specified first address to the first address + maximum address of the ROM is ignored.

- It should be indicated whether the area to be programmed is ROM only, RAM only, or both.
- The level of bit code ' 1 ' should be specified as low or high.
- At least 100 frames of only sprocket holes should be punched at the start and the end of the tape.

2. BNPF


- This form is Intel-compatible.
- A separate tape should be prepared for each object program, and two copies of the tapes should be supplied. At the end of the data a ' $\$$ ' character should be created.
- When the data to be programmed is less thian the maximum memory capacity, the unused area should be filled with appropriate codes, or the code to be filled should be specified in the confirmation sheet. If code is not specified, the unused area will be programmed low-level.
- Comments not containing ' B ' or ' $\$$ ' characters may be inserted between the ' $F$ ' and ' $B$ '.
- The character code is ASCII or ISO, with or without parity.
- The address is incremented in sequence by the data string.
- The magnitude of the bits between the ' $B$ ' and ' $F$ ' is defined as from high-order to low-order.
- At least 100 frames of only sprocket holes should be punched at the start and the end of the tape.
- The level of 'P' should be specified as either low or high, and as positive or negätive logic.


## 3. Hexadecimal

## EXAMPLE OF HEXADECIMAL FORM



- This form is Intel-compatible.
- A separate tape should be prepared for each ROM of the object program, and two copies of each tape should be supplied.
- A record of data length zero is considered as the end of one ROM's data.
- The first address of each ROM should be specified on its tapes.
- The region outside the range from the specified first address to the first address + maximum address of each ROM is ignored.
- The first address of records in the object program may be non-sequential.


## EXAMPLE OF BCC CODE CHECKING



BCC CODE


- Record mark:
- Data length:
- First address :
- Record type:
- Instruction code:
- BCC code :

When the data to be programmed is less than the maximum memory capacity, the unused area should be filled with appropriate codes, or the code to be filled should be specified on the confirmation sheet. If the level is not specified, the unused area will be programmed low-level.

- The characters are coded in ASCII or ISO, with or without parity.
- The level of bit code ' 1 ' should be specified as either low or high and positive or negative logic.
- At least 100 frames of only sprocket holes should be punched at the start and the end of the tape.


## 4. Minato-Hexadecimal Form

- The paper tape should be supplied according to the form shown in reference manual GAM-SR00-32A.

MITSUBISHI LSIs DEVELOPMENT OF MASK-PROGRAMMABLE ROMs

## 5. CONFIRMATION MATERIAL

Note: Fill in all spaces except shaded areas marked with an $\hat{\text { is }}$


OBJECT PROGRAM FORMAT


DATA OUTPUT

ADDRESS INPUT

1. Positive Logic
2. Positive Logic
3. Negative Logic
4. Negative Logic

ACTIVE CHIP-SELECT INPUT LEVEL

| Type number | $\mathrm{CS}_{1}$ | $\mathrm{CS}_{2}$ | $\mathrm{CS}_{3}$ |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

## CUSTOMER'S IDENTIFICATION MARK

If you require a special identification mark, please specify in the following format.


Note 1: A mark field should start with the box at the extreme right.
Note 2 : The identification mark should be no more than 12 characters consisting of alphanumeric characters (except J. I and 0) or dashes.

| LIST TO BE PRESENTED | 1. Yes ( sets) | 2. No |
| :--- | :--- | :--- |
| SOURCE LIST PRESENTATION | 1. Necessary ( sets) | 2. Not Necessary |

COMMENTS

[^7]MITSUBISHI LSIs

## 1024-BIT (256-WORD BY 4-BIT) FIELD-PROGRAMMABLE ROM WITH OPEN COLLECTOR OUTPUTS

## DESCRIPTION

The memory cells of the M54700K, P,S are a 256 -word by 4-bit matrix of diodes and $\mathrm{Ni}-\mathrm{Cr}$ fuse links. Data can be electrically programmed by open-circuiting fuses in the field with simple programming equipment. These 1024 -bit field-programmable ROMs (PROMs) are composed of an address decoder, memory, output and chip enable TTL circuits.

## FEATURES

- Field-programmable ROM
- Low power dissipation: $0.40 \mathrm{~mW} / \mathrm{bit}$
- Fast access time: 50ns (typ)
- $5 \mathrm{~V} \pm 5 \%$ single supply voltage
- Inputs and outputs TTL-compatible
- Open collector outputs
- Two chip enable inputs $\left(\overline{E_{1}}, \overline{E_{2}}\right)$ for easy memory expansion
- Organized as 256 words of 4 bits
- 16-pin ceramic or plastic package
- Interchangeable with MMI's 6300 in pin configuration and electrical characteristics


## APPLICATION

- Programmable memory for the M5L 8080A 8-bit parallel CPU. Used for prototype design, microprogramming and control storage.


## FUNCTION

This device is accessed by address inputs $A_{0} \sim A_{7}$, selecting one of 256 words. The 4 -bits are read out in parallel on data outputs $\mathrm{O}_{1} \sim \mathrm{O}_{4}$. All inputs are TTL-compatible. An

## PIN CONFIGURATION (TOP VIEW)



Outline 16K1 (M54700K)
16P1 (M54700P)
16S1 (M54700S)
external decoder is not necessary. All outputs are opencollector outputs, so it is possible to AND-tie them to other ROMs and TTL devices. The AND-tie fanout of each output can accommodate up to 10 standard TTL loads. The chip enables $\bar{E}_{1}$ and $\bar{E}_{2}$ are used to inhibit data outputs $\mathrm{O}_{1} \sim \mathrm{O}_{4}$.

## BLOCK DIAGRAM



MITSUBISHI LSIs
M54700K, P, S
1024-BIT (256-WORD BY 4-BIT) FIELD-PROGRAMMABLE ROM WITH OPEN COLLECTOR OUTPUTS

ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage |  | 7 | V |
| $V_{1}$ | Input voltage |  | 5.5 | V |
| Vo | Output voltage |  | VCC | V |
| Topr | Operating free-air temperature range |  | 0~75 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-55 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |
| Vo | Output apply voltage | In case of programming | 27 | V |
| $V_{E}$ | Chip enable apply voltage |  | 35 | V |
| $t w(P) / t c c_{c}(P)$ | Duty cycle |  | 25 | \% |

## READ OPERATION

Recommended Operating Conditions $\left(\mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C}\right.$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| Vcc | Supply voltage | 4.75 | 5 | 5.25 | $\vee$ |

Electrical Characteristics ( $\mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ(Note 1) | Max |  |
| VOL | Low-level output voltage | $1 \mathrm{OL}=16 \mathrm{~mA}$ |  | 0.3 | 0.45 | V |
| 1 OH | High-level output current | $\mathrm{VOH}=5.25 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | $-1.6$ | mA |
| IH | High-level input current | $\mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{1}=4.5 \mathrm{~V}$ |  |  | 60 |  |
| 100 | Supply current from $V_{\text {CC }}$ |  |  | 85 | 125 | mA |
| VIC | Input clamped voltage | $11=-10 \mathrm{~mA}$ |  |  | $-1.5$ | V |

Note 1: Typical values are at $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$

Switching Characteristics ( $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ta (AD) | Address access time (Note 3) | See Timing Diagrams and Note 4 |  |  | 60 | ns |
| ta (CE) | Chip enable access time |  |  |  | 35 | ns |
| tdv (CE) | Data valid time with respect to chip enable |  |  |  | 35 | ns |

## Timing Diagrams


$\overline{\mathrm{E}_{1}}, \overline{\mathrm{E}_{2}}$


Note 2 : Rise time $\mathrm{t}_{\mathrm{r}} \leqq 5 \mathrm{~ns}$; fall time $\mathrm{lt}_{\mathrm{f}} \leqq 5 \mathrm{~ns}$
3 : The chip enable inputs $\bar{E}_{1}$ and $\bar{E}_{2}$ should be low-level at measurement time during address access time
4 : Load circuit: capacitance $\left(C_{L}\right)$ includes stray capacitance and input capacitance.


MII SUEISHI LSIS

## 1024-BIT (256-WORD BY 4-BIT) FIELD-PROGRAMMABLE ROM

 WITH OPEN COLLECTOR OUTPUTS
## PROGRAMMING OPERATION

Recommended Operating Conditions

| Symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{1}$ (CEP) | Chip enable program input voltage | 29 |  | 33 | V |
| $\mathrm{V}_{0}(\mathrm{P})$ | Output apply voltage |  |  | 25 | V |
| $\mathrm{V}_{\mathrm{CC}}(\mathrm{P})$ | Program input voltage | 5.40 | 5.50 | 5.60 | V |
| $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | Program verify input voltage | 4.10 | 4.20 | 4.30 | V |

Timing Requirements

| Symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $t r(P)$ | Pulse rise time | 10 | 25 | 100 | $\mu \mathrm{s}$ |
| $t_{w}(P)$ | Pulse width | 0.04 |  | 100 | ms |
| $t_{w(P) / t c(P)}$ | Duty cycle |  |  | 25 | \% |

## Timing Diagram


$\overline{E_{2}}$


## Programming (Writing) Procedure

All $1024 \mathrm{Ni}-\mathrm{Cr}$ fuse-link memory elements are manufactured in a high-logic-level (fuse closed) output conditon. To program:

1. Apply 5.5 V to the supply voltage Vcc and select a fuse link to be programmed with address inputs $A_{0} \sim A_{7}$.
2. Apply a high-logic-level to the chip enable input $\overline{E_{2}}$.
3. After applying a program pulse $\mathrm{V}_{1(\text { (CEP })}$ to the chip enable input $\overline{E_{1}}$ (see Timing Diagrams), apply an output pulse $V_{O(P)}$ to the fuse link of the output to be programmed. The output pulses should be separately applied to each output.
4. After programming, the fuse link is open and the output level is changed to a low-logic-level.

Programming Circuit

5. After programming is completed, apply an additional three programming pulses.
6. Test the programmed memory to verify that the outputs are low-level or high-level as desired. Both chip enable inputs $\overline{E_{1}}$ and $\overline{E_{2}}$ must be low-level for testing.
The word decoder circuit selects any one of 32 columns, and sets the transistor $\mathrm{Tr}_{2}$ to the on state. The bit decoder circuit selects any four of 32 rows, and supplies the base current to transistor $\operatorname{Tr}_{1}$ from chip enable input $\overline{E_{1}}$.

The fuse link is opened not by the base current, but by the collector current which is supplied to transistor $\operatorname{Tr}_{1}$ from the selected output $\mathrm{O}_{1} \sim \mathrm{O}_{4}$, plus the base current. At this time, the other three fuse links of the selected word line are in a half-selected stage and the remaining 1020 fuse links are in a non-selected state.

## Typical Programming Conditions

| Condition <br> sequence. | Pulse <br> sequence | Pulse width <br> $\mathrm{t}_{\mathrm{w}}(\mathrm{P})(\mathrm{ms})$ | Chip enable <br> program voltage <br> $V_{1}(\mathrm{CEP})(\mathrm{V})$ | Output <br> voltage <br> $(\mathrm{V})$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $1 \sim 4$ | 0.5 | 29 | 25 |
| 2 | $5 \sim 8$ | 1 | 29 | 25 |
| 3 | $9 \sim 12$ | 5 | 30 | 25 |
| 4 | $13 \sim 19$ | 20 | 33 | 25 |

## 1024-BIT (256-WORD BY 4-BIT) FIELD-PROGRAMMABLE ROM WITH OPEN COLLECTOR OUTPUTS

## APPLICATIONS

## Chip Enable Circuit

The chip enable inputs $\overline{E_{1}}$ and $\overline{E_{2}}$ are used for activating or inhibiting output $\mathrm{O}_{1} \sim \mathrm{O}_{4} . \overline{\mathrm{E}_{1}}$ and $\overline{E_{2}}$ are NORed. Output is inhibited when any of the inputs are high-logic-level. Chip enable inputs $\overline{E_{1}}$ and $\overline{E_{2}}$ allow easy memory.expansion by one of the following procedures:

## 1. Expanding the Number of Bits in a Word

For example, using three 1024-bit ROMs, each organized as 256 words of 4 bits, the number of bits in a word can be expanded as described below:

1. Apply a low-logic-level to both chip enable inputs $\overline{E_{1}}$ and $\overline{E_{2}}$ of each ROM.
2. Connect address inputs $A_{0} \sim A_{7}$ of each ROM in paraliel. Memory is thus expanded and reorganized as 256 words of 12 bits.

Fig. 1 Expansion of number of bits


## 2. Expanding the Number of Words in Memory

For example, using three 1024-bit ROMs, each organized as 256 words of 4 bits, the number of words in memory can be expanded as described below:

1. Connect one of the chip enable inputs $\overline{E_{1}}$ or $\overline{E_{2}}$ of each ROM to the decoder while keeping the remaining input at low-logic-level.
2. Connect the outputs from each ROM with AND-tie connections so that each output is an open-collector output circuit or a three-state output. Memory is thus expanded and organized as 768 words of 4 bits.

Fig. 2 Expansion of number of words

3. Expanding the Number of Words in Memory and the Number of Bits in a Word
For example, using nine 1024-bit ROMs, each organized as 256 words of 4 bits, and by combining procedures 1 and 2 above, the number of words in memory along with the number of bits in a word, can be expanded as described below:

1. The chip enable input $\overline{E_{2}}$ of all ROMs is connected in parallel for module selection.
2. The chip enable input $\overline{E_{1}}$ activates selected ROMs the same as 2 above.
Memory is thus expanded and reorganized as 768 words of 12 bits.

## M54700K, P, S

## 1024-BIT (256-WORD BY 4-BIT) FIELD-PROGRAMMABLE ROM WITH OPEN COLLECTOR OUTPUTS

Fig. 3 ROM module


## Pull-up Resistors

The outputs are open collectors; therefore, AND-tie connections are also possible, and normal loads can be connected. The resistance of a pull-up resistor $R_{L}$ that may be connected between the voltage supply and the collectors of the output transistors should be determined by equations $(1)$ and (2) as shown below:

$$
\begin{equation*}
R L(\max )=\frac{\overline{V C C}-\underline{V_{O H}}}{M \cdot \sqrt{\overline{F_{O}^{H}}+N \cdot \overline{T_{H}}}} \tag{1}
\end{equation*}
$$

where, $M$ : number of AND-ties
$N$ : number of fanouts (number of loads)
$\overline{V C C}$ : maximum value of supply voltage
$\underline{V}^{\mathrm{OH}}$ : minimum value of high-level output voltage
$\overline{{ }^{*} \mathrm{FH}}$ : maximum value of high-level output current at the open collector output
$\bar{\Pi} \overline{I H}^{H}$ : maximum value of high-level input current

$$
\begin{equation*}
R L(\min )=\frac{V C C-\overline{V O L}}{\sqrt{O L}-N \cdot \sqrt{I L}} \tag{2}
\end{equation*}
$$

where,
$\underline{V C C}$ : minimum value of supply voltage
$\overline{V O L}$ : maximum value of low-level output voltage
$\overline{\mathrm{IOL}}$ : maximum value of low-level output current
IL : maximum value of low-level input current
then,

$$
\begin{equation*}
R_{L}(\min )<R_{L}<R_{L}(\max ) \tag{3}
\end{equation*}
$$

The resistance of a pull-up resistor $R_{L}$ should be within the range as shown in equation (3). $R_{L}$ ( $\min$ ) and $R_{L}$ (max) should be calculated using the appropriate number of ANDties and fanouts. Calculation examples of TTL load are shown below:
( 1 ) When
$\mathrm{M}=4, \mathrm{~N}=3, \overline{\mathrm{VCC}}=5.25 \mathrm{~V}, \underline{\mathrm{VOH}}=2.4 \mathrm{~V}, \overline{{ }^{*} \mathrm{H}}=100 \mu \mathrm{~A}$,
$\overline{I H}=40 \mu \mathrm{~A}$

$$
\begin{aligned}
R_{L}(\max ) & =\frac{\overline{\mathrm{VCC}}-\underline{\mathrm{VOH}}}{M \cdot \overline{1_{O H}^{*}+N \cdot \overline{I_{H}}}} \\
& =\frac{5.25 \mathrm{~V}-2.4 \mathrm{~V}}{4 \times(100 \mu \mathrm{~A})+3 \times(40 \mu \mathrm{~A})} \\
& =5090 \Omega
\end{aligned}
$$

( 2 ) When
$N=3, \underline{V C C}=4.75 \mathrm{~V}, \overline{V O L}=0.45 \mathrm{~V}, \overline{I O L}=16 \mathrm{~mA}, \quad \overline{T L}=1.6 \mathrm{~mA}$

$$
\begin{aligned}
R_{L}(\min ) & =\frac{\underline{V_{C C}}-\overline{V_{O L}}}{\overline{I O L}-N \cdot \overline{I L L}} \\
& =\frac{4.75 \mathrm{~V}-0.45 \mathrm{~V}}{16 \mathrm{~mA}-3 \times(1.6 \mathrm{~mA})} \\
& =384 \Omega
\end{aligned}
$$

## DESCRIPTION

The memory cells of the M54730K, P, S are a 32 -word by 8 -bit matrix of diodes and $\mathrm{Ni}-\mathrm{Cr}$ fuse links. Data can be electrically programmed by open-circuiting fuses in the field with simple programming equipment. These 256 -bit field programmable ROMs (PROMs) are composed of an address decoder, memory, output and chip enable TTL circuits.

## FEATURES

- Field programmable ROM
- Low power dissipation: $1.5 \mathrm{~mW} / \mathrm{bit}$
- Fast access time: 45 ns (typ)
- $5 \mathrm{~V} \pm 5 \%$ single supply voltage
- Inputs and outputs TTL-compatible
- Open-collector outputs
- Chip enable injuts ( $\bar{E}$ ) for easy memory expansion
- Organized as 32 words of 8 bits
- 16-pin ceramic or plastic package
- Interchangeable with MMI's 6300 in pin configuration and electrical characteristics


## APPLICATION

- Programmable memory for the M5L18080Al8-bit parallel CPU. Used for prototype design, microprogramming and control strage.


## FUNCTION

This device is accessed by address inputs $A_{0} \sim A_{4}$, selecting one of 32 words. The 8 bits are read out in parallel on data outputs $\mathbf{0 1}_{\mathbf{1}} \sim \mathrm{O}_{8}$. All inputs are TTL-compatible. An external

## PIN CONFIGURATION (TOP VIEW)


decoder is not necessary. All outputs are open-collector outputs, so it is possible to AND-tie them to other ROMs and TTL devices. The AND-tie fanout of each output can accommodate up to 10 standard TTL loads. The chip enable $\bar{E}$ is used to inhibit data outputs $\mathrm{O}_{1} \sim \mathrm{O}_{8}$.


MII SUEISHI LSIS
M54730K, P, S

## 256-BIT (32-WORD BY 8-BIT) FIELD-PROGRAMMABLE ROM WITH OPEN COLLECTOR OUTPUTS

ABSOLUTE MAXIMUM RATINGS
( $\mathrm{Ta}=\mathbf{2 5 ^ { \circ }} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VCc | Supply voltage |  | 7 | V |
| V | Input voltage |  | 5.5 | V |
| Vo | Output voltage |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Topr | Operating free-air temperature range |  | 0~75 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-55 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |
| Vo | Output apply voltage | In case of programming | 27 | V |
| $\mathrm{tw}_{\mathrm{w}}(\mathrm{P}) / \mathrm{tc}_{\mathrm{C}}(\mathrm{P})$ | Duty cycle |  | 25 | \% |

## READ OPERATION

Recommended Operating Conditions $\left(\mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C}\right.$, uniess otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Nom |  |  |
| Vcc | Supply voltage | 4.75 | 5 | 5.25 | V |  |

Electrical Characteristics ( $\mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ(Note 1) | Max |  |
| VOL | Low-level output voltage | $1 \mathrm{LL}=16 \mathrm{~mA}$ |  | 0.3 | 0.45 | V |
| IOH | High-level output current | $\mathrm{VOH}=5.25 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | $-1.6$ | mA |
| IIH | High-level input current | $V_{1}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{1}=4.5 \mathrm{~V}$ |  |  | 60 |  |
| ICC | Supply current from VCC |  |  | 85 | 125 | mA |
| VIC | Input clamped voltage | $1_{1}=-10 \mathrm{~mA}$ |  |  | $-1.5$ | V |

Note 1 : Typical values are at $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$

Switching Characteristics ( $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $t a(A D)$ | Address access time | See Timing Diagrams |  |  | 50 | ns |
| ta (CE) | Chip enable access time |  |  |  | 30 | ns |
| $t d v$ (CE) | Data valid time with respect to chip enable |  |  |  | 30 | ns |

## Timing Diagrams


$\bar{E}$


Note 2 : Rise time $\mathrm{t}_{\mathrm{r}} \leqq 5 \mathrm{~ns}$; fall time $\mathrm{tf}_{\mathrm{f}} \leqq 5 \mathrm{~ns}$
3 : The chip enable input $E$ should be low-level at measurement time during address access time
4 : Load circuit: capacitance $\left(C_{L}\right)$ includes stray capacitance and input capacitance.


## 1024-BIT (256-WORD BY 4-BIT) FIELD-PROGRAMMABLE ROM WITH OPEN COLLECTOR OUTPUTS

## PROGRAMMING OPERATION

## Recommended Operating Conditions

| Symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{1}$ (CEP) | Chip enable program input voltage | 29 |  | 33 | V |
| $V_{O}(\mathrm{P})$ | Output apply voltage | 20 |  | 25 | V |
| $\mathrm{V}_{\mathrm{CC}(\mathrm{P})}$ | Program input voltage | 5.40 | 5.50 | 5.60 | V |
| $\mathrm{V}_{\mathrm{CC}}(\mathrm{V})$ | Program verify input voltage | 4.10 | 4.20 | 4.30 | V |

Timing Requirements

| Symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $t \mathrm{tr}(\mathrm{P})$ | Pulse rise time | 10 | 25 | 100 | $\mu \mathrm{s}$ |
| $t_{w}(P)$ | Pulse width | 0.04 |  | 100 | ms |
| $t_{w}(P) / t \mathrm{tc}(\mathrm{P})$ | Duty cycie |  |  | 25 | \% |

## Timing Diagram



## Programming (Writing) Procedure

All 256 Ni-Cr fuse-link memory elements are manufactured in a high-logic-level (fuse closed) output conditon. To program:

1. Apply 5.5 V to the supply voltage $\mathrm{V}_{\mathrm{cc}}$ and select a fuse link to be programmed with address inputs $A_{0} \sim A_{4}$.
2. Apply a high-logic-level to the chip enable input $\overline{\mathrm{E}}$.
3. After applying a program pulse $V_{\text {(CEP) }}$ to the chip enable input $\bar{E}$ (see Timing Diagram), apply an output pulse $V_{O(P)}$ to the fuse link of the output to be programmed. The output pulses should be separately applied to each output.
4. After programming, the fuse link is open and the output level is changed to a low-logic-level.
5. After programming is completed, apply an additional three programming pulses.

## Programming Circuit


6. Test the programmed memory to verify that the outputs are low-level or high-level as desired. Chip enable input $\bar{E}$ must be low-level for testing.
As the chip enable input $\bar{E}$ is kept high-level during programming, transistor $\operatorname{Tr}_{1}$ maintains the off state. The word decoder circuit selects any one of 32 words, and sets the transistor $\mathrm{Tr}_{1}$ to the on state. The collector current of the transistor $\mathrm{Tr}_{2}$, which is supplied from the selected output $\mathrm{O}_{1}$, opens the fuse links. At this time, the other seven fuse links of the selected word line are in a half-selected state and the other 248 fuse links are in a nonselected state.

## Typical Programming Conditions

| Condition <br> sequence | Pulse <br> sequence | Pulse width <br> $\mathrm{t}_{\mathrm{w}}(\mathrm{P})(\mathrm{ms})$ | Chip enable <br> program voltage <br> $V_{1(C E P)}(\mathrm{V})$ | Output <br> voltage <br> $(\mathrm{V})$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $1 \sim 4$ | 0.5 | 29 | 25 |
| 2 | $5 \sim 8$ | 1 | 29 | 25 |
| 3 | $9-12$ | 5 | 30 | 25 |
| 4 | $13 \sim 19$ | 20 | 33 | 25 |

MITSUBISHI LSIs
M54730K, P, S

## 256-BIT (32-WORD BY 8-BIT) FIELD-PROGRAMMABLE ROM WITH OPEN COLLECTOR OUTPUTS

## APPLICATIONS

## Chip Enable Circuit

The chip enable input $\bar{E}$ is used for activating or inhibiting output $\mathrm{O}_{1} \sim \mathrm{O}_{8}$. Chip enable $\overline{\mathrm{E}}$ allows easy memory expansion by one of the following procedures:

## 1. Expanding the Number of Bits in a Word

For example, using three 256 -bit ROMs, each organized as 32 words of 8 bits, the number of bits in a word can be expanded as described below:

1. Apply a low-logic-level to chip enable input $\bar{E}$ of each ROM.
2. Connect address inputs $A_{0} \sim A_{4}$ of each ROM in parallel. Memory is thus expanded and reorganized as 32 words of 24 bits.

## 2. Expanding the Number of Words in Memory

For example, using three 256 -bit ROMs, each organized as 32 words of 8 bits, the number of words in memory can be expanded as described below:

1. Connect the chip enable input $\bar{E}$ of each ROM to the decoder.
2. Connect the outputs from each ROM with AND-tie connections.
3. Connect each address input $\mathrm{A}_{0} \sim \mathrm{~A}_{4}$ commonly. Memory is thus expanded and organized as 96 words of 4 bits.
4. Expanding the Number of Words in Memory and the Number of Bits in a Word
For example, using nine 256 -bit ROMs, each organized as 32 words of 8 bits, and by combining procedures 1 and 2 above, the number of words in memory along with the number of bits in a word, can be expanded as shown in the diagram below.

Memory is thus expanded and reorganized as 96 words of 24 bits.
connected. The resistance of a pull-up resistor $R_{L}$ that may be connected between the voltage supply and the collectors of the output transistors should be determined by equations (1) and (2) as shown below:

$$
\begin{equation*}
R L(\max )=\frac{\overline{V_{C O}}-\underline{V_{O H}}}{M \cdot \sqrt{\bar{O} H}+N \cdot N \cdot \overline{I H}} \tag{1}
\end{equation*}
$$

where $M$ : number of AND-ties
$N$ : number of fanouts (number of loads)
$\overline{V C C}$ : maximum value of supply voltage
$\underline{V_{O H}}$ : minimum value of high-level output voltage
훈 : maximum value of high-level output current at the open collector output
$\overline{I I H}$ : maximum value of high-level input current

$$
\begin{equation*}
R L(\min )=\frac{V C-\overline{V O L}}{\sqrt{O L}-N \cdot|\sqrt{I L}|} \tag{2}
\end{equation*}
$$

where $\underline{V_{c C}}$ : minimum value of supply voltage
$\overline{\mathrm{VOL}}$ : maximum value of low-level output voltage
$\overline{I O L}$ : maximum value of low-level output current
TIL : maximum value of low-level input current then

$$
\begin{equation*}
R_{L}(\min )<R_{L}<R_{L}(\max ) \tag{3}
\end{equation*}
$$

The resistance of a pull-up resistor $R_{L}$ should be within the range as shown in equation (3). $R_{L}$ ( $\min$ ) and $R_{L}$ (max) should be calculated using the appropriate number of ANDties and fanouts. Calculation examples of TTL load are shown below:
(1) When
$M=4, N=3, \overline{V C C}=5.25 \mathrm{~V}$,
$\mathrm{VOH}_{\mathrm{OH}}=2.4 \mathrm{~V}, \quad \stackrel{1}{\mathrm{OH}}^{*}=100 \mu \mathrm{~A}$,
$\overline{I I H}=40 \mu \mathrm{~A}$
$R_{L}(\max )=\frac{\overline{V_{C C}}-\underline{V_{O H}}}{M \cdot \overline{I_{O H}^{*}+}+N \cdot \overline{I_{H}}}$

$$
=\frac{5.25 \mathrm{~V}-2.4 \mathrm{~V}}{4 \times(100 \mu \mathrm{~A})+3 \times(40 \mu \mathrm{~A})}
$$

$$
=5090 \Omega
$$

( 2 ) When

$$
\begin{aligned}
& \mathrm{N}=3, \underline{\mathrm{VCC}}=4.75 \mathrm{~V}, \\
& \overline{\mathrm{VOL}}=0.45 \mathrm{~V}, \overline{\mathrm{IOL}}=16 \mathrm{~mA} \\
& \overline{\mathrm{IL}}=1.6 \mathrm{~mA} \\
& \begin{aligned}
\mathrm{RL}_{\mathrm{L}}(\min ) & =\frac{\overline{\mathrm{VCC}}-\overline{\mathrm{VOL}}}{\overline{\mathrm{TOL}}-\mathrm{N} \cdot|\overline{\mathrm{IL}}|} \\
& =\frac{4.75 \mathrm{~V}-0.45 \mathrm{~V}}{16 \mathrm{~mA}-3 \times(1.6 \mathrm{~mA})} \\
& =384 \Omega
\end{aligned}
\end{aligned}
$$

## Pull-up Resistors

The outputs are open collectors; therefore, AND-tie connections are also possible, and normal loads can be
nections are also possible, and normal loads can be


## DESCRIPTION

The M58333-XXXP is a 32768 -bit static MOS maskprogrammable read-only memory organized as 4096 words of 8 bits. It is fabricated in a 24-pin DIL package using N -channel aluminum-gate MOS technology. The inputs and outputs are TTL-compatible.

The XXX in the type code is a 3-digit decimal number which is assigned by Mitsubishi to identify the customer's specifications to which the ROM has been programmed.

## FEATURES

- Address access time: 650ns (max)
- 8-bit parallel output
- Easy memory expansion using two chip select inputs ( $\mathrm{CS}_{1}$ and $\mathrm{CS}_{2}$ )
- OR-tie capability by holding the output in the floating (high-impedance) state when not active
- Active logic level of $\mathrm{CS}_{1}$ and $\mathrm{CS}_{2}$ can be programmed at the time of ROM masking
- All inputs and outputs are TTL-compatible
- Provides an internal input protection circuit for all inputs


## APPLICATION

- Microcomputer memories


## FUNCTION

Address inputs $A_{0} \sim A_{11}$ are decoded to select one of the 4096 words, and the contents of that address are read out to data outputs $\mathrm{D}_{0} \sim \mathrm{D}_{7}$. Chip selects $\left(\mathrm{CS}_{1}\right.$ and $\left.\mathrm{CS}_{2}\right)$ are used to expand memory using two or more M58333-


XXXP ROMs. The contents of the ROM can be read only when $\mathrm{CS}_{1}$ and $C S_{2}$ are at specific input levels. Otherwise, data outputs $D_{0} \sim D_{7}$ are held in the floating (highimpedance) state. The active logic level of $\mathrm{CS}_{1}$ and $\mathrm{CS}_{2}$ can be programmed at the time of manufacturing by the ROM mask.

mITSUBISHI LSIs
M58333-XXXP

## 32 768-BIT(4096-WORD BY 8-BIT)MASK-PROGRAMMABLE ROM

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | With respect to GND (at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ for $\mathrm{V}_{1}$ and $\mathrm{V}_{\mathrm{O}}$ ) | -0.5-7 | V |
| $V_{1}$ | Input voltage |  | -0.5-7 | V |
| $\mathrm{V}_{0}$ | Output voltage |  | $-0.5 \sim 7$ | $V$ |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1000 | mW |
| Topr | Operating free-air temperature range |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{T} a=0 \sim 70^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{\text {cc }}$ | Supply voltage | 4.75 | 5 | 5.25 | V |
| GND |  |  | 0 |  | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $V_{\text {IL }}$ | Low-level input voltage | $-0.5$ |  | 0.8 | V |

ELECTRICAL CHARACTERISTICS $\left(T a=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}+5 \%\right.$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VOH | High-level output voltage | $1 \mathrm{OH}=-400 \mu \mathrm{~A}$ | 2.2 |  |  | V |
| VOL | Low-level output voltage | $1 \mathrm{OL}=2 \mathrm{~mA}$ |  |  | 0.45 | V |
| 11 | Input current | $V_{1}=0-V_{\text {cc }}$ | $-10$ |  | 10 | $\mu \mathrm{A}$ |
| Ioz | Off-state output current | $\mathrm{V}_{1}=0.45-\mathrm{V}_{\text {cc }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| ICC | Supply current from V CC | Output open $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 80 | 120 | mA |
| Ci | Input capacitance | $V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{1}=\mathrm{VO}_{0}=0 \mathrm{~V}$, |  |  | 10 | pF |
| Co | Output capacitance | $\mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mV}$ rms, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | 15 | pF |

SWITCHING CHAPACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}+5 \%$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $t_{\mathrm{a}}(A D)$ | Address access time | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.1 \mathrm{k} \Omega$ (Note 1) |  | 400 | 650 | ns |
| tPZX | Chip select propagation time |  |  |  | 150 | ns |
| tPXZ | Chip non select propagation time |  | 0 |  | 150 | ns |

## TIMING DIAGRAM




Note 2
 THE CENTER LINE INDICATES A FLOATING (HIGH-IMPEDANCE) STATE.
input pulse level: $\cdots \cdots \cdots \cdots \cdot 0.45 \sim 2.4 \mathrm{~V}$
Input pulse rise time $t_{r}: \cdots \cdot 20 \mathrm{~ns}$ Input pulse fall time $t_{f}: \cdots \cdot 20 n s$ Reference voltage for switchig characteristic measurement:

| Input $\mathrm{VIH}^{\prime}:$ | 2 V |
| ---: | :--- |
| $\mathrm{VIL}^{\prime}:$ | 0.8 V |
| Output $\mathrm{VOH}_{\mathrm{OH}}$ | 2 V |
| $\mathrm{VOL}:$ | 0.8 V |

## 65 536-BIT(8192-WORD BY 8-BIT) MASK-PROGRAMMABLE ROM

## DESCRIPTION

The M58334-XXXP is a 65536 -bit static MOS maskprogrammable read-only memory organized as 8192 words of 8 bits. It is fabricated using N -channel aluminum-gate ED-MOS technology. It is operated with a single 5 V power supply, and all inputs and outputs are TLL-compatible. It is designed for program storage with an M5L8085A 8-bit parallel CPU. Programming is performed by Mitsubishi in accordance with the customer's specifications by changing a single mask during the manufacturing cycle.

The XXX in the type code is a 3-digit decimal number which is assigned by Mitsubishi to identify the customer's specifications to which the ROM has been programmed.

## FEATURES

- Single 5 V power supply
- Address access time:

650ns (max)

- Easy memory expansion using programmable chip select input
- Capable of OR-tie by holding the outputs in the floating (high-impedance) state
- All inputs and outputs are TTL-compatible
- Provides an internal input protection circuit for all inputs


## APPLICATION

- Large-capacity memories for microcomputers



## FUNCTION

Address inputs $A_{0} \sim A_{12}$ are decoded to select one of the 8192 words, and the contents of that address are read out to data outputs $\mathrm{D}_{0} \sim \mathrm{D}_{7}$.

The address input $A_{0}$ is the low-order bit, and $A_{12}$ is the high-order bit. The chip select input function, whether to be active in high or low, is set by programming during the masking process. The contents of the ROM can be read out only while the chip select input is active. Otherwise, data outputs $D_{0} \sim D_{7}$ are held in the floating (highimpedance) state.


MITSUBISHI LSIs M58334-XXXP

65 536-BIT (8192-WORD BY 8-BIT) MASK-PROGRAMMABLE ROM

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage | With respect to GND | -0.5-7 | V |
| $V_{1}$ | Input voltage |  | -0.5-7 | V |
| $\mathrm{V}_{0}$ | Output voltage |  | $-0.5 \sim 7$ | $\checkmark$ |
| Pd | Power dissipation |  | 1000 | mW |
| Topr | Operating free-air temperature range |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $\sim 40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.75 | 5 | 5.25 | $\checkmark$ |
| GND |  |  | 0 |  | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | $\checkmark$ |
| $V_{\text {IL }}$ | Low-level input voltage | $-0.5$ |  | 0.8 | $\checkmark$ |

ELECTRICAL CHARACTERISTICS $\left(T a=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\right.$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VOH | High-level output voltage | $\mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.2 |  |  | $\checkmark$ |
| VOL | Low-level output voltage | $\mathrm{OL}=2 \mathrm{~mA}$ |  |  | 0.45 | $\checkmark$ |
| Icc | Supply current from $\mathrm{V}_{\text {CC }}$ | Output open |  | 70 | 120 | mA |
| 11 | Input leakage current | $V_{1}=0 \vee \sim V_{C C}$ | $-10$ |  | 10 | $\mu \mathrm{A}$ |
| $1 \overline{O z}$ | Off-state output current | Floating state, $\mathrm{V}_{1}=0.45 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{CC}}$ | -20 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{Ci}_{i}$ | Input capacitance | OV except test terminal <br> $1 \mathrm{MHz}, \quad \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 4 | 10 | pF |
| CO- | Output capacitance |  |  | 8 | 15 | pF |

SWITCHING CHARACTERISTICS $\left(T a=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\right.$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ta (AD) | Address access time | $\begin{aligned} & C_{L}=100 \mathrm{pF}, \quad R_{L}=2.1 \mathrm{~K} \Omega \\ &(\text { Note } 1) \end{aligned}$ |  | 450 | 650 | ns |
| tpxz(CS) | Chip non select propagation time |  |  |  | 150 | ns |
| tpzx(cs) | Chip select propagation time |  | 0 |  | 150 | ns |

## TIMING DIAGRAM



Note 1 : Load circuit diagram


Note 2


THE CENTER LINE INDICATES A FLOATING (HIGH-IMPEDANCE) STATE.

Input pulse level: $\cdots \cdots \cdots \cdots . . . . .45 \sim 2.4 \mathrm{~V}$
Input pulse rise timet $t_{\mathrm{r}} \cdots \cdots 20 \mathrm{~ns}$ Input pulse fall time $t_{f}: \ldots . .20 \mathrm{~ns}$ Reference voltage for switching characteristics measurement:

| Input VIH: | 2 V |
| ---: | :--- |
| VIL : | 0.8 V |
| Output $\mathrm{VOH}^{2}$ | 2 V |
|  | VOL: |

## DESCRIPTION

The M58730-XXXS is an 8192 -bit static MOS mask-programmable read-only memory organized as 1024 words of 8 bits. It is fabricated using N -channel silicon-gate MOS technology, and is designed for fixed-memory applications such as program storage with an M5L8080A 8-bit parallel CPU. The inputs and outputs are TTL-compatible. Programming is performed by Mitsubishi in accordance with the customer's specifications by changing a single mask during the manufacturing cycle.

The XXX in the type code stands for a 3-digit decimal number which is assigned by Mitsubishi to identify the customer's specifications to which the ROM has been programmed.

## FEATURES

- Fast access time: 850ns (max.)
- Two chip select inputs ( $\overline{\mathrm{CS}_{1}}, \mathrm{CS}_{2}$ ) for easy memory expansion
- Three-state output; OR-tie capability
- Inputs and outputs are TTL-compatible
- Input protection circuits for all inputs
- Pins compatible with Intel's 8308


## APPLICATION

- Microcomputer memories


## FUNCTION

Address inputs $A_{0} \sim A_{9}$ are decoded to select one of the 1024 words, and the contents of that address are read out

## PIN CONFIGURATION (TOP VIEW)


to data outputs $\mathrm{B}_{1} \sim \mathrm{~B}_{8}$. Chip select $1\left(\overline{\left.\mathrm{CS}_{1}\right)}\right.$ and chip select $2\left(\mathrm{CS}_{2}\right)$ are used to connect two or more M58730XXXS ROMs. When $\overline{\mathrm{CS}_{1}}$ is high or $\mathrm{CS}_{2}$ is low, all outputs are disabled and will assume a floating (high-impedance) state.


MITSUBISHI LSIs
M58730-XXXS
Alternative Designation 8308

8192-BIT (1024-WORD BY 8-BIT) MASK-PROGRAMMABLE ROM

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VDD | Supply voltage | With respect to $V_{B B}$ | $-0.3 \sim 20$ | V |
| VCc | Supply voltage |  | $-0.3 \sim 20$ | V |
| $V$ ss | Supply voltage |  | $-0.3 \sim 20$ | V |
| $V 1$ | Input voltage |  | $-0.3 \sim 20$ | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1.0 | W |
| Topr | Operating free-air temperature range |  | 0-70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage, temperature range |  | $-65 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(T a=0 \sim 70^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| V DD | Supply voltage | 11.4 | 12 | 12.6 | V |
| Vcc | Supply voltage | 4.75 | 5 | 5.25 | V |
| V ss | Supply voltage |  | 0 |  | V |
| VBB | Supply voltage | $-4.75$ | -5 | $-5.25$ | V |
| ViH | High-level input voltage | 3.3 |  | $\mathrm{VCC}+1$ | V |
| VIL | Low-level input voltage | V ss-1 |  | 0.8 | V |

ELECTRICAL CHARACTERISTICS ( $T a=0 \sim 70^{\circ} \mathrm{C}, V_{D D}=12 \mathrm{~V} \pm 5 \%, V C C=5 \mathrm{~V} \pm 5 \%, V S S=0 \mathrm{~V}, V_{B B}=-5 \mathrm{~V} \pm 5 \%$, unless otherwise noted).

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VOH | High-level output voltage | $10 \mathrm{H}=-100 \mu \mathrm{~A}$ | VCC-1 |  |  | V |
| VoL | Low-level output voltage | $1 \mathrm{OL}=1.9 \mathrm{~mA}$ |  |  | 0.45 | V |
| 11 | Input current | $\mathrm{V}_{1}=0 \mathrm{~V}-\mathrm{Vcc}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| 102 | Off-state output current | $V O=0 V \sim V C C \quad\left(\overline{C S_{1}} \text { and } C S_{2}\right. \text { are in a }$ floating condition. See Timing Diagram). |  |  | $\begin{array}{r} 10 \\ -100 \end{array}$ | $\mu \mathrm{A}$ |
| IDD | V DD supply cuirrent |  |  |  | 60 | mA |
| Icc | Vcc supply current | Output open |  |  | 100 | $\mu \mathrm{A}$ |
| IBB | VBB'supply current |  |  | -0.01 | -1 | mA |
| Ci | Input capacitance | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VI}^{2}=0 \mathrm{~V}, 1 \mathrm{MHz}, 25 \mathrm{mVrms}$ <br> $\mathrm{VDD}=\mathrm{VCC}=\mathrm{VSS}=0 \mathrm{~V}$ <br> (Note 2) |  |  | 10 | pF |
| Co | Output capacitance | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{~V}_{1}=0 \mathrm{~V}, 1 \mathrm{MHz}, 25 \mathrm{mVrms} \\ & \mathrm{VDD}=\mathrm{VCG}=\mathrm{VSS}=0 \mathrm{~V} \quad \text { (Note 2) } \end{aligned}$ |  |  | 10 | pF |

Note 1: The current flowing into an IC is positive; out is negative. The maximum and minimum are defined by absolute values.
2 : All terminals other than the test terminal are connected to $V$ SS during measurement of input and output capacitance.

MITSUBISHI LSIs
M58730-XXXS
Alternative Designation 8308

## 8192-BIT (1024-WORD BY 8-BIT) MASK-PROGRAMMABLE ROM

SWITCHING CHARACTERISTICS ( $T a=0 \sim 70^{\circ} \mathrm{C}, V_{D D}=12 \mathrm{~V} \pm 5 \%, V_{C C}=5 \mathrm{~V} \pm 5 \%, V_{S S}=0 \mathrm{~V}, V_{B B}=-5 \mathrm{~V} \pm 5 \%$, unless otherwise noted).

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ta | Access time | $\mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{RL}=2.1 \mathrm{k} \Omega$ (Note 3) |  | 400 | 850 | ns |
| $\mathrm{ta}\left(\overline{C S}_{1}\right)$ | Chip select access time |  |  | 100 | 300 | ns |
| $\mathrm{ta}\left(\mathrm{CSO}_{2}\right)$ | Chip select access time |  |  | 100 | 300 | ns |
| $\operatorname{tdv}(\overline{C S} 1)$ | Data valid time with respect to $\overline{\mathrm{CS}}_{1}$ |  |  | 100 | 300 | ns |
| $\operatorname{tdv}\left(\mathrm{CS}_{2}\right)$ | Data valid time with respect to $\mathrm{CS}_{2}$ |  |  | 100 | 300 | ns |

Note 3 : Load circuit diagram:


## TIMING DIAGRAM



| Chip select 1 <br> $\overline{\text { CS }} 1$ | Chip select 2 <br> CS 2 | Data output <br> $B_{1} \sim B_{8}$ |
| :---: | :---: | :---: |
| L | L | Z |
| $H$ | L | Z |
| L | $H$ | 0 |
| $H$ | $H$ | $Z$ |

Note 1


THE CENTER LINE INDICATES A FLOATING (HIGH-IMPEDANCE) STATE

2 : H indicates high-level inputs: L indicates low-level inputs
$3: Z$ indicates floating (off) state.
4 : O indicates that outputs are enabled.
5 : Rise time $\mathrm{tr}_{\mathrm{r}} \leqq 20 \mathrm{~ns}$,
Fall time $\mathrm{t}_{\mathrm{f}} \leqq 20 \mathrm{~ns}$.

MITSUBISHI LSIS

## M58730-001S

## 8192-BIT (1024-WORD BY 8-BIT) MASK-PROGRAMMED ROM SUBROUTINE 1 INTEGER ARITHMETIC OPERATIONS

## DESCRIPTION

- The M58730-001S is an M58730-XXXS that has been developed for use with an M5L 8080A CPU.
- It includes 18 subroutines for an M5L 8080A 8-bit parallel CPU.
- It can perform integer arithmetic operations, logical operations and shift operations with 16 -bit or 32 -bit data.


## UNIT OF INFORMATION

The basic unit of an M5L 8080A is 8 bits, but with subroutines it has two operand lengths.

- Single word length:

An operand consisting of 2 bytes ( 16 bits). In binary form it is capable of expressing numbers from $-2^{15}$ to $2^{15}-1$.

- Double word length:

An operand consisting of 4 bytes ( 32 bits). In decimal form it is equivalent to 7 decimal digits. In binary form it is capable of expressing numbers from $-2^{31}$ to $2^{31}-1$.

## NUMERICAL EXPRESSIONS

## 1. Binary Numbers

1. Single Word Length (2 Bytes)

This binary number consists of 16 bits. Negative numbers are in 2 's complement form. It is capable of expressing numbers from $-2^{15}$ to $2^{15}-1$.


## 2. Double Word Length (4 bytes)

This binary number consists of 32 bits. Negative numbers are in 2 's complement form. It is capable of expressing numbers from $-2^{31}$ to $2^{31}-1$.

2. Double Word Length Decimal Numbers

This decimal number consists of 32 bits. The numerical portion is seven digits and the sign is the most significant digit. It has a range of $-10^{7}+1$ to $10^{7}-1$.


## SUBROUTINE REFERENCE



Note : The processing order is (1), (2), (3), (4), (5). A transfer vector is used to set the entry address of each subroutine.

## SUBROUTINE FUNCTIONS

- Load pseudo accumulator

The pseudo accumulator is loaded with the specified single word (2 bytes) or double word (4 bytes) data.

- Store pseudo accumulator

The contents of the pseudo accumulator, single word ( 2 bytes) or double word ( 4 bytes) data, are stored in the address location specified.

- Shift pseudo accumulator

The contents of the pseudo accumulator, 32 bits (2 words) of data, are shifted right or left $n$ positions.

- Arithmetic right shift of pseudo accumulator

The contents of the pseudo accumulator, 32 bits (2 words) of data, are arithmetically shifted right n positions.

- Logical operations

The specified single word (2 bytes) data is logically inclusive ORed, ANDed or exclusive ORed to the contents of the pseudo accumulator, and the result retained in the pseudo accumulator.

- Binary integer add or subtract

The specified single word (2 bytes) or double word (4 bytes) binary data is binarily added to or subtracted from the contents of the pseudo accumulator, and the result is retained in the pseudo accumulator.

- Decimal integer add or subtract

The specified double word (4 bytes) decimal data is decimally added to or subtracted from the contents of the pseudo accumulator, and the result is retained in the pseudo accumulator.

- Binary integer multiply

The single word (2 bytes) data in the pseudo accumulator is multiplied by a specified single word ( 2 bytes) data, and the result is retained in the pseudo accumulator.

- Binary integer divide

The double word (4 bytes) data in the pseudo accumulator is divided by a specified single word (2 bytes) data, and the result is retained in the pseudo accumulator.

## RESERVED MEMORY LOCATIONS

Memory locations $6000_{16}$ to $63 \mathrm{FF}_{16}$ are reserved by ROM. In addition, a 50 -byte RAM region, locations $3 F C E_{16}$ to $3 F F F_{16}$, is reserved for executing the ROM programs.

## DESCRIPTION

The M58731-XXXP, S are 16384 -bit parallel output, static read-only memories organized as 2048 words of 8 bits. They are fabricated using N -channel silicon-gate ED-MOS technology. They have a single supply voltage. The inputs and outputs interface with TTL circuits without additional circuits. The M58731-XXXP, S are designed for high-density fixed-memory applications such as program storage for an M5L 8080A 8-bit parallel CPU. Programming is performed by Mitsubishi in accordance with the customer's specifications by changing a single mask during the manufacturing cycle.

## FEATURES

- 2048-word by 8-bit organization
- Single 5V power supply
- Low power dissipation: $31.4 \mu \mathrm{~W} /$ bit (max.)
- Read access time: 850ns (max.)
- Three programmable chip select inputs $\left(\mathrm{CS}_{1}, \mathrm{CS}_{2}\right.$, $\mathrm{CS}_{3}$ ) for easy memory expansion
- Three-state output for OR-ties
- All inputs and outputs are TTL-compatible
- Input protection circuits at all inputs
- Electrical characteristics and pins are compatible with Intel's 8316A


## APPLICATION

- High-density microcomputer memories


## FUNCTION

When any of the 2048 addresses are selected by positivelogic input signals ( $\left.A_{0} \sim A_{10}\right)$, the contents of that address in the ROM are read out to the data outputs $\left(D_{0} \sim D_{7}\right)$. $A_{0}$ is the least-significant bit and $A_{10}$ is the most-significant bit

## PIN CONFIGURATION (TOP VIEW)



Outline 24P1 (M58731-XXXP) 24S1 (M58731-XXXS)
of the address. The three chip select inputs are programmable during the masking process, and any combination of active high-level and active low-level may be used for chip selection. When a chip is selected, the contents of the ROM are read out; and under other conditions, the data outputs $\left(D_{0} \sim D_{7}\right)$ are in the floating (high-impedance) state.

The XXX in the type code stands for a 3-digit decimal number which is assigned by Mitsubishi to identify the customer's specifications to which the ROM has been programmed.


MITSUBISHI LSIs
M58731-XXXP, S
Alternative Designation 8316A

16 384-BIT (2048-WORD BY 8-BIT) MASK-PROGRAMMABLE ROM

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter |  | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | With respect to GND | $-0.5 \sim 7$ | V |
| $V_{1}$ | Input voltage |  |  | -0.5-7 | V |
| $\mathrm{V}_{0}$ | Output voltage |  |  | -0.5-7 | $\checkmark$ |
| Pd | Power dissipation | M $58731-\times \times$ XP | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1000 | mW |
|  |  | M $58731-X \times \times S$ |  | 1500 | mW |
| Topr | Operating free-air temperature range |  |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range | M 58731-XXXP |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |
|  |  | M 58731-XXXS |  | -65-150 | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VCC | Supply voltage | 4.75 | 5 | 5.25 | $\checkmark$ |
| GND |  |  | 0 |  | $\checkmark$ |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 | . | Vcc+ 1 | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | -0.5 |  | 0.8 | V |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{T}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%\right.$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VOH | High-level output voltage | $1 \mathrm{OH}=-100 \mu \mathrm{~A}$ | 2.2 |  |  | V |
| Vol | Low-level output voltage | $1 \mathrm{OL}=2 \mathrm{~mA}$ |  |  | 0.45 | V |
| Icc | Supply current from VCC | All inputs $=5.25 \mathrm{~V}$, output open |  | 40 | 98 | mA |
| 11 | Input current | $\mathrm{V}_{1}=0 \mathrm{~V}-\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Ioz | Off-state input current | Floating state. $V_{1}=0.45 \mathrm{~V}-\mathrm{VCC}$ | -20 |  | 10 | $\mu \mathrm{A}$ |
| Ci | Input capacitance | 0 V except test terminal, 1 MHz ,$\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 4 | 10 | pF |
| Co | Output capacitance |  |  | 8 | 15 | pF |

[^8]SWITCHING CHARACTERISTICS $\left(T \mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%\right.$, unless otherwise noteco $)$

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ta | Access time | $\begin{aligned} C L= & 100 \mathrm{pF} \\ R L= & 2.1 \mathrm{k} \Omega \\ & (\text { Note } 2) \end{aligned}$ |  | 400 | 850 | ns |
| ta (cs) | Chip select access time |  |  |  | 300 | ns |
| $t d v(c s)$ | Data valid time with respect to chip select |  | 0 |  | 300 | ns |

## TIMING DIAGRAM




Input pulse level
Input pulse rise time $\operatorname{tr}(10 \% \sim 90 \%)$
Input pulse fall time $t_{f}(10 \% \sim 90 \%)$
Referance voltage at timing measurement
Input
Output
$0.45 \sim 2.4 V$
20 ns
20 ns
$0.8 \sim 2.00 \mathrm{~V}$
$0.8 \sim 2 \mathrm{~V}$

Note 2 : Load circuit diagram


MITSUBISHI LSIS
M58731-001S

## 16 384-BIT (2048-WORD BY 8-BIT) MASK-PROGRAMMED ROM MELPS 8 BOM-B BASIC OPERATING MONITOR

## DESCRIPTION

The M58731-001S is an M58731-XXXS that has been developed for use with an M5L 8080A CPU. It contains the BOM-B basic operating monitor for an M5L 8080A CPU. $B O M-B$ is a monitor program that controls the execution and debugging of user's programs and is contained in 2 K bytes of memory.

## FEATURES

- A standard mask ROM useful for microcomputer control and program debugging
- Three macroinstructions and nine monitor commands
- User's monitor commands are easily added
- The BOM-B program cannot be destroyed by a user's program


## FUNCTION

The BOM-B has 9 monitor commands and 3 macroinstructions as shown in Table 1. They are used for the following functions:

1. Controlling program execution
2. Loading programs
3. Punching memory
4. Debugging programs
5. Controlling input and output

## Start of Execution of BOM-B Program

The execution is started at address $6800_{16}$. The following message is printed out and then a monitor command can be typed in: MELPS 8 BOM- B AO1
//

## Conditions for Hardware

1. Reserved Memory Locations

Memory locations $6800_{16}$ to $6 \mathrm{FFF}_{16}$ are reserved. In addition a 78 -byte RAM region, locations $3 \mathrm{FCE}_{16}$ to $3 F F F_{16}$, is reserved for executing the ROM programs.
2. Input/Output Device Number

PTR, for keyboard input $7 \mathrm{~B}_{16}$. (IN 7B\#)
PTP, for print output $\quad 7 \mathrm{~B}_{16}$ (OUT 7B\#)
Status input $3 \mathrm{~B}_{16}$ (IN 3B\#)
Where the status bits are defined as follows:


Table 1 A list of the 9 monitor commands and the 3 macroinstructions for BOM-B

| Names of monitor commands or macroinstructions |  | Function | Monitor command input format or calling sequence | Parameter |
| :---: | :---: | :---: | :---: | :---: |
| Command | G | Go to program execution | $\begin{aligned} & / \underline{\mathrm{G}} \\ & \operatorname{para1}(4) \\ & {[\operatorname{para2}(4)] . \mathrm{CRLF}} \end{aligned}$ | para 1(4): Start address <br> para 2(4): Change start address |
|  | R | Program restart | / / $\mathrm{R}_{\text {cRLF }}$ | - |
|  | L | MELPS 8 binary loader | / $/$ LCRLF | - |
|  | H | MELPS 8 hexadecimal loader | $/ \angle \mathrm{HCRLF}$ | - |
|  | T | MELPS 8 binary punch text block of memory data | / $/$ Tpara1(4), para2 (4) CRLF | para 1 (4): First address <br> para 2(4): End address |
|  | E | MELPS 8 binary punch end block | / $/ \underline{E[\operatorname{para} 1(4)]_{\text {CRLF }}}$ | para 1(4): Start address |
|  | P | Print hexadecimal text block of memory data | / $/$ P para1 (4), para 2 (4) CRLF | para 1 (4): First address <br> para 2(4): End address |
|  | S | Substitute memory | $/ / \mathrm{S}$ paral (4)CRLF | para 1 (4): Change address |
|  | M | Print and modify register data | $/ / \mathrm{McRLF}$ | - |
| Macroinstruction | EXIT | Exit the end of a program | CALL 6806 \# |  |
|  | PAUSE | Pause program execution | CALL 6803 \# |  |
|  | EXIO | Execution input/output control |  |  |
| Note 1: Para $n(m)$ : A hexadecimal number ( $0,1,2,3,4,5,6,7,8,9, A, B, C, D$, $\mathrm{E}, \mathrm{F}$ ) of the nth parameter in one command (of an operator's input or a monitor's print-out), which has a valid length of 1 to m . If the length exceeds m , the least-significant digits are valid. <br> 2 : $\qquad$ (underline) : Indicates an input by an operator. <br> 3 : [ ] : The parameter may be omitted. <br> 4: \#: Indicates a hexadecimal number in assembler language. |  |  |  |  |

## DESCRIPTION

The M5G1400P is a serial input/output 1400-bit electrically erasable and reprogrammable ROM organized as 100 words of 14 bits, and fabricated using MNOS technology. Data and addresses are transferred serially via a one-bit bidirectional bus.

## FEATURES

- Word-by-word electrically alterable
- Non-volatile data storage:
- Write/erase time:

10 years (min)

- Single 35V power supply
- Number of erase-write cycles: $10^{5}$ times (min)
- Number of read access unrefreshed: $10^{9}$ times (min)
- Interchangeable with Gl's ER1400 in pin configuration and electrical characteristics


## APPLICATION

- Non-volatile channel memories for electronic tuning systems and field-reprogrammable read-only memory systems


## FUNCTION

The address is designated by two consecutive one-of-tencoded digits. Seven modes-accept address, accept data, shift data output, erase, write, read, and standby-are all selected by a 3 -bit code applied to $\mathrm{C}_{1}, \mathrm{C}_{2}$, and $\mathrm{C}_{3}$. Data is stored by internal negative writing pulses that selectively tunnel charges into the $\mathrm{SiO}_{2}-\mathrm{Si}_{3} \mathrm{~N}_{4}$ interface of the gate insulators of the MNOS memory transistors.

Outline 14P4 NC: NO CONNECTION


MITSUBISHI LSIs M5G 1400P

1400-BIT (100-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

PIN DESCRIPTION

| Pin | Name | Functions |
| :---: | :---: | :---: |
| 1/0 | 1/O | In the accept address and accept data modes, used for input. <br> In the shift data output mode, used for output. <br> In the standby, read, erase and write modes, this pin is in a floating state. |
| $\mathrm{V}_{\mathrm{M}}$ | Test | Used for testing purposes only. It should be left unconnected during normal operation. |
| $V_{S S}$ | Chip substrate voltage | Normally connected to ground. |
| $V_{G G}$ | Power supply voltage | Normally connected to -35 V . |
| CLK | Clock input | 14 kHz timing reference. Required for all operating modes. High-level input is possible during standby mode. |
| $\mathrm{C}_{1} \sim \mathrm{C}_{3}$ | Mode control input | Used to select the operation mode. |

OPERATION MODES

| C1 | $\mathrm{C}_{2}$ | $\mathrm{C}_{3}$ |  |
| :---: | :---: | :---: | :--- |
| H | H | H | Standby mode: The contents of the address registers and the data register remain unchanged. The output buffer is held <br> in the floating state. |
| H | H | L | Not used. |
| H | L | H | Erase mode: The word stored at the addressed location is erased. The data bits after erasing are all low-level. |
| H | L | L | Accept address mode: Data presented at the $1 / O$ pin is shifted into the address registers one bit with each clock pulse. The <br> address is designated by two one-of-ten-coded digits. |
| L | H | H | Read mode: The addressed word is read from the memory into the data register. |
| L | L | Shift data output mode: The output driver is enabled and the contents of the data register are shifted to the $/ / O$ pin one bit <br> with each clock pulse. |  |
| L | L | L | Write mode: The data contained in the data register is written into the location designated by the address registers. |

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{G G}$ | Supply voltage | With respect to $V_{S S}$ | $0.3 \sim-40$ | V |
| $V_{1}$ | Input voltage |  | $0.3 \sim-20$ | V |
| Vo | Output voltage |  | $0.3 \sim-20$ | $\checkmark$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |
| Topr | Operating free-air temperature range |  | $-10 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=-10 \sim 70^{\circ} \mathrm{C}$. unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{G G}$ | Supply voltage | $-32.2$ | $-35$ | $-37.8$ | V |
| $V_{\text {SS }}$ | Supply voltage (GND) |  | 0 |  | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $V_{S S}-1$ |  | $\mathrm{V}_{\text {SS }}+0.3$ | $\checkmark$ |
| $V_{\text {IL }}$ | Low-level input voltage | $V_{S S}-15$ |  | $V_{S S}-8$ | V |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=-10 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{G G}=-35 \mathrm{~V} \pm 8 \%$. unless otherwise noted.)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | $V_{\text {Ss }}-1$ |  | $\mathrm{V}_{\text {SS }}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  | $\mathrm{V}_{\text {ss }}-15$ |  | $V_{\text {Ss }}-8$ | $\checkmark$ |
| ILL | Low-level input current | $\mathrm{V}_{1}=-15 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Iozl | Off-state output current. low-level voltage applied | $V_{0}=-15 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| VOH | High-level output voltage | $1 \mathrm{OH}=-200 \mu \mathrm{~A}$ | $V_{S S}-1$ |  |  | $\checkmark$ |
| VOL | Low-level output voltage | $\mathrm{IOL}=10 \mu \mathrm{~A}$ |  |  | $\mathrm{V}_{\text {SS }}-12$ | $\checkmark$ |
| IGG | Supply current from $\mathrm{V}_{\mathrm{GG}}$ | $10=0 \mu \mathrm{~A}$ |  | 5.5 | 8.8 | mA |

Note 1: Typical values are at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and nominal supply voltage
TIMING REQUIREMENTS ( $\mathrm{Ta}=-10 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GG}}=-35 \mathrm{~V} \pm 8 \%$. unless otherwise noted.)

| Symbol | Parameter | Alternative symbols | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $f(\phi)$ | Clock frequency | f $\phi$ |  | 11.2 | 14 | 16.8 | kHz |
| $\mathrm{D}(\phi)$ | Clock duty cycle | D $\phi$ |  | 30 | 50 | 55 | \% |
| tw (w) | Write time | tw |  | 16 | 20 | 24 | ms |
| tw (E) | Erase time | te |  | 16 | 20 | 24 | ms |
| tr, tf | Rise time, fall time | tr, tf |  |  |  | 1 | $\mu \mathrm{s}$ |
| tsu( $\mathrm{c}-\phi$ ) | Control setup time before the fall of the clock pulse | tes |  | 0 |  |  | ns |
| $\operatorname{th}(\phi-\mathrm{c})$ | Control hold time after the rise of the clock pulse | $\mathrm{t}_{\mathrm{CH}}$ |  | 0 |  |  | ns |

SWITCHING CHARACTERISTICS $\left(T \mathrm{Ta}=-10 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GG}}=-35 \mathrm{~V} \pm 8 \%\right.$. unless otherwise noted.)

| Symbol | Parameter | Alternative symbols | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $t a(c)$ | Read access time | tpw | $C_{\text {L }}=100 \mathrm{pF}, \begin{aligned} & \mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\text {SS }}-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=\mathrm{V}_{\mathrm{SS}}-8 \mathrm{~V}\end{aligned}$ |  |  | 20 | $\mu \mathrm{s}$ |
| ts | Unpowered nonvolatile data retention time | Ts | $\mathrm{N}_{\mathrm{EW}}=10^{4}, \begin{aligned} & \mathrm{tw}(\mathrm{W})=20 \mathrm{~ms} \\ & \mathrm{tw}(\mathrm{E})=20 \mathrm{~ms}\end{aligned}$ | 10 |  |  | Year |
|  |  | Ts | $\mathrm{N}_{\mathrm{EW}}=10^{5}, \begin{aligned} & \mathrm{tw}(\mathrm{~W})=20 \mathrm{~ms} \\ & \mathrm{tw}(\mathrm{E})=20 \mathrm{~ms} \end{aligned}$ | 1 |  |  | Year |
| NEW | Number of erase/write cycles | Nw |  | $10^{5}$ |  |  | Times |
| NRA | Number of read access unrefreshed | NRA |  | $10^{9}$ |  |  | Times |
| tdv | Data valid time | tpw |  |  |  | 20 | $\mu \mathrm{s}$ |

## MITSUBISHI LSIs

 M5G 1400P1400-BIT (100-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

TIMING DIAGRAM
Accept Data Mode


Note 2 : The address is designated by two one-of-ten-coded digits. The figure shows designation of the address 99

## Read Mode



Write Mode


Erase Mode


Shift Data Output Mode


Accept Data Mode
ок ЛЛЛЛЛЛЛЛЛЛЛ几


MITSUBISHI LSIs

# 8192-BIT (1024-WORD BY 8-BIT) ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM 

## DESCRIPTION

This is a family of FAMOS (floating-gate avalancheinjection MOS) ultraviolet-light erasable and electrically reprogrammable 8192 -bit ( 1024 -word by 8 -bit) EPROMs. They incorporate N -channel silicon-gate MOS technology, are designed for microcomputer system applications, and have direct TTL-compatibility for all inputs and outputs, without extra interface circuits.

## FEATURES

- Fast programming: 100s/8192 bits (typ)
- Access time:

$$
\begin{array}{ll}
\text { M5L 2708K, S: } & \text { 450ns (max) } \\
\text { M5L 270K-65, S-65: } & \text { 650ns (max) }
\end{array}
$$

- Low power dissipation during programming
- No clocks required; the circuitry is entirely static
- Data inputs and outputs TTL-compatible during read and program modes
- Easy memory expansion by chip-select/write-enable ( $\overline{C S} / W E$ ) input
- Typical power supply voltages: $12 \mathrm{~V}, 5 \mathrm{~V},-5 \mathrm{~V}$
- For large volume production; pin compatible with the Mitsubishi M58730-XXXS mask-programmable ROM
- Interchangeable with Intel's 2708 in pin configuration and electrical characteristics


## APPLICATION

- Computers and peripheral equipment


## FUNCTION

Read-Set the $\overline{C S} / W E$ terminal to the read mode ( $0 \sim 5 \mathrm{~V}$ ). Low-level input to $\overline{\mathrm{CS}} / W E$ and address signals to the address input ( $A_{0} \sim A_{9}$ ) make the data contents of the designated

address location available at the data inputs/outputs ( $D_{0} \sim D_{7}$ ). When the $\overline{C S} / W E$ signal is high, data inputs/ outputs ( $D_{0} \sim D_{7}$ ) are in a floating state.
Write-Set the $\overline{C S} / W E$ terminal to the write mode (12V). A program pulse will effect the write operation for the data at each address loaded via data inputs/outputs $\left(D_{0} \sim D_{7}\right)$. For details refer to the description of the programming mode.
Erase-Erase is effected by exposure to ultraviolet light through the transparent window.


MITSUBISHI LSIs

## M5L 2708K, S; K-65, S-65

## 8192-BIT (1024-WORD BY 8-BIT)

ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

## FUNCTIONAL OPERATIONS <br> Programming Procedure

These devices are in the ' 1 ' state (with high-level output) after erase, and go into the ' 0 ' state (with low-level output) after programming. All bits of the M5L 2708S, S-65 are initially in the ' 1 ' state, and must be programmed according to the following procedures.

The chip enters the program mode when 12 V is supplied to the $\overline{\mathrm{CS}} / \mathrm{WE}$ input (pin 20). Data to be programmed are presented, 8 bits in parallel, to the data inputs/outputs ( $D_{0} \sim D_{7}$ ) and the addresses are set up by the address inputs. After address and data set-up, one program pulse is applied to the program input (pin 18) for each address from 0 to 1023. This pass through all addresses, known as a program loop, must be repeated a number of times, $N$, which depends upon the width of the program pulse and must satisfy the condition $N \cdot t_{w(P)} \geqq 100 \mathrm{~ms}$.

## Erase Procedure

These devices can be erased by exposure to highintensity short-wave ultraviolet light at a wavelength of $2537 \AA$ through the transparent lid provided. The required exposure is approximately $15 \mathrm{~W} / \mathrm{cm}^{2}$. If the energy of the lamp used is unknown, find the total time ( $\mathrm{t}_{\mathrm{E}}$ ) required to erase all bits and use a short-wave ultraviolet-light exposure time of 3 to 5 times this value.

## HANDLING PRECAUTIONS FOR FAMOS DEVICES

In addition to general handling precautions for MOS devices, the following points apply to FAMOS devices. 1. High voltages are used when programming, and the conditions under which it is performed must be carefully controlled to prevent the application of excessively high voltages.
2. Before erasing, clean the surface of the transparent lid to remove completely oily impurities, which may impede irradiation and affect the erasing characteristics.
3 This ultraviolet-light erasable PROM is erasable by ultraviolet-light with wavelengths under $4000 \AA$. For use involving long exposure to direct sunlight or to lamps radiating at these wavelengths, the transparent window should be covered with opaque tape.

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{11}$ | Input voltage, $\mathrm{V}_{D D}$ and $\overline{\mathrm{CS}} / \mathrm{WE}$ write mode | With respect to $V_{B B}$ | -0.3-20 | V |
| $V_{12}$ | Input voltage, $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\text {SS }}$, address and data signal |  | $-0.3-15$ | V |
| $V_{13}$ | Input voltage, program mode |  | -0.3-35 | $\checkmark$ |
| Topr | Operating free-air temperature range |  | 0-70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | -65-125 | ${ }^{\circ} \mathrm{C}$ |

## READ OPERATION

Recommended Operating Conditions ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :--- | ---: | ---: | :---: | :---: |
|  |  | Nin | Nom | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.75 | 5 | 5.25 | V |
| $\mathrm{~V}_{\mathrm{DD}}$ | Supply voltage | 11.4 | 12 | 12.6 | V |
| $\mathrm{~V}_{\mathrm{BB}}$ | Supply voltage | -4.75 | -5 | -5.25 | V |
| $\mathrm{~V}_{\mathrm{SS}}$ | Supply voltage (GND) |  | 0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{SS}}$ |  | 0.65 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | 3 |  | $\mathrm{~V}_{\mathrm{CC}}+1$ | V |

## Electrical Characteristics

$\mathrm{T}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{D D}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{B B}=-5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}$. unless otherwise noted. Note 1)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| IIL | Low-level input current, address, chip select input | $\mathrm{V}_{1}=5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Ioz | Off-state (high-impedance-state) output current | $\mathrm{V}_{0}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}(\overline{\mathrm{CS}} / \mathrm{WE})=5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IDD | Supply current from $V_{\text {DD }}$ | Worst case, <br> all inputs high. $V_{O}(\overline{C S} / W E)=5 V, \quad T a=0^{\circ} \mathrm{C}$ |  | 50 | 65 | mA |
| ICC | Supply current from $\mathrm{V}_{C C}$ |  |  | 6 | 10 | mA |
| $I_{\text {BB }}$ | Supply current from $V_{\text {BB }}$ |  |  | 30 | 45 | mA |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | High-level output voltage | $1 \mathrm{OH}=-100 \mu \mathrm{~A}$ | 3.7 |  |  | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | High-level output voltage | $1 \mathrm{OH}=-1 \mathrm{~mA}$ | 2.4 |  |  | V |
| Pd | Power dissipation | $\mathrm{Ta}=70^{\circ} \mathrm{C}$ |  |  | 800 | mW |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance | $V_{1}=0 \mathrm{~V}, f=1 \mathrm{MHz}$ |  | 4 | 6 | pF |
| $\mathrm{Co}_{0}$ | Output capacitance |  |  | 8 | 12 | pF |

Note 1 : Typical values are at $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

Switching Characteristics ( $T_{a}=0 \sim 70^{\circ} \mathrm{C}, V_{C C}=5 \vee \pm 5 \%, V_{D D}=12 \mathrm{~V} \pm 5 \%, V_{B B}=-5 \mathrm{~V} \pm 5 \%, V_{S S}=0 \vee$. unless otherwise noted)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| , |  |  | Min | Typ | Max |  |
| $t a(A D)$ | Address access time | M5L 2708K, S |  |  |  | 280 | 450 | ns |
|  |  | M5L 2708K-65, S-65 |  |  |  | 650 | ns |
| $\left.\mathrm{ta}_{\mathrm{a}} \mathrm{CS}\right)$ | Chip select access time |  |  |  | 60 | 120 | ns |
| $t_{\text {dv }}$ (CSLH) | Data valid time with respect to chip select low-to-high |  |  | 0 |  | 120 | ns |
| $\mathrm{tdv}^{\text {( } A D)}$ | Data valid time with respect to address |  |  | 0 |  |  | ns |

## Timing Diagram



## M5L 2708K, S; K-65, S-65

## 8192-BIT (1024-WORD BY 8-BIT) ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

## PROGRAM OPERATION

Recommended Operating Conditions ( $\mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{B B}=-5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{\text {ILI }}(\mathrm{P})$ | Low-level input voltage, except program input | Vss |  | 0.65 | V |
| $\mathrm{V}_{1+1(P)}$ | High-level input voltage, address, data input | 3 |  | $\mathrm{V} \mathrm{Cc}+1$ | V |
| $\mathrm{V}_{1 \mathrm{H} 2}(\mathrm{P})$ | High-level input voltage, $\overline{\mathrm{CS}} / \mathrm{WE}$ | 11.4 |  | 12.6 | V |
| $\mathrm{V}_{1 \mathrm{H} 3}(\mathrm{P})$ | High-level input voltage, program mode 2 | 25 |  | 27 | V |
| VIL2 (P) | Low-level input voltage, program mode ${ }^{3}$ | $\mathrm{V}_{\text {SS }}$ |  | 1 | V |

Note 2 : With respect to $V_{S S}$
$3:$ Where $V_{I H 3(P)}-V_{I L 2(P)}=25 V(\min )$
Electrical Characteristics ( $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| IIL1(P) | Low-level input current, address, chip select input | $\mathrm{V}_{1}=5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IIL2 (P) | Low-level input current, program input |  |  |  | 3 | mA |
| $\mathrm{I}_{1 \mathrm{HI} 1}(\mathrm{P})$ | High-level current, program input |  |  |  | 20 | mA |
| IDD | $V_{\text {DD }}$ supply current | Worst case. <br> all inputs high ${ }^{4}$ $\overline{\mathrm{CS}} / \mathrm{WE}=5 \mathrm{~V}, \mathrm{Ta}=0^{\circ} \mathrm{C}$ |  | 50 | 65 | mA |
| ICC | $\mathrm{V}_{\text {CC }}$ supply current |  |  | 6 | 10 | mA |
| $I_{\text {BB }}$ | $\mathrm{V}_{\text {BB }}$ supply current |  |  | 30 | 45 | mA ${ }^{\circ}$ |

Note 4 : Typical values are at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

Timing Requirements ( $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}, \quad \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 5 \%$, $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\text {SU(PRO-AD }}$ | Program setup time with respect to address |  | 10 |  |  | $\mu \mathrm{s}$ |
| tsu(PRO-WE) | Program setup time with respect to WE low-to-high |  | 10 |  |  | $\mu \mathrm{s}$ |
| tsu(PRO-DA) | Program setup time with respect to data |  | 10 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{th}(\mathrm{AD}-\mathrm{PRO})$ | Address hold time with respect to program |  | 1 |  |  | $\mu \mathrm{S}$ |
| th(WE-PRO) | WE hold time with respect to program |  | 0.5 |  |  | $\mu \mathrm{s}$ |
| th(DA-PRO) | Data hold time with respect to program |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t w(P)$ | Program pulse width |  | 0.1 |  | 1 | ms |
| $\operatorname{tr}(\mathrm{P})$ | Program rise time |  | 0.5 |  | 2 | $\mu \mathrm{S}$ |
| $t f(P)$ | Program fall time |  | 0.5 |  | 2 | $\mu \mathrm{s}$ |

Switching Characteristics ( $\mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ta (DA-WE) | Access time with respect to WE high-to-low |  |  |  | 10 | $\mu \mathrm{s}$ |
| $t \mathrm{dv}(\mathrm{DA}-\overline{\mathrm{CS}})$ | Data valid time with respect to $\overline{\mathrm{CS}}$ low-to-high |  | 0 |  | 120 | ns |

## Timing Diagram

Program Mode


## From Program Mode to Read Mode



## DESCRIPTION

These are ultraviolet-light erasable and electrically reprogrammable 16 384-bit (2048-word by 8-bit) EPROMs. They incorporate N -channel silicon-gate MOS technology, and are designed for microprocessor programming applications.

## FEATURES

- Fast programming :
- Access time M5L2716K:

100s/16 384 bits (typ)

M5L 2716K-65 : 650ns (max)

- Static circuits are used throughout
- Inputs and outputs TTL-compatible in read and program modes
- Single 5V power supply for read mode
( 25 V power supply required for program)
- Low power dissipation: Operating: 525 mW (max) Standby: 132 mW (max)
- Single-location programming (requires one 50 ms pulse/address)
- Interchangeable with Intel's 2716 in pin configuration and electrical characteristics


## PIN CONFIGURATION (TOP VIEW)



## APPLICATION

- Computers and peripheral equipment


MITSUBISHI
milsubISHI LSIS
M5L 2716 K, K-65

## 16 384-BIT (2048-WORD BY 8-BIT) <br> ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

## FUNCTION

## Read

Set the $\overline{C E}$ and $\overline{O E}$ terminals to the read mode (low-level). Low-level input to $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ and address signals to the address inputs ( $A_{0} \sim A_{10}$ ) make the data contents of the designated address location available at the data inputs/ outputs $\left(D_{0} \sim \dot{D}_{7}\right)$. When the $\overline{C E}$ or $\overline{\mathrm{OE}}$ signal is high, data inputs/outputs ( $D_{0} \sim D_{7}$ ) are in a floating state.

When the $\overline{\mathrm{CE}}$ signal is high, the device is in the standby mode or power-down mode.

## Programming

The chip enters the programming mode when 25 V is supplied to the $V_{P P}$ power supply input and $\overline{\mathrm{OE}}$ is at high-level. A location is designated by address signals $A_{0} \sim A_{10}$, and the data to be programmed must be applied at 8 bits in parallel to the data inputs $D_{0} \sim D_{7}$. A program pulse to the $\overline{\mathrm{CE}}$ at this state will effect programming. Only one programming pulse is required, but its width must satisfy the condition $45 \mathrm{~ms} \leqq t \mathrm{w}(\mathrm{CE}) \leqq 55 \mathrm{~ms}$.

## Erase

Erase is effected by exposure to ultraviolet light with a wavelength of $2537 \AA$ at an intensity of approximately $15 \mathrm{Ws} / \mathrm{cm}^{2}$.

## Mode selection

| Mode selection |  |  |  |  | (Unit : V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Mode Pin | $\overline{\mathrm{CE}}$ | $\overline{O E}$ | VPP | $V_{\text {cc }}$ |  |
| Read | $V_{\text {IL }}$ | $V_{\text {IL }}$ | 5 | 5 | Output |
| Deselect | $V_{\text {IL }} \sim V_{\text {IH }}$ | $\mathrm{V}_{\mathrm{IH}}$ | 5 | 5 | Floating |
| Power down | $\mathrm{V}_{\mathrm{IH}}$ | $V_{\text {IL }} \sim V_{\text {IH }}$ | 5 | 5 | Floating |
| Program | Pulsed <br> $V_{\text {IL }}$ to <br> $V_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | 25 | 5 | Input |
| Program verify | $\mathrm{V}_{\text {IL }}$ | $V_{\text {IL }}$ | 5 or 25 | 5 | Output |
| Program inhibit | $V_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | 25 | 5 | Floating |

## PRECAUTIONS FOR READ OPERATION

1. $V_{C C}$ should be turned on with or before $V_{P P}$ and turned off with or after $V_{P P}$.
2. $V_{P P}$ should be connected directly to Vcc except during programming. For supply current design, therefore, $\mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{CC}}$ should be added.

## HANDLING PRECAUTIONS

1. Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information. For any operation in the read mode, the transparent window should be covered with opaque tape.
2. High voltages are used when programming, and the conditions under which it is performed must be carefully controlled to prevent the application of excessively high voltages. Specifically, the voltage applied to $V_{P P}$ should be kept below 26 V including overshoot. Special precautions should be taken at the time of power-on.
3. Before erasing, clean the surface of the transparent lid to remove completely oily impurities or paste, which may impede irradiation and affect the erasing characteristics.

# 16 384-BIT (2048-WORD BY 8-BIT) ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM 

## ABSOLUTE MAXIMUM RATING

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{11}$ | Input voltage. VPP | With respect to GND | $-0.3-26.5$ | V |
| $V_{12}$ | Input voltage, Vcc. address, $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}$, data |  | $-0.3 \sim 6$ | $\checkmark$ |
| Topr | Operating free-air temperature range |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-65 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

## READ OPERATION

Recommended Operating Conditions ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{\text {cc }}$ | Supply voltage | 4.75 | 5 | 5.25 | V |
| $V_{P P}$ | Supply voltage | $\left(\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{C \mathrm{C}}\right)$ |  |  | V |
| GND | Supply voltage |  | 0 |  | V |
| $V_{\text {IL }}$ | Low-level input voltage | $-0.1$ |  | 0.8 | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-level input voltage | 2.2 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |

Electrical Characteristics ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{Cc}}$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 1) } \end{gathered}$ | Max |  |
| IIL | High-level input current, address. $\overline{\mathrm{OE}} . \overline{\mathrm{CE}}$ | $\mathrm{V}_{1}=5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| loz | Off-state output current | $\mathrm{V}_{\mathrm{O}}=5.25 \mathrm{~V}, \overline{\mathrm{OE}}=5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| \|pp1 | Supply current from VPP | $\mathrm{V}_{\mathrm{PP}}=5.85 \mathrm{~V}$ |  |  | 6 | mA |
| 1001 | Supply current from VCc (standby) | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}, \quad \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 10 | 25 | mA |
| Icc2 | Supply current from $\mathrm{V}_{\text {cc }}$ (operating) | $\overline{\mathrm{OE}}=\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  | 57 | 100 | mA |
| VOL | Low-level output voltage | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ |  |  | 0.45 | $\checkmark$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |

Switching Characteristics ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$. unless otherwise noted)

| Symbol | Parameter |  | Test conditions |  |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | $\begin{aligned} & \text { Typ } \\ & \text { (Note 1) } \end{aligned}$ | Max |  |
| $\mathrm{ta}(\mathrm{A})$ | Address access time | M5L 2716 K |  |  | $\overline{\mathrm{OE}}=\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{t}_{\mathrm{r}} \leqq 20 \mathrm{~ns}$ |  |  | 450 | ns |
|  |  | M5L 2716 K -65 |  |  |  |  | 650 | ns |
| ta(CE) | Chip enable access time | M5L 2716K | $\overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & V_{I L}=0.8 \mathrm{~V} \\ & V_{I H}=2.2 \mathrm{~V} \end{aligned}$ |  |  | 450 | ns |
|  |  | M5L 2716 K -65 |  |  |  |  | 650 | ns |
| $\operatorname{ta}(\mathrm{OE})$ | Output enable access time | M5L 2716 K | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  |  | 80 | 150 | ns |
|  |  | M5L 2716 K -65 |  |  |  |  | 300 | ns |
| tv( $O E$ ) | Data valid time after output enable |  | $\overline{O E}=V_{\text {IL }}$ |  | 0 |  | 100 | ns |
| $t v(C E)$ | Data valid time after chip select |  | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  | 0 |  | 100 | ns |
| tv(A) | Data valid time after address |  | $\overline{\mathrm{OE}}=\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  | 0 |  |  | ns |

Note 1 : at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and normal supply voltage.
Timing Diagrams (Read Operation)
When Power-Down Mode Not Used


## Power-Down Mode



MIISUBISHI LSIS

## M5L 2716 K, K-65

## 16 384-BIT (2048-WORD BY 8-BIT) <br> ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

PROGRAM MODE
Recommended Operating Conditions ( $\mathrm{Ta}=25 \pm 5^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{C C}$ | Supply voltage | 4.75 | 5 | 5.25 | V |
| $V_{P P}$ | Supply voltage | 24 | 25 | 26 | V |
| GNG | Supply voltage |  | 0 |  | V |
| $V_{\text {IL }}$ | Low-level input voltage | $-0.1$ |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.2 |  | $\mathrm{V}_{\mathrm{Cc}}+1$ | V |

Electrical Characteristics ( $\mathrm{Ta}=25 \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}=25 \pm 1 \mathrm{~V}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| IIL | High-level input current, address, $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ | $V_{\text {IN }}=5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IPP1 | Supply current from VPP | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  |  | 6 | mA |
| IpP2 | Supply current from VPP | $\overline{\mathrm{CE}}=\mathrm{V}_{1 \mathrm{H}}$ |  |  | 30 | mA |
| ICC | Supply current from $V_{C C}$ |  |  |  | 100 | mA |

Timing Requirements $\left(\mathrm{Ta}=25 \pm 5{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}=25 \pm 1 \mathrm{~V}\right.$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| tsu( $A-C E)$ | Address setup time before chip enable |  | 2 |  |  | $\mu \mathrm{s}$ |
| tsu( $O E-C E)$ | Output enable setup time before chip enable |  | 2 |  |  | $\mu \mathrm{s}$ |
| tsu(DQ-CE) | Data input setup time before chip enable |  | 2 |  |  | $\mu \mathrm{s}$ |
| th ( $C E-A$ ) | Address hold time after chip enable |  | 2 |  |  | $\mu \mathrm{s}$ |
| th( $C E-O E$ ) | Output enable hold time after chip enable |  | 2 |  |  | $\mu \mathrm{s}$ |
| th( $C E-D Q)$ | Data input hold time after chip enable |  | 2 |  |  | $\mu \mathrm{s}$ |
| tw (CE) | Chip enable pulse width |  | 45 | 50 | 55 | ms |
| $\operatorname{tr}$ (CE) | Chip enable pulse rise time |  | 5 |  |  | ns |
| $t f(C E)$ | Chip enable pulse fall time |  | 5 |  |  | ns |

Switching Characteristics ( $\mathrm{Ta}=25 \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%, \mathrm{VPP}^{2}=25 \pm 1 \mathrm{~V}$. unless otherwise noted)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| tv(OE) | Data valid time after output enable |  |  |  | 0 |  | 120 | ns |
| ta(OE) | Output enable access time | M5L 2716 K |  |  |  | 150 | ns |
|  |  | M5L 2716 K -65 |  |  |  | 300 | ns |

, Timing Diagram (for Program and Verify)


## DESCRIPTION

The M58840-XXXP is a single-chip 4-bit microcomputer developed using P-channel aluminum-gate ED-MOS technology encased in a 42-pin plastic DIL package. It contains an 8 -bit A/D converter and an analog input port. It is ideal for applications using a capacitive touch panel, because it is designed for systems that require the upgraded reliability that is assured by the elimination of mechanical switches from the control panels, and for systems requiring control based on analog signals received from sensors for temperature, humidity, light intensity, pressure velocity, etc.

## FEATURES

- Basic machine instructions: 68
- Basic instruction execution time (at 600 kHz frequency):
$10 \mu \mathrm{~s}$
- Large memory: ROM: 2048 words $\times 9$ bits

RAM:
128 words $\times 4$ bits

- Single -15V power supply
- Internal A/D converter with $\pm 1.2 \%$ accuracy
- Two data pointers for stack operations
- Subroutine nesting:

3 levels

- Analog input port (K): 15 bits
(Can be used for a capacitive touch panel or analog inputs.)
$\begin{array}{lll}\bullet \text { I/O port (S): } & \text { Output: } & 8 \text {-bit } \times 1 \\ & \text { Input: } & 4 \text {-bit } \times 2 \\ \bullet \text { I/O port (D): } & \text { Output: } & 1 \text { bit } \times 11 \\ & \text { Sense input: } & 1 \text { bit } \times 11 \\ & \text { I/O port output voltage } \mathrm{V}_{\mathrm{O}}: & -33 \mathrm{~V}(\max )\end{array}$
- I/O port output current: $\begin{array}{ll}\mathrm{I}_{\text {он }} \text { (port S): } & -8 \mathrm{~mA}(\max ) \\ & \mathrm{I}_{\mathrm{OH}}(\text { port } \mathrm{D}): \\ & -15 \mathrm{~mA}(\mathrm{max})\end{array}$
(Direct drive for large fluorescent display tubes is possible.)

- Internal (programmable logic array) for the output decoder:

16 inputs $\times 8$ outputs

- On-chip clock generator


## APPLICATIONS

- Microwave ovens, air conditioners, washing machines, home sewing machines
- Office equipment and copying machines



## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

## FUNCTIONS

The device is composed of a 2048 -word $\times 9$-bit maskprogrammable ROM, a 128 -word $\times 4$-bit RAM, a 4 -bit arithmetic logic unit, a clock generator, $I / O$ ports, an $A / D$ converter, and an interrupt circuit.

The ROM stores 16128 -word pages of program, addressed by the program counter. The return addresses for subroutines and interrupts are saved in the 3 11-bit stack registers.

The RAM stores 8 16-digit files of data which are addressed by one of two data pointers.

Instructions (RAM addressing, register-to-register transfer, PLA output, RAM-to-accumulator transfer, arithmetic, etc. are executed through the 4-bit register $A$ (accumulator). Any 4-bit data code from register A can be converted to a predetermined 8 -bit code through the output $S$ programmable logic array (PLA), because the output code of the PLA can be programmed during manufacture of the ROM mask.

The analog input port $K$ is composed of 15 inputs. Analog voltage applied through these inputs is compared
with the internal reference voltage $V_{\text {ref }}$, which is generated by the D-A converter from the value in register H-L, and the result is stored in register $J$.

Once the analog input signal is converted to 8 -bit digital form, it can be freely handled by the processor.

The I/O port S is composed of 8 bits, and an 8 -bit latch circuit is provided on its output side to latch the 8 -bit data transferred from register A via the output S PLA, or data transferred directly from registers $A$ and $B$, or data transferred from register E. An 8-bit signal applied to port $S$ is transferred to register $A$ in 4-bit units.

Eleven I/O lines are provided for the I/O port D, each of which can be operated independently as an input or output line. Latches are provided for all output bits. After designating a particular bit position with the contents of Y in the data pointer, any one of the lines can be output or sensed.

When port S or port $D$ is used as input, its output has to be cleared and changed to a low-level state before sensing any input data.

## PERFORMANCE SPECIFICATIONS

| Parameter |  |  | Performance |
| :---: | :---: | :---: | :---: |
| Basic machine instruction |  |  | 68 |
| Basic instruction execution time |  |  | $10 \mu \mathrm{~s}$ (at 600 kHz frequency) |
| Clock frequency |  |  | $300 \sim 600 \mathrm{kHz}$ |
| Memory capacity | ROM |  | 2048 words $\times 9$ bits |
|  | RAM |  | 128 words $\times 4$ bits |
| 1/O port | K | Input | 1 -bit $\times 15$ |
|  | S | Output | 8 -bit $\times 1$ |
|  |  | Input | 4 -bit $\times 2$ |
|  | D | Output | 1 -bit $\times 11$ |
|  |  | Sense input | 1 -bit $\times 11$ |
| A/D conversion circuit |  |  | Internal ( $\pm 1.2 \%$ accuracy) |
| Touch panel interface |  |  | Internal |
| Subroutine nesting |  |  | 3 levels (including 1 level of interrupt) |
| Clock generation circuit |  |  | Internal (external CR or IF ceramic filter is provided) |
| I/O characteristics of ports | 1/O port output voltage |  | -33V (max) |
|  | Port S output current |  | -8mA (max) |
|  | Port D output current |  | -15mA (max) |
| Supply voitage | $V$ DD |  | -15V (nom) |
|  | VSS |  | OV |
| Device structure |  |  | P-channel aluminum-gate ED-MOS |
| Package |  |  | 42-pin plastic molded DIL |
| Power dissipation |  |  | 700 mW (max) |

OPERATION OF BASIC FUNCTION BLOCKS

| Function | Operation |
| :---: | :---: |
| Program counter PC | Used for designating ROM address and determining readout sequence of the instructions stored in the ROM. The PC is a pure binary counter consisting of 11 bits, of which the high-order four ( PCH ) designate the ROM page and the low-order seven ( PCL ) the address on each page. Each time an instruction is executed. PCL is incremented by one step. Its value is set to the designated address when a branch, subroutine call or return instruction is executed. |
| $\begin{gathered} \text { Stack } \\ \text { registers } \\ \text { SK0, SK1, SK2 } \end{gathered}$ | Temporarily stores the contents of the PC, while executing subroutine or interrupt programs, until the program returns to its original routine. The (SKs) are organized in 3 words of 11 bits each, enabling up to 3 levels of subroutine nesting. If one word is used for an interrupt routine, the remaining two levels can be used for subroutine calls. |
| Program storage memory ROM | This 2048 -word $\times 9$-bit mask-programmable ROM can be programmed with any machine instruction code in accordance with the customer's specification. It consists of 16 pages, each containing 128 words of instructions. |
| Instruction register | Stores the 9 -bit instruction code fetched from the ROM. Control signals are then transferred to the logic circuit through the PLA instruction decoder. The skip flag circuit determines the skip condition of the XAMI instruction, and this should be specified when the ROM is ordered. |
| Data pointers DP, DP | Assigned to designate RAM address, bit position for the $I / O$ port $D$ and register J. Each data pointer is composed of a 7-bit register. Register $Z$ (the most significant bit of the DP) designates the RAM file group; register $X$ (the succeeding two bits) designates a RAM file, and register $Y$ (the least significant four bits) designates the digit position of the RAM file. At the same time, register $Y$ designates bit positions of the $I / O$ port $D$ and register J. |
| Data memory RAM | This 512 -bit ( 128 word $\times 4$-bit) RAM stores both processing and control data. Bit manipulation is possible over the entire area of storage. All of 128 words can be treated as an organization of 2 file groups $\times 4$ files $\times 16$ digits $\times 4$ bits. When any instruction related to the RAM is to be executed. it is essential that the desired selector CPS and data pointer DP are selected. |
| 4-bit arithmetic logic unit | This unit executes 4 -bit arithmetic and logic operations through the 4 -bit adder and its related logic circuits. The arithmetic logic unit performs subtraction, addition, logical comparison, arithmetic comparison, and bit manipulation. |
| Register <br> $A^{-}$and carry flag CY | Register A is an 4 -bit accumulator that constitutes the center of the microcomputer. Data processing procedures such as arthmetic and logical operations. data transfer, exchange, conversion, and data input/output are executed through this register. Overflow of register A is stored in the carry flags CY and CY 1 after execution of arithmetic or logical operations. The carry flags can also be used as 1 -bit flags. Carry flags and data pointer DP selection is by the selector CPS. |
| Registers $B$ and $E$ | Register B is composed of 4 bits. and can be used as a 4 -bit temporary storage register or for 8 -bit data transfer in conjunction with register A . Register E is composed of 8 bits. and is used not only as an 8 -bit temporary data storage, but also as a temporary storage register for $\mathrm{I} / \mathrm{O}$ port S . |
| Output S PLA | 4 -bit data from register A is translated into a one-of-16 code by the decoder and applied to the PLA to generate an 8 -bit code output. The customer can specify the output code of the PLA when ordering the mask ROM. However, the code of output S PLA of the M58842S system evaluation device has already been programmed with the standard code. |
| A/D conversion circuit | This consists of register C. register H-L. D-A converter. register J and 15 comparators. The D-A converter generates the analog output signal $\mathrm{V}_{\text {ref }}$ for the value in register H -L. All analog inputs to port K are compared with this value. and the results set/reset register J . Register C is used for bit designation of register $\mathrm{H}-\mathrm{L}$. |
| Interrupt flag INTE | INTE is a 1 -bit flip-flop and controls interrupt operation. When INTE=" 1 ", the CPU is ready to accept an interrupt, but it inhibits interrupts when INTE=" 0 ". When the instruction $E$ I is executed INTE is set to " 1 ". and reset to " 0 " when the instruction DI is executed. |

PIN DESCRIPTIONS

| Pin | Name | Input or output | Function |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} K_{0} \\ S \\ K_{14} \end{gathered}$ | Analog input port K | In | Analog port K has 15 independent analog input terminals. All signals applied to the 15 input lines of port K are simultaneously compared with the $V_{\text {ref }}$ generated by the D-A converter. Corresponding bits of register $J$ are set when the condition $\left\|V_{\text {ref }}\right\|>\left\|V_{K(Y)}\right\|$ is met. This port is utilized for receiving input signals from the touch panel or receiving analog inputs from temperature and other sensing devices. It can also be used as a value threshold digital signal input port when the $V_{r e f}$ is properly selected. |
| $\begin{gathered} S_{0} \\ 1 \\ S_{7} \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { port S } \end{aligned}$ | $\ln$ /out | The $\mathrm{I} / \mathrm{O}$ port S can be used as either an 8 -bit output port or a pair of 4 -bit input ports. Since it has open drain circuits. it is suitable for directly driving segments of a large fluorescent display tube. It has an 8 -bit output latch and can perform to drive 8 bits simultaneously. When the output of port $S$ is programmed to low-level, it remains in the floating (high-impedance) state so that it can be used as an input port. |
| $\begin{gathered} \mathrm{D}_{0} \\ \vdots \\ \mathrm{D}_{10} \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { port D } \end{gathered}$ | In/out | The $I / O$ port $D$ is composed of 11 bits that can be used as independent $I / O$ units. Latches are provided on the output side to maintain individual output signals. When port $D$ output is programmed to low-level, to keep it in floating (high-impedance) state, it can be used as a sense input port. The level of the input signal is sensed at the input terminal and is tested to determine if it is high or low by executing a skip instruction. |
| $\mathrm{X}_{\text {IN }}$ | Clock <br> input | In | As the clock generator is contained internally. clock frequency is determined by connecting an external CR circuit or an IF ceramic filter between the pins XIN and XOUT. In case an external clock source is to be used, it should be connected to the pin $X_{I N}$, leaving the pin XOUT open. |
| $\mathrm{X}_{\text {OUT }}$ | Clock output | Out | This pin generates the clock frequency from the internal clock oscillation circuit. The oscillation frequency is controlled by connecting the CR circuit or IF ceramic filter between this pin and the pin $X$ IN. |
| INT | Interrupt request input | In | This signal is used for requesting interrupts. Whether high or low-level interrupt signals are is used for requests is selected by means of the program. When the instruction INTE is executed, interrupt is accepted with a high-level signal, and accepted with a low-level signal when the instruction INTL is executed. When an interrupt is requested and accepted, program execution is jumped to address 0 of page 12. The instruction RTI is used for the return instruction. |
| $\overline{\text { T'4 }}$ | Timing output | Out | This pin generates a part of the basic timing pulse. This signal is used for testing other devices incorporated in the system. |
| $V_{\text {REF }}$ | External reference voltage input | In | A reference voltage input is applied to the D-A converter from the external terminal. Its nominal value is $V_{R E F}=-7 \mathrm{~V}$. The value ( $n-0.5$ ) VREF $/ 256$ is generated by the D-A converter, and is compared with the analog signals from the input port K, where $n$ represents the contents of the register $H-L$, but when $n=0$, the output voltage is treated as OV. It can also be used as an, automatic reset signal input. When a high-level is applied to the VREF input, it actuates the automatic reset circuit, and then the VREF input is changed to low-level ready to start the program from address 0 of page 0 . |
| CNVSS | CNVSS input | In | This input terminal should be conected with the VSS and have a high-level input (OV) applied. |

## OPERATION

## ROM Address Map

One word of the ROM is composed of 9 bits, one page is composed of 128 words (address 0~127), and it has 16 pages (page $0 \sim 15$ ). Total memory capacity is composed of 2048 words ( 128 words $\times 16$ pages) $\times 9$ bits. The ROM address map is shown in Fig. 1.

The page is designated by the high-order four bits of the program counter $\mathrm{PC}_{H}$, while the address is designated by the low-order 7 bits of the program counter $\mathrm{PC}_{\mathrm{L}}$. After the execution of an instruction stored in address 127 of a page, the program returns to the address 0 of the same page. To change the page, the following branch instructions are used:
$B L, B M L, B L A$, and BMA.

Pages 14 and 15, however, constitute special pages for subroutine call. Page 14 is specially designed for storage of subroutines. When a subroutine call instruction BM or BMA is executed in any page other than page 14, the page is automatically changed to 14 . In other words, instructions BM and BMA can call a subroutines program on page 14 with just one instruction.

However, when instruction BM or BMA is executed on page 14, it performs similar branch instruction $B$ or $B A$. If the instruction $B$ or $B A$ is executed on page 14 , the program will jump to the specified address on page 15.

## MITSUBISHI MICROCOMPUTERS M58840-XXXP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

Fig. 1 ROM address map

| $\mathrm{PCL}$ |  | Page designation |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 |  |  |  |  | 1 |  |  |  |  | 2 |  |  |  | 3 |  |  |  |  | 4 |  |  |  |  | 5 ............ 13 | 14 |  |  |  | 15 |  |  |  |
| Bit des | gnation | 87 | 65 | [4] 3 | 321 | 108 | 8776 | ${ }_{6} 514$ | 54432 | 210 | 08 | 876 | 655 | 432 | 2110 | 088 | $76 \mid 5$ | $55_{4} 3$ | 3\|211 | 108 | 8716 | 65 | 432 | 210 |  | $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots$ | 87 | 76.5 | $5{ }_{5} 4$ 3 3 | 321 | \| 88 | 716\|5 | 54.3 | 3210 |
|  | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | .......................... |  |  |  |  |  |  |  |  |
|  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ......................... |  |  |  |  |  |  |  |  |
|  | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | .. .............................. |  |  |  |  |  |  |  |  |
|  | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ............................... |  |  |  |  |  |  |  |  |
|  | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | .................................. |  |  |  |  |  |  |  |  |
|  | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | .................................. |  |  |  |  |  |  |  |  |
|  | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | .............................. |  |  |  |  |  |  |  |  |
|  | 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ............................. |  |  |  |  |  |  |  |  |
|  | $\begin{gathered} 9 \\ \vdots \\ \vdots \\ \vdots \\ \vdots \\ 120 \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 121 |  |  |  |  |  |  |  |  |  |  |  |  | $11$ |  |  |  |  |  |  |  |  |  |  |  | .............................. |  |  |  |  |  |  |  |  |
|  | 122 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | .............................. |  |  |  |  |  |  |  |  |
|  | 123 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots$ |  |  |  |  |  |  |  |  |
|  | 124 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ............................... |  |  |  |  |  |  |  |  |
|  | 125 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | .................................. |  |  |  |  |  |  |  |  |
|  | 126 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 127 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\ldots$ |  |  |  |  |  |  |  |  |

## RAM Address Map

One word of the RAM is 4 bits, and the total capacity of the RAM is 128 words $\times 4$ bits. The address is designated by the data pointer; the most significant bit of the data pointer is designated register $Z$, while the next two bits are designated register $X$ and the least significant four bits register $Y$. The address map of the RAM is shown in Fig. 2.

It is considered that there are 8 files (FO~F7) in the RAM, and each file is composed of 16 words $\times 4$ bits.

It would be convenient to use a file as a register of 16 digits. These files are designated by the registers $Z$ and X .

## Instructions

TAM, XAM, XAMD, and XAMI,
can serve to change the file assignment by the value of the $j$-modifier after the execution of the instruction, so that these instructions are useful to program for shifting and transferring the data between files.

Fig. 2 RAM address map

| File designation | Register Z | 0 |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Register X | 0 |  |  | 1 |  |  |  | 2 |  | 3 |  |  |  | 0 |  |  | 1 |  |  | 2 |  |  | 3 |  |  |
| File name |  | F0 |  |  | F1 |  |  | F2 |  |  | F3 |  |  |  | F4 |  |  | F5 |  |  | F6 |  |  | F7 |  |  |
| Bit designation |  | , | 21 | 10 | 3 | 21 | 0 | 3 | I | 1 | 3 | 2 | 1 | 0 | 32 |  | 10 | 3 | 21 | 0 | T | 1 | - |  | 2 | 10 |
|  | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 13 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

MITSUBISHI MICROCOMPUTERS
M58840-XXXP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

## A-D CONVERSION CIRCUIT

The following functional blocks are implemented in the A/D conversion circuit. Its diagram is shown in Fig. 3.

## Comparators

Each comparator is composed of a single-channel MOS circuit employing chopper-type amplification. All input signals $V_{K(Y)} \quad($ where, $\quad(Y)=0 \sim 14)$ from port $K$ are compared with the $V_{\text {ref }}$ from the $D-A$ converter by these comparators.

## Register J

Register J is composed of fifteen 1-bit registers, and the comparison results of each comparator are stored simultaneously in all the 1-bit registers.

The value of comparison is;
$" 1$ ", when $\left|V_{\text {ref }}\right|>\left|V_{K(Y)}\right|$, and
" 0 ", when $\left|V_{\text {ref }}\right|<\left|V_{K(Y)}\right|$,
where $(\mathrm{Y})$ represents bit position in register $J$ which is designated by register Y.

Each bit of these comparison results can be checked by the instruction SZJ.

## Register A

This register is a 4-bit accumulator which is designed to be the center of major data-processing functions of the microcomputer, performing functions such as arithmetic, control and I/O operations.

## Register H-L

The two 4-bit registers H and L are capable of transferring and exchanging data to/from register A . The 8 -bit digital data for the D-A converter is transferred from these, the high-order four bits from H and the low-order four bits from L.

## Register C

This 3-bit register is a counter which is used to designate bit positions in the register H-L.

## D-A Converter

The D-A converter converts the digital value stored in register $H-L$, referencing with the external reference voltage $\mathrm{V}_{\text {REF }}$ applied from the terminal $\mathrm{V}_{\mathrm{REF}}$, to the analog value of the internal reference voltage $V_{\text {ref }}$.

The theoretical value of the internal reference voltage $V_{r e} f$ is expressed with the following equations;

$$
\begin{gathered}
V_{\text {ref }}=\frac{n-0.5}{256} \times V_{\text {REF }} \text { where, } n=1,2, \cdots \cdots 255 \\
V_{\text {ref }}=0 V \text { where, } n=0
\end{gathered}
$$

The value n is the contents of the register H-L.

## A-D CONVERSION ALGORITHMS

The A-D conversion on the M58840-XXXP chip, uses one of two conversion algorithms, successive approximation or sequential comparison. The choice is made by program.

## Successive Approximation

In this algorithm register H-L is first cleared, and in most significant bit (MBS) is set to " 1 ". Then the analog input signal $V_{K(Y)}$ is compared with the internal reference voltage $V_{r e f}$, and if $\left|V_{K(Y)}\right|$ is smaller than $\left|V_{r e f}\right|$, the data is unchanged. If $\left|V_{K(\gamma)}\right|$ is greater than $\left|V_{r e f}\right|$, the compared bit is reset to " 0 ", and the next bit is set to " 1 ". The same procedure is repeated until the least significant bit (LSB) is compared. The 8-bit digital value which is converted from the analog value of the input signal is stored in register H-L.

With this method, the conversion time is constant regardless of the signal level of the analog input, and is therefore suitable for detecting rapid variable analog signals or detecting different analog values of multichannels. Time required for 8 -bit A/D conversion is about 0.6 ms at 600 kHz .

## Sequential Comparison

In this algorithm, the analog input signal $V_{K(Y)}$ is compared with the internal reference voltage $\mathrm{V}_{\text {ref }}$. As a result, if $\left|V_{K(Y)}\right|$ is greater than $\left|V_{r e f}\right|$, the contents of register $\mathrm{H}-\mathrm{L}$ is incremented by one, and if $\left|\mathrm{V}_{\mathrm{K}(\mathrm{Y})}\right|$ is smaller than $\left|V_{K(Y) \mid}\right|$, it is decremented by one. The same procedure is repeated until such a time that the data is increased and decreased alternately. Then the 8 -bit digital value which is converted from the analog value of the input signal is stored in register H-L.

This method is suitable for applications where variation of analog value is already known to be small and conversion speed is faster than the Successive Approximation Algorithm. However, considerable conversion time is required to find the initial value.

Fig. 3 A/D conversion circuit block diagram


## CLOCK GENERATION CIRCUIT

The clock pulse is easily generated by connecting an external CR circuit or IF ceramic filter between the pins $X_{\text {IN }}$ and Xout, because a clock generation circuit is contained on the chip. In case the clock signal is to be supplied from an external source, the clock oscillation source should be connected to pin $\mathrm{X}_{\mathrm{IN}}$, leaving pin $X_{\text {out }}$ open. Examples of such circuits are shown in Fig. 4~6.
Fig. 4 Externally provided
Fig. 5 Ceramic filter circuit CR circuit


Fig. 6 External synchronization circuit

| $\begin{aligned} & \left\lvert\, \begin{array}{c} M 58840 \\ -X X X P \\ X_{I N} X_{O U T} \end{array}\right. \\ & 34 \mid 33 \\ & \text { EXTERNAL } \quad 0 \mathrm{~V} \text { UUU } \\ & \text { OSCILLATION }-15 \mathrm{~V} \text { UTRUIT } \\ & \text { CIRCU } \end{aligned}$ |  |
| :---: | :---: |
|  |  |
|  |  |

## INTERRUPT

The flag INTE is a 1-bit flip-flop used to control interrupt operation. When an interrupt request signal is applied to the pin INT while the interrupt is enabled, the INTE is reset to disable further interrupt, after which the program jumps from the main program to address 0 of page 12, where the interrupt program is stored. When the interrupt routine is executed, one of the three stack registers is used for the interrupt, leaving the other two stack registers available for subroutines.

After the interrupt routine is completed the program will return to the main program using the instruction RTI, but it is necessary to be sure to save the contents of the registers-such as the data pointer DP, register A, carry flag CY and other registers that might be used in the interrupt program-by means of a program that is executed at the start of the interrupt program, and also be sure to restore those data to the respective flags and registers at the end of the interrupt program before the RTI instruction is executed.

When an interrupt request signal is applied, the internal state of the microcomputer is changed as follows:
(1) Program counter

Current address of the main program is stored in a stack register, and address 0 of page 12 is set in the program counter.
(2) Interrupt flag INTE

The flag INTE is reset to disable further interrupts. The disable state will continue even after the program has returned from the interrupt routine to the main program by the instruction RTI. It can be released only when the flag INTE is set to " 1 ". When the instruction INTH has been executed, interrupt is
enabled with the high-level INT signal input. The interrupt is not enabled as long as the interrupt request signal INT remains high-level. But interrupt will be enabled as soon as the interrupt request signal INT is turned to high-level after it has once been changed to low-level.
(3) Skip flags

Skip flags are provided to discriminate skip instructions and consecutively described skip instructions.
Each flag has its own stack within which the skip condition is retained.

## POWER-ON RESET FUNCTION

When the power is turned on, and the power-on signal applied to the power supply terminal $V_{\text {DD }}$ meets with the requirement described in Fig. 7, the microcomputer is reset by the internally provided automatic reset circuit. The reset operation is automatic, and the program counter is set to address 0 of page 0 , where the program will start. After the power-on reset function is activated, the following functions are initialized:
(1) The program counter is set to address 0 of page 0 ( PC ) $\leftarrow 0$.
(2) Interrupt mode is in the interrupt disable state $(I N T E) \leftarrow 0$. This is the same state as when the instruction DI is executed.
(3) Turning the interrupt request signal INT to high-level produces the interrupt enable state, the same condition as when instruction INTH is executed.
(4) All outputs of the port $S$ are cleared to low-level. (S) $\leftarrow 0$
(5) All outputs of the port $D$ are cleared to low-level. (D) $\leftarrow 0$
(6) The carry and data pointer selector CPS is reset to 0 to designate the DP and CY side. (CPS) $\leftarrow 0$
In the event that the power-on reset function cannot be operated satisfactorily due to the inadequate rising characteristics of the power supply, the same perfect power-on reset function can be obtained by applying such a waveform as shown in Fig. 7 to the external reference voltage input $V_{\text {ref }}$. If $\mathrm{V}_{\text {REF }}$ is kept high for more than 50 ms after $\mathrm{V}_{\mathrm{DD}}$ has turned low, the microcomputer will be reset. The program is then ready to start from address 0 as soon as $\mathrm{V}_{\text {ref }}$ is turned low ( -7 V ).

Fig. 7 Power-on reset signal


## TEST TERMINAL

Even though the pin $\overline{\mathrm{T}_{4}^{\prime}}$ is provided for timing output from the internal logic of the LSI, it is not required for the operation of the microcomputer, so that it should be connected with the pin Vss (OV). The pin CNVss should also be connected with the pin Vss (OV).

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

## METHOD OF MASKING DESIGNATION

The following items can be specified by a customer for programming and masking the microcomputer M58840XXXP:
(1) ROM data: 2048 words $\times 9$ bits
(2) Output S PLA data: 16 outputs $\times 8$ bits
(3) Skip conditions for the instruction XAMI: 4 bits
(4) Load resistors and discharging transistors for the port K: 15 inputs
When the above specifications have been supplied, an automatic mask design program for the single chip microcomputer generates the following in order to meet the customer's specifications accurately and promptly:
(1) The plotter instructions for automatic mask specification.
(2) A check list for verifying that the customer's specifications have been met correctly.
(3) A test program to assure that the production microcomputers meet specifications.

## ROM Data

Data to be stored in the ROM is a program of 2048 words $\times 9$ bits. This program should be supplied in one of the following three formats:
(1) MELPS 4 source program.
(2) MELPS 4 absolute object program in Takeda format.
(3) MELPS 4 absolute object program in Minato format.

The source program should be prepared in the assembly language provided for the MELPS 4 cross assembler. The object program should be prepared in hexadecimal format applicable for the PROM writer, and be separated in blocks of 1024 bytes each. In other words, the object program should be separated into two sections, each having 1024 words of the object program containing the low-order 8 bits of the program, and another two sections of the program, each having 1024 words of the object program containing the high-order 1 bit of the program. This is the same procedure as in evaluating the program with the M5L2708S EPROM using the PCA0401 MELCS 4 system evaluation computer. It has format interchangeability with Takeda Riken and Minato Electronics PROM writer tapes. These object programs can be prepared automatically by using the MELPS 4 PROM writer tape generation program.

## Source Program Format and Medium

The source program should be prepared in MELPS 4 assembly language.

Punched card: 80 columns/line (equivalent to the IBM punched card). Character codes should be in Hollerith code and the cards compatible with the IBM 029 key punch.
Paper tape: 8 -channel, 25.4 mm width. Character codes should be in ASCII code with even parity.

## Object Program Format and Medium

The object program should be prepared in absolute format
and be separately prepared in blocks of 1024 bytes in hexadecimal format.

MELPS 4 Takeda format: Interchangeable with Takeda Riken's PROM writer tape format.
MELPS 4 Minato format: Interchangeable with Minato Electronics' PROM writer tape format.
Paper tape: 8 -channel, 25.4 mm width. Character codes should be in ASCII code with even parity.

## Output S PLA Data

The S PLA is a mask-programmable logic array which, on the basis of 4-bit data from register A, generates an 8-bit output for the I/O port S or register E . The desired output levels of the outputs $\mathrm{S}_{0} \sim \mathrm{~S}_{7}$ of port S should be specified by using "H" (high-level: OV) or "L" (low-level: -33V) corresponding to the 16 possible inputs (contents of register A 0~15). For the code specification form, refer to the output S PLA code list in the data sheet prepared for the MELPS 4 system evaluator device M58842S.

## Skip Condition for the Instruction XAMI

Standard products (the single-chip 4-bit microcomputer M58840-XXXP and the MELPS 4 system evaluator device M58842S) are designed to skip the next instruction when $(Y)=15$ before execution,

$$
\begin{aligned}
& (A) \leftrightarrows(M(D P)), \text { and } \\
& (Y) \leftarrow(Y)+1 .
\end{aligned}
$$

Finally the next instruction is executed or skipped depending on the initial contents of ( Y ). Because of this function, the test instruction SEY $n$, which tests $(Y)=n$, may be eliminated to reduce program steps when $(Y)=15$.

As an optional feature any of the following skip conditions may be substituted for the condition $(Y)=15$. This feature is useful for handling data of various lengths by providing a number of small capacity registers within the files.

Mask designation codes for the optional skip condition should be specified with one of the following 4-bit binary numbers.

Mask designation $\quad Y$ values that will cause a skip of
code
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111

$$
\begin{aligned}
& \text { the next instruction } \\
& (Y)=0,1,2 \cdots \cdots 15 \\
& (Y)=1,3,5,7,9,11,13,15 \\
& (Y)=2,3,6,7,10,11,14,15 \\
& (Y)=3,7,11,15 \\
& (Y)=4,5,6,7,12,13,14,15 \\
& (Y)=5,7,13,15 \\
& (Y)=6,7,14,15 \\
& (Y)=7,15 \\
& (Y)=8,9,10,11,12,13,14,15 \\
& (Y)=9,11,13,15 \\
& (Y)=10,11,14,15 \\
& (Y)=11,15 \\
& (Y)=12,13,14,15 \\
& (Y)=13,15 \\
& (Y)=14,15 \\
& (Y)=15
\end{aligned}
$$

The standard mask designation code is 1111.

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER 

Method of Masking Designation for XAMI Skip Conditions


## Load Resistors for the Input Port K

Load resistors for input lines of the port $K$ can be provided on the M58840-XXXP chip as an optional feature. An enhancement-type MOS transistor, whose resistance is $100 \sim 200 \mathrm{k} \Omega$, is used for the load resistors. But this load resistor is not provided on the M58842S MELPS 4 system evaluation device. Mask designation format details for this option can be found in the masking confirmation sheet.

## Discharging Transistors for the Input Port K

Discharging transistors for input lines of the port $K$ can be provided on the M58840-XXXP as an optional feature. These discharging transistors are necessary when the capacitive touch panel is used. They are internally contained, and all of the input lines of the port $K$ on the M58842S system evaluation device have been provided with these transistors.

Mask designation format details for this option can be found in the masking confirmation sheet.

## Materials Required with Order

The following information should be given when the masking is ordered:
(1) MELPS 4 masking confirmation sheet.
(2) ROM data: one set of the program should be prepared when punched cards are to be used, but two copies are required if punched paper tape is to be used.
(3) Output S PLA data: punched cards or listed on the confirmation sheet.
(4) Skip condition for the instruction XAMI: punched cards or listed on the confirmation sheet.
(5) Load resistors for input port K: punched cards or listed on the confirmation sheet.
(6) Discharging transistors for input port K: punched cards or listed on the confirmation sheet.

MITSUBISHI MICROCOMPUTERS
M58840－XXXP

## SINGLE－CHIP 4－BIT MICROCOMPUTER WITH 8－BIT A／D CONVERTER

## BASIC TIMING CHART



Note 1：$\overline{\boxed{X X}}$ indicates invalid signal input．

INSTRUCTION FETCH TIMING


Note 2 ：Instruction fetch time can differ depending on the types of the instructions．
3 ：The instruction which was fetched in the preceding cycle is executed．
4 ：The execution of the instruction and addressing of ROM and RAM are performed simultaneously．

I／O INSTRUCTION EXECUTION TIMING

| \＄x－m | chine cycle | Mi |  |  |  |  |  | $M_{i+1}$ |  |  |  |  |  | Mi＋2 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Signal name Signal symbol State |  | T1 | T2 | T3 | T4 | T5 | T6 | T1 | T2 | T3 | T4 | T5 | T6 | T1 | T2 | T3 | T4 | T5 | T6 |
| Port D output | $\begin{aligned} & \hline \mathrm{D}_{0} \sim \mathrm{D}_{10} \\ & \text { (Output) } \end{aligned}$ |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  |  |  |
| Port D input | $\underset{(\text { Input })}{\mathrm{D}_{0} \sim \mathrm{D}_{1} 10}$ | $x \times$ |  |  | $\Delta x$ |  | $8$ | $x$ | － | $\times$ | － | $\triangle$ | ， | X | V | $\overline{8}$ | XX | ＜ | $180$ |
| Port S output | $\begin{gathered} \mathrm{S}_{0} \sim \mathrm{~S}_{7} \\ \text { (Output) } \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Port S input | $\underset{\text { (Input) }}{\mathrm{S}_{0}-\mathrm{S}_{7}}$ | $88$ | 8 |  | 入 |  | $8$ | $\triangle$ | 8 | 8 | 88 | 88 | 8 | $\Delta x$ | － | Q | $8 \times 8$ | X | 888 |
| Port K input | $\mathrm{K}_{0}-\mathrm{K}_{14}$ | $80$ |  | $8$ |  |  |  | 入 |  |  | 入 | X |  | Q 8 | $\times$ | 8 | XVX | $\triangle$ | $0 \times x$ |
| Instruction CPA is in execution Instruction CPAS |  |  |  | $-(\text { Not }$ |  |  |  |  |  |  |  | （Note 6 |  |  |  |  |  |  | （Note 7） |
| is in execution <br> Instruction CPAE <br> is in execution |  |  |  | Not |  |  |  |  |  |  |  | （Note 6 |  |  |  |  | （Note 9） |  | （Note 8） |

Note 5 ：By short－circuiting port K inputs with the $\mathrm{V} s \mathrm{~s}(\mathrm{OV})$ ，capacitance connected to the port K input is discharged．
6 ：Analog value applied to port $K$ inputs is maintained to be compared with the reference voltage Vref
7 ：Analog value applied to port $K$ inputs is read until the next CPA or CPAS instruction is executed．
8 ：The state of Note 6 is maintained until an instruction CPAE is executed，during which time the analog value applied to port K is not read．This time should be less than $100 \mu$ s to assure the accuracy of the A／D conversion．
$9:$ The condition of Note 8 is released．

BRANCH AND SUBROUTINE CALL INSTRUCTION EXECUTION TIMING


Note 10: For instructions BA, BMA, BLA and BMLA in the preceding cycle of the execution of the instruction B, BM, BL and BML, respectively, extra period is added, in which the flag is set to replace the low-order 4 bits of the program counter with the contents of the register $A$.

## INTERRUPT EXECUTION TIMING



Note 11 : When the instruction executed in the machine cycle $M_{i+1}$ is not a BA, BMA, BL, BML, BLA or BMLA instruction, the interrupt takes effect at the next state $\mathrm{T}_{1}$ without executing $\left(P C_{L}\right) \leftarrow\left(P C_{L}\right)+1$

MITSUBISHI MICROCOMPUTERS
M58840-XXXP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER



MITSUBISHI MICROCOMPUTERS M58840-XXXP

| Tape of instruction | Mnemonic | - Instruction code ${ }^{\text {a }}$ |  |  |  | Functions | $\begin{aligned} & \text { Skip } \\ & \text { conditions } \end{aligned}$ | 年 | Description of operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  | B xy | $1 \mathbf{1 x x x y y y y}$ | 1 | 1 | 1 | (PCL) $-16 x+y$ | - | $\times$ | Jumps to address $x y$ of the current page |
|  |  |  |  |  |  | (PCH) $\leftarrow 15 .(\mathrm{PCL}) \leftarrow 16 x+y$ |  |  | Jumps to address xy on page 15 when executed, provided that none of instructions RT, RTS, BL, BML, BLA, or BMLA was executed after execution of instruction BM or BMA. |
|  | BL pxy | $\begin{array}{llllllll} 0 & 0 & 1 & 1 & 1 & p p p p \\ 1 & 1 & x & x & x & y & y & y \end{array}$ | $\begin{aligned} & 07 p \\ & 188 \\ & \hline \end{aligned}$ | 2 | 2 | $\begin{aligned} & (P \mathrm{PH}) \leftarrow \mathrm{P} \\ & (\mathrm{PCL}) \leftarrow 16 x+y \end{aligned}$ | - | x | Jumps to address xy of page p. |
|  | BA $\times$ x | $\begin{aligned} & 000000001 \\ & 1.1 \times x \times x \times x x \end{aligned}$ | $\begin{array}{lll} 0 & 0 & 0 \\ 1 & 8 \\ 1 & 8 \\ x \end{array}$ | 2 | 2 | (POL) $-16 \mathrm{x}+$ (A) | - | $\times$ | Jumps to address $\mathrm{x}(\mathrm{A})$ of the current page. |
|  |  |  |  |  |  | ( PG н) $\leftarrow 15 .(\mathrm{PCL}) \leftarrow 16 \mathrm{x}+(\mathrm{A})$ |  |  | Jumps to the address $\times(A)$ of page 15 provided that none of instructions. RT, RTS, BL. BML, BLA or BMLA was executed after execution of instruction BM or BMA. |
|  | BLA pxX | $\begin{array}{lllllllll} \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 1 & 1 & p & p & p & p \\ 1 & 1 & x & x & x & x & x & x & x \end{array}$ | $\begin{array}{lll} 0 & 0 & 1 \\ 0 & 7 & 0 \\ 1 & 8 & 0 \\ 1 & 8 \\ & x \\ x \end{array}$ | 3 | 3 | $\begin{aligned} & (P G H) \leftarrow P \\ & (P G L) \leftarrow 16 x+(A) \end{aligned}$ | - | x | Jumps to the address $\times(A)$ of page $p$. |
|  | BM xy | $10 \times x x y y y$ | $1 \times y$ | 1 | 1 | $\begin{aligned} & (\text { SK2 }) \leftarrow(\text { SK } 1) \leftarrow(\text { SKO }) \leftarrow(P G) \\ & (P C H) \leftarrow 14, \quad(P C L) \leftarrow 16 x+y \end{aligned}$ | - | x | Calls for the subroutine starting at address $x \times$ on page 14. |
|  |  |  |  |  |  | (PCH) $\leftarrow 14 .(\mathrm{PGL}) \leftarrow 16 \mathrm{x}+\mathrm{y}$ |  |  | Jumps to address xy of page 14 provided that none of instructions RT, RTS. BL, BML. BLA or BMLA was executed after the execution of instructions BM or BMA. |
|  | BML pxy | $\begin{array}{lllllllll} \hline 0 & 0 & 1 & 1 & 1 & p & p & p \\ 1 & 0 & x & x & y & y & y \\ \hline \end{array}$ | $\begin{aligned} & \hline 0 \\ & \hline \end{aligned} \mathbf{p},$ | 2 | 2 | $\begin{aligned} & \text { (SK2) }-(\text { SK } 1) \leftarrow(\text { SKO }) \leftarrow(\mathrm{PC}) \\ & (\mathrm{PGH}) \leftarrow \mathrm{P} .(\mathrm{PCL}) \leftarrow 16 x+y \end{aligned}$ | - | $\times$ | Calls for the subroutine starting at address $\times x$ of page $p$. |
|  | BMA $\times X$ | $\begin{array}{llllllllll} \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & x & x & x & x & x & x \end{array}$ | $\begin{array}{lll} \hline 0 & 0 & 1 \\ 1 & \times & x \end{array}$ | 2 | 2 | $\begin{aligned} & \text { (SK2) }-(\mathrm{SK} 1)-(\mathrm{SKO}) \leftarrow(\mathrm{PC}) \\ & (\mathrm{PCH}) \leftarrow 14 . \quad(\mathrm{PCL}) \leftarrow 16 \mathrm{x}+(\mathrm{A}) \end{aligned}$ | - | x | Calls for the subroutine starting at address $\times(A)$ of page 14. |
|  |  |  |  |  |  | (PCH)↔14. $(P \mathrm{PCL}) \leftarrow 16 x+(A)$ |  |  | Jumps to address $\times(A)$ of page 14 provided that none of instructions RT, RTS, BL. BML, BLA, or BMLA was executed after the execution of instructions BM or BMA. |
|  | $\underset{\mathbf{p x X}}{\text { BMLAA }}$ | $\begin{array}{llllllllll} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 1 & 1 & p & p & p & 0 \\ 1 & 0 & x & x & x & x & x & x & x \end{array}$ | $\begin{array}{lll} 0 & 0 & 1 \\ 0 & 7 & p \\ 1 & \times & \\ \hline \end{array}$ | 3 | 3 | $\begin{aligned} & (S K 2) \leftarrow(S K 1) \leftarrow(S K 0) \leftarrow(P G) \\ & (P C H) \leftarrow P,(P C L) \leftarrow 16 x+(A) \end{aligned}$ | - | x | Calls for the subroutine starting at address $\times(A)$ of page $p$. |
| E E | RTI | 001000110 | 046 | 1 | 1 | $\begin{array}{\|l\|} \hline(P \mathrm{PC}) \leftarrow(S K O) \leftarrow(S K 1) \leftarrow(S K 2) \\ \text { Resets interrupt flip-flop } \\ \hline \end{array}$ | - | $\times$ | Returns from interrupt routine to main routine. The internal flipflop is restored to the value held immediately before the interrup |
|  | RT | 001000100 | 044 | 1 | 1 | (PC) $\leftarrow(\mathrm{SKO}) \leftarrow(\mathrm{SK} 1) \ldots(\mathrm{SK} 2)$ | - | $\times$ | Returns to the main routine from the subroutine. |
|  | RTS | 001000101 | 045 | 1 | 2 | (PC) $-(\mathrm{SKO}) \leftarrow(\mathrm{SK} 1) \leftarrow(\mathrm{SK} 2)$ | Unconditional skip | $\times$ | Returns to the main routine from the subroutine, and unconditionally skips the next instruction. |
|  | $\begin{array}{\|l\|} \hline \text { SD } \\ \text { RD } \\ \text { SZD } \end{array}$ | 0 00010101  <br> 0 00010100  <br> 0 0010 1011 | $\begin{array}{lll\|} \hline 0 & 1 & 5 \\ 0 & 1 & 4 \\ 0 & 2 & 8 \end{array}$ | 1 1 | 1 2 1 | $\begin{array}{r} (D(Y)) \leftarrow 1, \text { where, }(Z)=1 .(Y)=0 \sim 10 \\ (D(Y)) \leftarrow 0, \text { where, }(Z)=1,(Y)=0 \sim 10 \\ \text { where, }(Z)=1,(Y)=0 \sim 10 \end{array}$ | $(D(Y))=0$ | $\times$ $\times$ $\times$ $\times$ | Sets the bit of port $D$ that is designated by register $Y$, when the contents of register Z are 1 . <br> Resets the bit of port D that is designated by register Y , when the contents of register $Z$ are 1 . <br> Skips the next instruction if the contents of the bit of port $D$ that is designated by register Y are 0 and the contents of register $Z$ are 1. |
|  | $\begin{aligned} & \text { OSAB } \\ & \text { OSPA } \end{aligned}$ | $\begin{array}{lllllllllll} 0 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 & 1 \end{array}$ | $\left\|\begin{array}{lll} 0 & 18 \\ 0 & 1 & 1 \\ 0 \end{array}\right\|$ | 1 | 1 | $\begin{aligned} & \left(S_{7} \sim S_{4}\right) \leftarrow(B),\left(S_{3} \sim S_{0}\right) \leftarrow(A) \\ & \left(S_{7} \sim S_{0}\right) \leftarrow \text { through PLA } \leftarrow(A) \end{aligned}$ |  |  | Outputs contents of registers $A$ and $B$ to port $S$. <br> Decodes contents of register A by PLA and the result is output |
|  | $\begin{aligned} & \text { OSE } \\ & \text { IAS } \end{aligned}$ | $\begin{array}{llllllllll} 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 \\ 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 \end{array}$ | $\left\|\begin{array}{rrr} 0 & 0 & B \\ 0 & 5 & 4 \\ & + \\ & & i \end{array}\right\|$ | 1 | 1 | $\begin{aligned} & (S) \leftarrow(E) \\ & i=0:(A) \leftarrow\left(S_{7} \sim S_{4}\right) \\ & i=1:(A) \leftarrow\left(S_{3} \sim S_{0}\right) \end{aligned}$ |  | $\times$ | to port S. <br> Outputs contents of register E to port S. <br> Transfers from port S to register A. The high-order four bits of port $S$ are transferred when the value of $i$ in the instruction is 0 . or the low-order four bits are transferred whien the value of $i$ is 1 . |
|  | CLD | 0000010011 | ${ }_{0}^{0} 13$ | 1 | 1 | (D) $\leftarrow 0$ |  | $\times$ | Clears port D. |
|  | $\begin{array}{\|l\|l} \hline \text { CLS } \\ \text { cLDS } \end{array}$ | $\begin{array}{lllllllllll} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \end{array}$ | $\begin{array}{lll} 0 & 10 \\ 0 & 11 \\ \hline \end{array}$ | 1 | 1 | $\begin{array}{lll} \begin{array}{ll} \text { (S) } 50 & \\ (0) \leftarrow 0 & \text { (S }) \leftarrow 0 \end{array} \\ \hline \end{array}$ |  | x <br> x <br> x | Clears port S. <br> Clears ports S and D. |
|  | $\begin{array}{\|l\|l\|l\|l\|} \hline \text { EI } \\ \hline \end{array}$ | $\begin{array}{llllllllll} \hline 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \end{array}$ | $\begin{array}{lll} 0 & 0 & 5 \\ 0 & 0 & 4 \end{array}$ | 1 | 1 | $\begin{aligned} & (\text { INTE }) \leftarrow 1 \\ & (I N T E) \leftarrow 0 \end{aligned}$ |  | ¢ x | Sets interrupt flag INTE to enable interrupts. Resets interrupt flag INTE to disable interrupts. |
| 를 | INTH | 000000110 | 006 | 1 | 1 | (INTP)-1 |  | $\times$ | Sets interrupt polarity flag INTP to enable interrupts when the interrupt request signal is turned high |
| 든 | Intl | 000000111 |  | 1 | 1 | $(\mathbb{N T P}$ ) $\leftarrow 0$ |  | $\times$ | Resets interrupt polarity flag INTP to enable interrupts when the interrupt request signal is turned low. |
| Misc | NOP | 000000000 | 000 | 1 | 1 | $(P C) \leftarrow(P C)+1$ |  | $\times$ | No operation |


| Symbol | Contents | Symbol | Contens | Symbol | Contents |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | 4-bit register (accumulator) | Sko | 11-bit stack register | INTE | Interrupt enable flag |
| B | 4 -bit register | SK1 | 11-bit stack register | INTP | Interrupt polarity flag |
| c | 3-bit register | SK2 | 11-bit stack register | INT | Interrupt request signal |
| E | 8 -bit register | cr | 1-bit carry flag | $\leftarrow$ | Shows direction of data flow |
| H | 4 -bit register | xx | 2 -bit binary variable | ( ) | Indicates contents of the register, memory, etc. |
| $J$ | 15 -bit register | yyyy | 4 -bit binary variable | $\forall$ | Exclusive OR |
| L | 4-bit register | z | 1 -bit binary variable | - | Negation |
| x | 2-bit register | nnnn | 4 -bit binary constant | $x$ | Indicates flag is unaffected by instruction execution |
| Y | 4-bit register | i | 1-bit binary constant | xy | Label used to indicate the address $\times \times \mathrm{my}$ |
| z | 1 -bit register | ii | 2-bit binary constant | pxy | Label used to indicate the address $\times \times y y$ of page pppp. |
| DP | 7-bit data pointer, combination of registers, $Z, X$ and $Y$. | xxxx | 4-bit unknown binary number | cPs | Indicates which data pointer and carry are active. |
| $\mathrm{PCH}_{\mathrm{H}}$ | The high-order four bits of the program counter. | D | 11-bit port |  | Hexadecimal number $\mathrm{C}+$ binary number x . |
| PC PC | The low-order seven bits of the program counter. <br> 11-bit program counter, combination of $\mathrm{PCH}_{H}$ and. $\mathrm{PC}_{L}$ | K | 15-bit port 8-bit port |  |  |

## M58840-XXXP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

## LIST OF INSTRUCTION CODES

|  |  |  | 00001 | 00010 | 00011 | 00100 | 00101 | 00110 | 00111 | 01000 | 01001 | 01010 | 01011 | 01100 | 01101 | 01110 | 01111 | $\begin{array}{\|cc\|} \hline 1 & 0000 \\ 1 & 0 \\ 1 & 0111 \end{array}$ | $\begin{array}{cc} 1 & 1000 \\ 1 & 1 \\ 1 & 1111 \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0 A | 0 B | 0 C | 0 D | 0 E | 0 F | 10~17 | 18-1 F |
| 0000 | 0 | NOP | CLS | $\begin{gathered} \text { SZB } \\ 0 \end{gathered}$ | $\begin{gathered} \text { SEY } \\ 0 \end{gathered}$ | LCPS <br> 0 | CPAE | $\begin{gathered} \text { XAM } \\ 0 \end{gathered}$ | BL BML | - | - | $\begin{aligned} & A \\ & 0 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 0 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 0,0 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,0 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,0 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3,0 \end{gathered}$ | BM | B |
| 0001 | 1 | $\begin{array}{\|c\|} \hline \text { BA } \\ \text { BMA } \\ \text { BLA } \\ \text { BMLA } \\ \hline \end{array}$ | OLDS | $\begin{gathered} \text { SZB } \\ 1 \end{gathered}$ | $\begin{gathered} \text { SEY } \\ 1 \end{gathered}$ | $\begin{array}{\|c} \text { LCPS } \\ 1 \end{array}$ | CPAS | $\begin{gathered} \text { XAM } \\ 1 \end{gathered}$ | BL BML | - | - | A | $\begin{gathered} \text { LA } \\ 1 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 0,1 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,1 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,1 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3,1 \end{gathered}$ | BM | B |
| 0010 | 2 | INY | * | $\begin{gathered} \text { SZB } \\ 2 \end{gathered}$ | $\begin{gathered} \text { SEY } \\ 2 \end{gathered}$ | SHL | RHL | $\begin{gathered} \text { XAM } \\ 2 \end{gathered}$ | BL BML | - | - | A | $\begin{gathered} \text { LA } \\ 2 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 0,2 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,2 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,2 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3,2 \end{gathered}$ | BM | B |
| 0011 | 3 | DEY | CLD | $\begin{gathered} \text { SZB } \\ 3 \end{gathered}$ | $\begin{gathered} S E Y \\ 3 \end{gathered}$ | - | - | $\begin{gathered} \text { XAM } \\ 3 \end{gathered}$ | BL <br> BML | - | - | A | $\begin{gathered} \text { LA } \\ 3 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 0,3 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,3 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,3 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3,3 \end{gathered}$ | BM | B |
| 0100 | 4 | DI | RD | * | $\begin{gathered} \text { SEY } \\ 4 \end{gathered}$ | RT | $\begin{gathered} \text { IAS } \\ 0 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 0 \end{gathered}$ | BL BML | - | - | $\begin{aligned} & A \\ & 4 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 4 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 0,4 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,4 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,4 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3,4 \end{gathered}$ | BM | B |
| 0101 | 5 | EI | SD | * | $\begin{gathered} \text { SEY } \\ 5 \end{gathered}$ | RTS | $\begin{gathered} \text { IAS } \\ 1 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 1 \end{gathered}$ | BL BML | - | - | $\begin{gathered} A \\ 5 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 5 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 0,5 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,5 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,5 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3,5 \end{gathered}$ | BM | B |
| 0110 | 6 | INTH | TEPA | SEAM | $\begin{gathered} \text { SEY } \\ 6 \end{gathered}$ | RTI | * | $\begin{gathered} \text { TAM } \\ 2 \end{gathered}$ | BL <br> BML | - | - | A | $\begin{gathered} \text { LA } \\ 6 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 0,6 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,6 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,6 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3,6 \end{gathered}$ | BM | B |
| 0111 | 7 | INTL | OSPA | * | $\begin{gathered} \text { SEY } \\ 7 \end{gathered}$ | * | LC7 | $\begin{gathered} \text { TAM } \\ 3 \end{gathered}$ | BL BML | - | - | A | $\begin{gathered} \text { LA } \\ 7 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 0,7 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,7 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,7 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3,7 \end{gathered}$ | BM | B |
| 1000 | 8 | CPA | XAL | * | $\begin{gathered} \text { SEY } \\ 8 \end{gathered}$ | RC | XAH | $\begin{gathered} \text { XAMD } \\ 0 \end{gathered}$ | BL BML | - | - | $\begin{gathered} \text { A } \\ 8 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 8 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 0,8 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,8 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,8 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3,8 \end{gathered}$ | BM | B |
| 1001 | 9 | DEC | TLA | SZJ | $\begin{gathered} \text { SEY } \\ 9 \end{gathered}$ | Sc | THA | XAMD <br> 1 | BL BML | - | - | $\begin{gathered} A \\ 9 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 9 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 0,9 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,9 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,9 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3,9 \end{gathered}$ | BM | B |
| 1010 | A | AM | TEAB | * | $\begin{gathered} \text { SEY } \\ 10 \end{gathered}$ | $\begin{gathered} \text { LZ } \\ 0 \end{gathered}$ | * | XAMD <br> 2 | BL BML | - | - | $\begin{gathered} A \\ 10 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 10 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,10 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,10 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,10 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,10 \end{aligned}$ | BM | B |
| 1011 | B | OSE | OSAB | SZD | $\begin{gathered} \text { SEY } \\ 11 \end{gathered}$ | $\begin{gathered} \mathrm{LZ} \\ 1 \end{gathered}$ | * | $\begin{array}{\|c} \text { XAMD } \\ 3 \end{array}$ | BL <br> BML | - | - | $\begin{aligned} & \text { A } \\ & 11 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 11 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,11 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,11 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,11 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,11 \end{aligned}$ | BM | B |
| 1100 | c | TYA | TBA | * | $\begin{gathered} \text { SEY } \\ 12 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 0 \end{gathered}$ | $\begin{gathered} \text { RB } \\ 0 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 0 \end{gathered}$ | BL BML | - | - | $\begin{aligned} & \text { A } \\ & 12 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 12 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,12 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,12 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,12 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,12 \end{aligned}$ | BM | B |
| 1101 | D | TAJ | TAY | * | $\begin{gathered} \text { SEY } \\ 13 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 1 \end{gathered}$ | $\begin{gathered} \text { RB } \\ 1 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 1 \end{gathered}$ | BL BML | - | - | $\begin{aligned} & \text { A } \\ & 13 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 13 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,13 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,13 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,13 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,13 \end{aligned}$ | BM | B |
| 1110 | E | AMC | TAB | * | $\begin{gathered} \text { SEY } \\ 14 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 2 \end{gathered}$ | $\begin{gathered} \text { RB } \\ 2 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 2 \end{gathered}$ | BL BML | - | - | $\begin{gathered} \text { A } \\ 14 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 14 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,14 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,14 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,14 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,14 \end{aligned}$ | BM | B |
| 1111 | F | AMCS | * | sZc | $\begin{gathered} \text { SEY } \\ 15 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 3 \end{gathered}$ | $\begin{gathered} \text { RB } \\ 3 \end{gathered}$ | $\begin{array}{\|c} \text { XAMI } \\ 3 \end{array}$ | BL BML | CMA | - | $\begin{aligned} & A \\ & 15 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 15 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,15 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,15 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,15 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,15 \end{aligned}$ | BM | B |

Note 12 : This list shows the machine codes and corresponding machine instructions. $D_{3} \sim D_{0}$ indicate the low-order 4 bits of the machine code and $D_{8} \sim D_{4}$ indicate the high-order 5 bits. Hexadecimal numbers are also shown that represent the codes. An instruction may consist of one, two, or three words, but only the first word is listed. Code combination indicated with asterisk (*) and bar (-) must not be of used.

Note 13 : Two-word instruction

|  | Second word |  |
| :--- | :---: | :---: |
| BL | 1 | $1 \times x \times$ yyyy |
| BML | 1 | $0 \times x \times$ yyyy |
| BA | 1 | $1 \times x \times \times \times \times X$ |
| BMA | 1 | $0 \times x \times \quad \times \times \times X$ |

Three-word instruction

|  | Second word | Third word |
| :--- | :---: | :---: |
| BLA | 00111 pppp | $11 \times \times \times \times \times \times \mathrm{X}$ |
| BMLA | 00111 pppp | $10 \times \times \times \times \times \times \mathrm{X}$ |

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply voltage | With respect to V SS | 0.3~-20 | V |
| $V_{1}$ | Input voltage. port S and D inputs |  | 0.3~-35 | V |
| $V_{1}$ | Input voltage. other than port $S$ and $D$ inputs |  | 0.3~-20 | V |
| $\mathrm{V}_{0}$ | Output voltage. port S and D outputs |  | 0.3~-35 | V |
| $\mathrm{V}_{0}$ | Output voltage, other than port S and D outputs |  | 0.3~-20 | $V$ |
| $\mathrm{P}_{\mathrm{d}}$ | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 700 | mW |
| Topr | Operating temperature |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40-125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}\right.$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{\text {DD }}$ | Supply voltage | -16.5 | -15 | $-13.5$ | V |
| $V_{\text {SS }}$ | Supply voltage |  | 0 |  | $\checkmark$ |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | $-1.5$ |  | 0 | V |
| $\mathrm{V}_{\mathrm{IH}}(\phi)$ | High-level clock input voltage | $-1.5$ |  | 0 | V |
| $V_{\text {IL }}$ | Low-level input voltage; other than port D and S inputs | $\mathrm{V}_{\text {DD }}$ |  | -4.2 | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage: port D and S inputs | $-33$ |  | -4.2 | V |
| $\mathrm{V}_{\text {IL }(\phi)}$ | Low-level clock input voltage | V ${ }_{\text {DD }}$ |  | $V_{D D}+2$ | V |
| $V_{\text {I }}(\mathrm{K})$ | Analog input voltage; port K input | $V_{\text {REF }}$ |  | 0 | V |
| $V_{\text {REF }}$ | Reference voltage | -7 |  | -5 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage: port D and S outputs | $-33$ |  | 0 | V |
| $f(\phi)$ | Internal clock oscillation frequency | 300 |  | 600 | kHz |

ELECTRICAL CHARACTERISTICS $\left(T a=0 \sim 70^{\circ} \mathrm{C}, ~ \mathrm{~V}_{\mathrm{DD}}=-15 \mathrm{~V} \pm 10 \%, ~ \mathrm{VSS}=0 \mathrm{~V}, ~ f(\phi)=300 \sim 600 \mathrm{kHz}\right.$. unless otherwise noted)

| Symbol | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage, port D and S inputs |  | -1.5 |  | 0 | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage. port D and S inputs |  | -33 |  | -4.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage, port D outputs | $\mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | -2.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage, port S outputs | $V_{D D}=-15 \mathrm{~V}, 1_{O H}=-8 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | -2.5 |  |  | V |
| 11 | Input current, port K inputs | To be measured when the instruction CPAS or CPA is not being executed: $\mathrm{V}_{1}=-7 \mathrm{~V}$ |  |  | -7 | $\mu \mathrm{A}$ |
| II( ¢ $^{\text {) }}$ | Clock input current | $\mathrm{V}_{1(\phi)}=-15 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | -20 | -40 | $\mu \mathrm{A}$ |
| IOH | High-level output current, port D outputs | $\mathrm{VOD}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=-2.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | -15 | mA |
| IOH | High-level output current, port S outputs | $\mathrm{V}_{\text {DD }}=-15 \mathrm{~V}, \mathrm{~V}_{\text {OH }}=-2.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | -8 | mA |
| Iol | Low-level output current. port D and S outputs | $\mathrm{V}_{\text {OL }}=-33 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | -33 | $\mu \mathrm{A}$ |
| IDD | Supply current from VDD | $\mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | 41 | mA |
| IREF | Current from VREF | $\mathrm{V}_{\text {REF }}=-7 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | 0.7 | mA |
| $\mathrm{C}_{i}$ | Input capacitance, port K inputs | $\begin{aligned} & V_{D D}=V_{1}=V_{O}=V_{S S}, f=1 \mathrm{MHz} \\ & 25 \mathrm{mV} \mathrm{mms} \end{aligned}$ |  | 7 | 10 | pF |
| $\mathrm{C}_{\mathrm{i}}(\phi)$ | Clock input capacitance | $\begin{aligned} & V_{D D}=X_{O U T}=V_{S S}, f=1 \mathrm{MHz} \\ & 25 \mathrm{mV} \mathrm{rms} \end{aligned}$ |  | 7 | 10 | pF |
|  | A-D conversion linearity error | $\mathrm{V}_{\text {REF }}=-7 \mathrm{~V}$ |  |  | $\pm 3$ | LSB |
|  | A-D conversion zero error | $\mathrm{V}_{\text {REF }}=-7 \mathrm{~V}$ |  |  | $\pm 3$ | LSB |
|  | A-D conversion full-scale error | $\mathrm{V}_{\text {REF }}=-7 \mathrm{~V}$ |  |  | $\pm 3$ | LSB |

## MITSUBISHI MICROCOMPUTERS

M58840-XXXP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

TIMING REQUIREMENTS $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, ~ \mathrm{VDD}=-15 \mathrm{~V} \pm 10 \%, ~ \mathrm{VSS}=0 \mathrm{~V}\right.$. unless otherwise noted)

| Symbol | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $t \operatorname{su}\left(D-X_{1 N}\right)$ | Data setup time before clock input, port D input | $\mathrm{f}(\phi)=600 \mathrm{kHz}$ | 0 |  |  | $\mu \mathrm{s}$ |
| tsu $\left(S-X_{\text {IN }}\right)$ | Data setup time before clock input, port S input |  | 0 |  |  | $\mu \mathrm{s}$ |
| $t \mathrm{su}\left(\mathrm{K}-\mathrm{XiN}^{\prime}\right)$ | Data setup time before clock input, port K input |  | 0 |  |  | $\mu \mathrm{s}$ |
| $t \mathrm{su}\left(\mathbb{N T} T-\mathrm{XIN}^{\prime}\right)$ | Data setup time before clock input. INT input |  | 0 |  |  | $\mu \mathrm{s}$ |
| $t h(D-X I N)$ | Data hold time after clock input, port D input |  | 0.4 |  |  | $\mu \mathrm{s}$ |
| $t h\left(S-X_{1 N}\right)$ | Data hold time after clock input, port S input |  | 0.4 |  |  | $\mu \mathrm{s}$ |
| $t_{h}\left(K-X_{\text {IN }}\right)$ | Data hold time after clock input, port $K$ input |  | 0.4 |  |  | $\mu \mathrm{s}$ |
| $t h\left(\mathbb{N T}\right.$ - $\mathrm{XIN}_{\mathrm{N}}$ ) | Data hold time after clock input. INT input |  | 0.4 |  |  | $\mu \mathrm{s}$ |
| $\operatorname{tr}$ (VDDL) | Supply voltage VDD rise time, at the time of power-on reset |  |  |  | 10 | ms |
| $t r$ (VREFL) | Reference voltage VREF rise time, at the time of power-on reset |  |  |  | 10 | ms |
| th (VREFH) | High-level reference voltage $V_{\text {REF }}$ hold time, at the time of power-on reset |  | 50 |  |  | ms |

SWITCHING CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, ~ V_{D D}=-15 \mathrm{~V} \pm 10 \%, ~ \mathrm{VSS}_{s S}=0 \mathrm{~V}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| tPLH(XiN-D) | Low to high-level data output propagation time between clock input and port, port D output | $\begin{aligned} & \mathrm{f}(\phi)=600 \mathrm{kHz} \\ & \mathrm{CL}=100 \mathrm{pF}(\text { Note 14) } \\ & \mathrm{RL}=6.8 \mathrm{k} \Omega \end{aligned}$ |  | 0.6 | 1 | $\mu \mathrm{s}$ |
| tPLH( $\mathrm{XIN}-\mathrm{S}$ ) | Low to high-level data output propagation time between clock input and port. port S output |  |  | 0.9 | 1.5 | $\mu \mathrm{s}$ |
| tPHL ( $\mathrm{XIN}^{\text {- }}$ - ) | High to low-level data output propagation time between clock input and port, port D output |  |  |  | 2.6 | $\mu \mathrm{s}$ |
| $\mathrm{tPHL}^{\left(X_{1 N}-S\right)}$ | High to low-level data output propagation time between clock input and port, port S output |  |  |  | 2.6 | $\mu \mathrm{s}$ |

Note 14 : Measuring circuit diagram


TIMING DIAGRAM


## DESCRIPTION

The M58842S MELPS 4 system evaluation device is designed to emulate the M58840-XXXP single-chip 4-bit microcomputer. It has been developed using $P$-channel aluminum-gate ED-MOS technology, and has a 64-pin ceramic DIL package. By taking the mask-programmable ROM out of the M58840-XXXP, the M58842S facilitates fast development of new systems for the customer.

## FEATURES

- Except for the mask ROM, all functions are equivalent to the M58840-XXXP.
- Large capacity:
(128-word $\times 4$-bit) RAM
- Single -15 V power supply
- Built-in A/D converter with $\pm 1.2 \%$ accuracy
- Two data pointers
- Subroutine nesting: 3 levels
- Interrupt: 1 level
- Internal clock generator
- Internal PLA (programmable logic array) for the decoder of port S: 16 inputs $\times 8$ outputs
- Analog input port (port K): 15 bits (Convenient to accept signal from a capacitive touch panel or any analog devices.)
- ROM data input: 9 bits
- ROM address output: 11 bits
- I/O port (port S):

Output: $\quad 8$-bits $\times 1$
Input: 4 -bits $\times 2$

- I/O port (port D):

Output:
1-bit $\times 11$
1-bit $\times 11$

- I/O port output voltage $\left(\mathrm{V}_{0}\right)$ :

PIN CONFIGURATION (TOP VIEW)


- I/O port output current:
$\mathrm{I}_{\mathrm{OH}}$ (port S):
$-8 \mathrm{~mA}(\max )$
$\mathrm{I}_{\mathrm{OH}}$ (port D):
$-15 m A$ (max)
- (Capable of direct drive of large size fluorescent display tubes)


## APPLICATIONS

- System development and prototyping of equipment using the M58840-XXXP single-chip 4-bit microcomputer.


## BLOCK DIAGRAM



## FUNCTIONS

The M58842S MELPS 4 system evaluation device has the same functions as the M58840-XXXP single-chip 4-bit microcomputer except for the program memory ROM, which must be provided for from an external source connected through the address output pins ( $\mathrm{A}_{0} \sim \mathrm{~A}_{10}$ ) and instruction input pins ( $I_{0} \sim I_{8}$ ).
In using the single-chip 4-bit microcomputer to control the operations of equipment, the operational procedures have to be put in a program and stored in the program memory (ROM). It may, however, consume a lot of time and effort, not to mention the cost, when a program correction is needed. This would naturally call for simulation of the application program before masking it into a ROM. In order to satisfy such a requirement, the M58842S has been prepared for evaluating a trial program before programming it into a mask-programmable ROM.

## SUMMARY OF OPERATIONS

## Programmable Logic Array (PLA) for the S-Output

The standard code listed below is stored in the PLA for the S-output. This code is used for numerical indication on 7 -segment display units.

## Input of ROM Data

Machine instructions can be executed by the M58842S if input from an external source. During the state $T_{2}$, the ROM address signal appears on the ROM address output pins $A_{0} \sim A_{10}$. Then ROM data corresponding to this address should be applied to the ROM data input pins $I_{0} \sim I_{8}$ during state $T_{6}$. For further details, refer to the instruction fetch timing diagram. During this application the input pin CNV $V_{D D}$ should be connected to $V_{D D}$.

## LIST OF S-OUTPUT PLA CODES



| Register A |  |  |  |  | Port S output |  |  |  |  |  |  |  | Display |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hexadecimal notation | $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ | So | S 1 | $\mathrm{S}_{2}$ | $\mathrm{S}_{3}$ | $S_{4}$ | S5 | S6 | $S_{7}$ |  |
| 0 | 0 | 0 | 0 | 0 | H | H | L | L | H | H | H | H | II |
| 1 | 0 | 0 | 0 | 1 | L | L | L | L | L | H | H | L | 1 |
| 2 | 0 | 0 | 1 | 0 | H | L | H | L | H | H | L | H | I |
| 3 | 0 | 0 | 1 | 1 | L | L | H | L | H | H | H | H | -1 |
| 4 | 0 | 1 | 0 | 0 | L | H | H | L | L | H | H | L | I |
| 5 | 0 | 1 | 0 | 1 | L | H | H | L | H | L | H | H | I |
| 6 | 0 | 1 | 1 | 0 | H | H | H | L | H | L | H | H |  |
| 7 | 0 | 1 | 1 | 1 | L | H | L | L | H | H | H | L | 1 |
| 8 | 1 | 0 | 0 | 0 | H | H | H | L | H | H | H | H | II |
| 9 | 1 | 0 | 0 | 1 | L | H | H | L | H | H | H | H | $\square$ |
| A | 1 | 0 | 1 | 0 | H | L | H | L | L | L | H | H | 1 |
| B | 1 | 0 | 1 | 1 | L | L | L | H | L | L | L | L | - |
| C | 1 | 1 | 0 | 0 | H | H | H | L | H | L | L | H | I- |
| D | 1 | 1 | 0 | 1 | H | H | L | L | H | L | L | H | I- |
| $E$ | 1 | 1 | 1 | 0 | L | L | H | L | L | L | L | L | - |
| F | 1 | 1 | 1 | 1 | L | L | L | L | L | L | L | L | Blank |

PIN DESCRIPTIONS

| Pin | Name | $\begin{aligned} & \text { Input } \\ & \text { or } \\ & \text { output } \end{aligned}$ | Function |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} K_{0} \\ K_{14} \end{gathered}$ | Analog input port K | In | Analog port K has 15 independent analog input terminals. All signals applied to the 15 input lines of port K are simultaneously compared with the $V_{\text {ref }}$ generated by the D-A converter. Corresponding bits of register $J$ are set when the condition, $\left\|V_{r e f}\right\|>\left\|V_{K(Y)}\right\|$ is met. This port is utilized for receiving input signals from the touch panel or receiving analog inputs from temperature and other sensing devices. It can also be used as a value threshold digital signal input port when the $\mathrm{V}_{\text {ref }}$ is properly selected. |
| $\begin{aligned} & S_{0} \\ & S_{1} \\ & S_{2} \end{aligned}$ | $\begin{aligned} & \text { y/O } \\ & \text { port S } \end{aligned}$ | in/out | The I/O port S can be used as either an 8-bit output port or a pair of 4 -bit input ports. Since it has open-drain circuits, it is suitable for directly driving segments of a large fluorescent display tube. It has an 8 -bit output latch and can perform to drive 8 bits simultaneously. When the output of port S is programmed to low-level, it remains in the floating (high-impedance) state so that it can be used as an input port. |
| $\begin{aligned} & D_{0} \\ & D_{10} \end{aligned}$ | $\begin{aligned} & \text { 1/O } \\ & \text { port D } \end{aligned}$ | In/out | The $1 / O$ port $D$ is composed of 11 bits that can be used as independent $I / O$ units. Latches are provided on the output side to maintain individual output signals. When port D output is programmed to low-level, to keep it in floating (high-impedance) state. it can be used as a sense input port. The level of the input signal is sensed at the input terminal and is tested to determine if it is high or low by executing a skip instruction. |
| $\begin{gathered} A_{0} \\ A_{10} \end{gathered}$ | ROM <br> address output | Out | The address output is composed of 11 bits that output the contents of the program counter PC to the external program memory (ROM). |
| $\begin{aligned} & 10 \\ & 18 \\ & 18 \end{aligned}$ | ROM data input | In | The data input is composed of 9 bits that are used to fetch the instruction code for the CPU from the external program memory (ROM). |
| $X_{\text {IN }}$ | Clock input | In | As the clock generator is contained internally, clock frequency is determined by connecting an external CR circuit or an IF ceramic filter between the pins XIN and XOUT. In case an external clock source is to be used, it should be connected to the pin XIN. leaving the pin XOUT open. |
| $\mathrm{X}_{\text {OUT }}$ | Clock output | Out | This pin generates the clock frequency from the internal clock oscillation circuit. The oscillation frequency is controlled by connecting the CR circuit or IF ceramic filter between this pin and the pin XIN. |
| INT | Interrupt request input | In | This signal is used for requesting interrupts. Whether high or low-level interrupt signals are in used for requests is selected by means of the program. When the instruction INTH is executed, interrupt is accepted with a high-level signal, and accepted with a low-level signal when the instruction INTL is executed. When an interrupt is requested and accepted, program execution is jumped to address 0 of page 12. The instruction RTI is used for the return instruction. |
| $V_{\text {REF }}$ | External reference voltage input | In | A reference voltage input is applied to the D-A converter from the external terminal. Its nominal value is $\mathrm{V}_{\text {REF }}=-7 \mathrm{~V}$. The value ( $\mathrm{n}-0.5$ ) VREF/256 is generated by the D-A converter, and is compared with the analog signals from the input port K; where $n$ represents the contents of the register $\mathrm{H}-\mathrm{L}$. but when $\mathrm{n}=0$, the output voltage is treated as OV . It can also be used as an, automatic reset signal input. When a high-level is applied to the VREF input, it actuates the automatic reset circuit, and then the $V_{\text {REF }}$ input is changed to low-level ready to start the program from address 0 of page 0 . |
| $\bar{T} 4$ | Timing output | Out | This pin generates a part of the basic timing pulse. This signal is used for testing other devices incorporated in the system. |
| CNV ${ }_{\text {DD }}$ | CNVDD input | in | This input terminal should be conected with the VDD and have a low-level input ( -15 V ) applied. |

## MITSUBISHI MICROCOMPUTERS

## M58842S

## MELPS 4 SYSTEM EVALUATION DEVICE

## BASIC TIMING CHART



Note 1: $\overline{\triangle X}$ indicates invalid signal input.

## INSTRUCTION FETCH TIMING



Note 2 : Instruction fetch time can differ depending on the types of the instructions
3 : The instruction which was fetched in the preceding cycle is executed
4 : The execution of the instruction and addressing of ROM and RAM are performed simultaneously.

## I/O INSTRUCTION EXECUTION TIMING



Note 5 : By short-circuiting port $K$ inputs with the V SS $(O \mathrm{~V})$, capacitance connected to the port $K$ input is discharged.
6 : Analog value applied to port $K$ inputs is maintained to be compared with the reference voltage $V$ ref
7 : Analog value applied to port K inputs is read until the next CPA or CPAS instruction is executed.
8 : The state of Note 6 is maintained until an instruction CPAE is executed, during which time the analog value applied to port K is not read. This time should be less than $100 \mu$ s to assure the accuracy of the A/D conversion.
9 : The condition of Note 8 is released.

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| V DD | Supply voltage | With respect to VSS | $0.3 \sim-20$ | V |
| V I | Input voltage, port S and D inputs |  | $0.3 \sim-35$ | V |
| $V_{1}$ | Input voltage. other than port $S$ and $D$ inputs |  | $0.3 \sim-20$ | V |
| Vo | Output voltage. port $S$ and D outputs |  | 0.3--35 | V |
| $\mathrm{V}_{0}$ | Output voltage. other than port $S$ and $D$ outputs |  | $0.3 \sim-20$ | V |
| $\mathrm{P}_{\mathrm{d}}$ | Power dissipation | Ta $=25^{\circ} \mathrm{C}$ | 700 | mW |
| Topr | Operating temperature |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}\right.$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VDD | Supply voltage | -16.5 | -15 | -13.5 | V |
| Vss | Supply voltage |  | 0 |  | V |
| VIH | High-level input voltage | $-1.5$ |  | 0 | V |
| $\mathrm{VIH}(\phi)$ | High-level clock input voltage | -1.5 |  | 0 | V |
| VIL | Low-level input voltage, other than port D. port S and INT | $\mathrm{V}_{\text {DD }}$ |  | -4.2 | V |
| VIL | Low-level input voltage. INT input inputs | $\mathrm{V}_{\mathrm{DD}}$ |  | -7 | V |
| VIL | Low-level input voltage; port D and S inputs | -33 |  | -4.2 | V |
| $\mathrm{VIL}(\phi)$ | Low-level clock input voltage | $V_{\text {DD }}$ |  | $\mathrm{VDD}+2$ | V |
| $\mathrm{V}_{\text {I ( }} \mathrm{K}$ ) | Arialog input voltage; port K input | $\mathrm{V}_{\text {REF }}$ |  | 0 | V |
| Vref | Reference voltage | -7 |  | -5 | V |
| VoL | Low-level output voltage: port D and S outputs | -33 |  | 0 | V |
| VoL | Low-level output voltage. ROM address output | $V_{\text {DD }}$ |  | 0 | V |
| f( $\phi$ ) | Internal clock oscillation frequency | 300 |  | 600 | kHz |

ELECTRICAL CHARACTERISTICS $\left(T a=0 \sim 70^{\circ} \mathrm{C}, ~ V_{D D}=-15 \mathrm{~V} \pm 10 \%, ~ \mathrm{VSS}=0 \mathrm{~V}, ~ f(\phi)=300 \sim 600 \mathrm{kHz}\right.$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage, port D and S inputs |  | -1.5 |  | 0 | V |
| VIH | High-level input voltage. ROM data inputs |  | -1.5 |  | 0 | V |
| VIL | Low-level input voltage. port D and S inputs |  | -33 |  | -4.2 | V |
| VIL | Low-level input voltage, ROM data inputs |  | VDD |  | -4.2 | V |
| VOH | High-level output voltage, port D outputs | $\mathrm{VDD}=-15 \mathrm{~V}, 1 \mathrm{OH}=-15 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | -2.5 |  |  | V |
| VOH | High-level output voltage, port S outputs | $\mathrm{VDD}=-15 \mathrm{~V}, \mathrm{IOH}=-8 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | $-2.5$ |  |  | V |
| VOH | High-level output voltage. ROM address outputs | $\mathrm{VDD}=-15 \mathrm{~V}, \mathrm{IOH}^{\prime}=-2 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | -2 |  |  | V |
| 11 | Input current, port K inputs | To be measured when the instruction CPAS or CPA is not being executed: $\mathrm{VI}=-7 \mathrm{~V}$ |  |  | -7 | $\mu \mathrm{A}$ |
| II( $\phi$ ) | Clock input current | $\mathrm{V}_{1}(\phi)=-15 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | -20 | -40 | $\mu \mathrm{A}$ |
| IOH | High-level output current, port D outputs | $\mathrm{VOD}^{\prime}=-15 \mathrm{~V}, \mathrm{VOH}=-2.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | -15 | mA |
| IOH | High-level output current, port S outputs | $\mathrm{VDD}=-15 \mathrm{~V}, \mathrm{VOH}=-2.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | -8 | mA |
| IOL | Low-level output current, ports D and S outputs | $\mathrm{VOL}=-33 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | -33 | $\mu \mathrm{A}$ |
| IOL | Low-level output current, ROM address outputs | $\mathrm{VOL}=-17 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | -17 | $\mu \mathrm{A}$ |
| $\mathrm{Ci}_{i}$ | Input capacitance, port K inputs | $\begin{aligned} & V_{D D}=V_{1}=V_{0}=V_{s S}, f=1 \mathrm{MHz} \\ & 25 \mathrm{mVrms} \end{aligned}$ |  | 7 | 10 | pF |
| $\mathrm{Ci}(\phi)$ | Clock input capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{XOUT}=\mathrm{VSS}, \mathrm{f}=1 \mathrm{MHz} \\ & 25 \mathrm{mV} \mathrm{rms} \end{aligned}$ |  | 7 | 10 | pF |
|  | A-D conversion linearity error | $\mathrm{V}_{\text {REF }}=-7 \mathrm{~V}$ |  |  | $\pm 3$ | LSB |
|  | A-D conversion zero error | $\mathrm{V}_{\text {REF }}=-7 \mathrm{~V}$ |  |  | $\pm 3$ | LSB |
|  | A-D conversion full-scale error | $\mathrm{V}_{\text {REF }}=-7 \mathrm{~V}$ |  |  | $\pm 3$ | LSB |

MITSUBISHI MICROCOMPUTERS
M58842S

## MELPS 4 SYSTEM EVALUATION DEVICE

## EXAMPLE OF APPLICATION



MELPS 41 MICROCOMPUTERS

## DESCRIPTION

The M58494-XXXP is a single-chip 4-bit microcomputer fabricated using CMOS technology in a 68 -pin plastic flat package. It has a 4096 -word by 10 -bit mask-programmable ROM and a 32 -word by 4 -bit RAM. RAM capacity can be expanded to as much as 4096 words by 4 bits by directly connecting generally available CMOS RAMs.

This device is designed for applications where the low power dissipation of CMOS is essential.

## FEATURES

- Single 5V power supply
- Basic machine instructions: 92
- Basic instruction execution time
(at 455 kHz clock frequency): $6.6 \mu \mathrm{~s}$
- Large memory capacity:
ROM:
Internal RAM:
External RAM:
- Saving of last data pointer:
- Subroutine nesting:
- Internal timer:

| Prescaled: | 14-bit |
| :--- | :--- |
| Timer: | 4-bit |

- Internal event-counter: 4-bit
- I/O port for external RAMs (all three-state)

| Address (port A): | 12-bit |
| :--- | :--- |
| Control signals (R/W, OD): | 2 -bit |
| Data I/O (port D): | 4 -bit |

- General-purpose registers: $4 \times 8$-bit
- I/O port (port Q): 8-bit
- I/O port (port R):

PIN CONFIGURATION (TOP VIEW)


Outline 68P2

- I/O port (serial data port): 2-bit
- Output ports (port S, port T): $2 \times 8$-bit
- Output port (port U, three-state output): 4-bit
- Event-counter input (port EC): 1-bit
- Interrupt function (priority interrupt type):

4-factor, 1-level

## APPLICATIONS

- Electronic cash registers, electronic calculators (with printer and/or programmable)
- Office machines, intelligent terminals, data terminals
- Sewing machines, knitting machines, etc.



## THI : SUDISHI IVIGTULUNIPU IERS

## SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## FUNCTION

The M58494-XXXP consists of a mask ROM and RAM, a 4-bit arithmetic logical unit, a clock generator, input/ output ports, interface for a multiprocessor system, timers, an event counter and interrupt circuit. RAM capacity can be expanded by connecting CMOS RAMs externally.

The ROM stores 32 pages by 128 words of program and its addressing is performed by a program counter. The program counter consists of a 7 -bit binary sequential counter and a 5 -bit page register. After the execution of the instruction at address 127 of each page is completed, the page designation counter is automatically incremented, and the 7-bit binary counter is reset to zero (goes to address 0 of the next page). The return addresses from a subroutine or interrupt are saved in the 12 -bit by 12 -level stack registers which are reserved in the fixed area of the external RAMs. When an interrupt occurs, the jump address is fixed as follows: in the case of a reset signal, the address is reset to page 0 address 0 ; for the INTA signal, to page 0 address 2. For the carry signal of either the timer or the event counter it is reset to page 0 address 8 , and for the $\mathrm{INT}_{\mathrm{B}}$ signal, to page 0 address 4.

The internal RAM is used to store data in the form of two files each consisting of 16 words by 4 bits. The external RAM can be expanded up to 4096 words by 4 bits. These addresses are designated by a 12 -bit data pointer. The contents of the data pointer can be saved for up to 4 levels in the stack region (fixed region in the external RAMs) by execution of a special instruction. The external RAM can be easily expanded without any extra interface circuits by connecting a 12 -bit address signal, the 2 -bit RAM control signal and the 4 -bit data input/output signal. These signals can address external RAMs for up to $4096 \times 4$-bit words, thus incrementing the basic external minimum RAM organization of $256 \times 4$-bit words.

The RAM addressing instructions, RAM-to-accumulator transfer instructions, arithmetic instructions, register-toregister transfer instructions, input and output instructions, input and output control instructions, and timer instructions are executed mainly with register $A$ (accumulator).
RAM contains general registers of 32 bits for use by the arithmetic processing unit, which consists of the accumulator etc., and input/output ports. They are four 8 -bit shift registers basically, and control the functional combinations of the serial input, the parallel input, the serial output and the parallel output by means of instructions. They execute the data transfer between output or input/output ports, loading the 8-bit value of the DATA field in the ROM, sending out internal serial data and receiving external serial data.

The input/output port $\mathbf{Q}$ consists of 8 bits. It has an 8 -bit output latch and is connected to the 8 -bit general-purpose
register $\mathbf{Q}$. Register $\mathbf{Q}$ is connected in parallel with registers A and B, and also with port Q for parallel data transfer, and is connected in serial with the external serial input for the serial data transfer. It can load the 8-bit data of the data field in the ROM. Thus, register $Q$ stores the data transferred from registers $A$ and $B$, the internal or external serial data, and data from the 8 -bit data field in the ROM. The 8 -bit input data to port $\mathbf{Q}$ can also be transferred to register A or B . The 8 -bit data can be transferred between port Q and register Q at the same time by the input/ output instructions.

The input/output port $\mathbf{R}$ consists of 8 bits, has an 8 -bit output latch and is connected to the 8 -bit general-purpose register. Register $R$ has the same function as the previously described register 0 except that the serial data is read from the least significant bit of register Q . It stores the data transferred from registers $A$ and $B$, serial data, and the 8 bit value of the immediate field in the ROM. An 8 -bit signal applied to port R can be transferred to register B 4 bits at a time. The 8 -bit data can also be transferred between port $R$ and register $R$ at the same time by input/ output instructions.

The output port $\mathbf{S}$ consists of 8 bits, has an 8 -bit output latch and is connected with the 8 -bit general-purpose register $S$. Except that the serial data is read starting from the least significant bit of register R and that port S is not used for input, register $S$ has the same configuration as that of register Q described above. It stores data transferred from registers $A$ and $B$, and also serial data and the 8 -bit value of the data field in the ROM. By use of an input/ output instructions, port $S$ and register $S$ can transfer 8-bit data in parallel.

The output port T consists of 8 bits, has an 8 -bit output latch and is connected with the 8 -bit general-purpose register T. Except that the serial data is read from the least significant bit of register $S$ for transfer of serial output from the port data, register $T$ has the same configuration as that of register $S$ described above. It stores the data transferred from registers $A$ and $B$, serial data, and also the 8 -bit value of the data field in the ROM. By suitable input/output instructions, port T and register T can transfer the 8 -bit data in parallel.

By input/output instructions, the 8 -bit data of port Q, port R, port $S$ and port $T$ can be transferred to each general-purpose register.

When port Q or port R is used for input or output, it is necessary to set the input or output mode by SMR instructions.

When the general-purpose register is used as a serial input or serial output shift register, the value of the data field stored in the register is shifted in the register, or ' $0{ }^{\prime} / 1^{\prime} 1^{\prime}$ control data is entered as the input from the most significant
bit of the general-purpose register Q for shift control, and data is also transferred from the least significant bit of the general-purpose register $T$ through the serial input/output port, DATA. External serial data are received at the serial input/output port DATA, and read into the most significant bit of the general-purpose register $Q$. Though the input/output port CLK is normally in floating status, it generates $A$ shift clock pulse synchronized with trans-
mitting data in the output mode, and reads the external shift clock pulse synchronized with receiving data.

Timer 1, the basic source oscillation frequency (1/3 of one machine cycle) or an external reference oscillation frequency, divided by 14 , is used as a pre-scaler.

Timer 2 and the event counter consist of 4 bits each and are used as a discrete unit or in combination for multiple applications.

## PIN DESCRIPTIONS

| Pin | Name | Input or output | At reset | Function |
| :---: | :---: | :---: | :---: | :---: |
| XIN | Source oscillation clock input | Input | - | Incorporates the clock oscillation circuit, for setting of the oscillation frequency. The oscillation reference device such as a ceramic filter for IF is connected between XIN and Xout. When an external clock is used, connect the clock oscillation source to the $X \mathbb{N}$ pin and leave the XOUT pin open. |
| X OUT | Source oscillation clock output | Output | - |  |
| RESET | Reset signal | Input | - | Resets the program counter PC and mode registers, and performs the reset initiation of the related input ports and output ports. For input/output ports, refer to the column for "At reset" of this table. |
| INTA | Interrupt request signal A | Input | Disable | Input signals for interrupt request. Request is accepted on the rising edge of the signal. Besides these external input signals, the interrupt requests $T$ from timer $2 /$ event counter are also received in the relative order RESET $>I N T_{A}>I N T_{T}>I N T_{B}$. Since the interrupt requests are held at each latch, there will be none undetected. |
| INTB | Interrupt request signal B | Input | Disable |  |
| EC | Event counter input | Input | - | The input signal for the event counter, which programs $2^{0} \sim 2^{4}$ events of the event mode. This value is set as an initial value and countdown starts from this value to reach $F_{16}$, which then generates interrupt request signal INT $T$. |
| $A_{0} \sim A_{11}$ | Address output port A | Output | Floating | The address signal for main memory (RAM) externally connected, in the form of a 3 -state output. At MM mode where external memory is used, the data of the data pointer DP is read out directly. In SM mode where internal memory (RAM) is used, the data of the data pointer Y immediately before switching to MM mode is transferred to the auxiliary latch (4 bits) prior to read-out. However, the lower 8 bits of the address signal $\left(A_{0} \sim A_{7}\right)$ are not affected by this mode, since data pointers $X$ and $Z$ are not related to latch operation. |
| $D_{0} \sim D_{3}$ | Data input/output port D | Input/ output | Floating | A 3-state input/output port to execute data transfer in 4 -bit units to/from an externally connected main memory (RAM). Switching of input-output is made automatically by instruction. |
| OD | External RAM read signal | Output | Floating | The output port is 3 -state and the read signal is generated at the data input cycle of the externally connected main memory (RAM). During a read cycle, it becomes automatically set to low-level. |
| R/W | External RAM write signal | Output | Floating | The output port is 3 -state and the write signal generated at the data write cycle is in the externally connected main memory (RAM). During a write cycle, it is automatically set to low-level. |
| $U_{0} \sim U_{3}$ | Output port U | Output | Floating | The output port enables 3 -state setting per 1 -bit unit. The 3 -state condition is modified by the data content of register $B$, and the data of register $A$ is output. The output setting of port $U$. however, is made either by instruction SU unconditionally or by the instruction TPRA, or TPRN. which transfers the data of the general-purpose register to ports Q , R, S and T. |
| $Q_{0}-Q_{7}$ | Input/output port Q | Input/ output | Input | The input/output port for 8 -bit data transfer to/from register Q . Register Q enables data transfer between register A and register B. By instruction OPI, this port also functions to load the value ( 8 -bit) of the immediate field of the ROM to register Q . Port Q data can be transferred to registers A and B as an input signal of 8 bits. |
| $\mathrm{R}_{0} \sim \mathrm{R}_{7}$ | Input/output port R | Input/ output | Input | The input/output port for 8 -bit data transfer to/from register R. Register $R$ enables data transfer between register A and register B. By instruction OPI, this port also functions to load the value ( 8 -bit) of the data field of the ROM to register R : When port R is used as the input signal of a 4 -bit unit, the data. 4 bits each, can be transferred to register $B$. |
| $S_{0} \sim S_{7}$ | Output port S | Output | Low-level | The output port that enables 8 -bit data transfer to/from register S . Register S enables data transfer between register A and register B. By instruction OPI, this port also functions to load the value ( 8 -bit) of the data field of the ROM to register S. |
| $\mathrm{T}_{0} \sim \mathrm{~T}_{7}$ | Output port T | Output | Low-level | The output port for 8 -bit data transfer to register S . Register T enables data transfer between register $A$ and register $B$. By instruction OPI, this also functions to load the value ( 8 -bit) of the immediate field of the ROM to register $T$. |
| DATA | Serial data port | Input/ output | Floating | The input/output port normally is floating to handle the serial data of the 32-bit general-purpose register. At output mode. data of the least significant bit of the general-purpose register (the least significant bit of register $T$ ) is read out, and at the input mode, the input is to the most significant bit of the general-purpose register (the most significant bit of register Q ). |
| CLK | Serial data shift clock signal | Input/ output | Floating | The input/output port is normally floating to generate a shift clock pulse synchronized with the above serial data port. At output mode, a shift clock pulse synchronized with the data transmission is generated. and at the input mode, a shift pulse synchronized with the rate of data receiving is applied. |

## SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## BASIC FUNCTIONAL BLOCKS AND THEIR OPERATIONS

## Program Counter PC

The program counter consists of 12 bits, the upper 5 bits of which compose the page register, and the lower 7 bits the binary counter. It designates the address of the 4096 words of 10 bits mask-programmable ROM, and controls the read-out sequence of instructions stored in the ROM. The ROM is composed of 32 pages of 128 words, and when program execution completes instruction at address 127, the binary counter is set to 0 and the next page is automatically incremented in the page-designation register. In the page register of the program counter, the contents of register $P$ are loaded by instructions $B L, B A, B M$, and $B M A$. The binary counter is incremented as every single instruction is executed, but in the execution of instructions B, BL and BM, the value of the data field of the ROM is loaded, becoming the value of the specified address. In the execution of instructions BA and BMA, the contents of register $A$ are loaded in the upper 4 bits of the binary counter, and the value of the data field is loaded in the lower 3 bits. Thereby a multi-branch instruction modified by the contents of the A register can be carried out.

There are three instructions relating to register $P$ : instruction LP loads the value ( 5 bits) of the data field of the ROM, and instructions TPAC and TACP transfer data between register $A$ and carry flag $C Y$.

The 12 -bit contents of the program counter PC can be saved for up to 12 levels in the fixed stack area of the external main memory (RAM). In the execution of instructions BM and BMA, control can be returned to a former routine by storing the contents of the program counter before branching, in the execution of instructions RT, RTS, and RTI. The fixed addresses to be jumped to and the priority order of four factors in the interrupt request are defined as follows:
(1) In case of by reset signal RESET page 0 , address 0
(2) In case of interrupt signal $\mathrm{INT}_{A}$ page 0 , address 2
(3) In case of interrupt signal $\mathrm{INT}_{\boldsymbol{T}}$ page 0 , address 8
(4) In case of interrupt signal $\mathrm{INT}_{\mathrm{B}}$ page 0 , address 4
$\mathrm{IN} T_{T}$ is the interrupt request signal from timer II and the event counter.

Instruction BMAB is provided for easy handling of data conversion or using ROM as data tables, and usually by application of this instruction in combination with the instruction OPI. In two machine cycles it can load the 8-bit value of the data field of the ROM addressed by the contents of registers $A$ and $B$ into an arbitrary generalpurpose register ( $Q, R, S$ and $T$ ).

Instruction BMAB branches unconditionally to the address derived by using the contents of register $A$ for the low-order 4 bits of the 12 -bit PC, those of register $B$ for
the middle 4 bits, and those of the upper 4 bits of the 5-bit register $P$ for the upper 4 bits, and then executes the instruction OPI of the branch, and simultaneously returns automatically.

Instruction OPI loads one of the four general-purpose registers selected by the input/output address $r$ with the value ( 8 bits ) of the data field. The input/output address $r$ is latched with the contents of the lower 2 bits of the data field in the execution of the instructions BMAB, TNAB, TABN, TPRN and TRPN and determines the register which loads data in the execution of the instruction OPI. To enable independent use of instruction OPI, the input/output address $r$, along with the carry flag CY and the mode flag MF, gives and takes data to and from the register by instructions TACM and TCMA. Thereby data can be saved and returned at interrupt time.

Table 1 Relationship between input/output address $r$ and general-purpose registers

| $\begin{array}{\|c\|} \hline \begin{array}{c} \text { Input/output } \\ \text { address } \end{array} \\ \hline \end{array}$ | Immediate data: $r$ in execution of the instructions BMAB. TNAB. TPRN and TRPN |  | Generalpurpose register to be selected |
| :---: | :---: | :---: | :---: |
| N | 11 | 10 |  |
| 0 | 0 | 0 | Register Q |
| 1 | 0 | 1 | Register R |
| 2 | 1 | 0 | Register S |
| 3 | 1 | 1 | Register T |

## Stack Pointer SP

A stack of 12 levels is provided for saving of the program counter PC in the fixed address area within the external main memory (RAM), and the contents of the stack pointer are used during addressing. The contents of the stack pointer are incremented by an interruption or in the execution of instructions BM and BMA, and are decremented in the execution of instructions RT, RTS and RTI.

## Data Pointer DP

This is a register of 12 bits addressing memory, being composed of registers $\mathrm{X}, \mathrm{Y}$, and Z , having 4 bits each. Register $X$ addresses 16 files, each of which comprises 16 words. By making an exclusive OR with 2 bits of the data field in the execution of instructions TAM, XAM, XAMD, and XAMI, the lower 2 bits can modify the next file designation. Register Y addresses data of 16 files (a file comprises 16 words), being incremented and decremented by the arithmetic unit in the execution of the instructions INY, DEY, XAMI, XAMD, TSMI, and TMSI. When the contents become an O or F which is the boundary of a file, control skips execution of the next instruction. Register $Z$ permits address specification such that data memory may be extended up to maximum of 16 sets of 4096 words by 4 bits, where one unit comprises 16 files ( 256 words by 4 bits).

Since the address of the external main memory (4096 words by 4 bits maximum) and the internal scratch-pad

## MITSUBISHI MICROCOMPUTERS

M58494-XXXP
memory ( 32 words by 4 bits) are designated identically, the external main memory is selected by instruction MM, and the internal scratch-pad memory by instruction SM.

The contents of DP can be saved for up to 4 levels in the fixed stack region of the external main memory. This pointer is saved during the execution of instruction SDP, and is restored by instruction LDP. Address signals $A_{0} \sim$ $A_{11}$ for the external main memory are output from the contents of DP in the MM mode, except in case of interruption or the execution of instructions BM, BMA, RT, RTS, RTI, SDP, and LDP. In the SM mode the address signals, except for $A_{0} \sim A_{7}$, are output from $D P$ after latching the contents of the data pointer to the auxiliary output latch, but prior to changing the mode. During an interrupt or execution of instructions BM, BMA, RT, RTS, RTI, SDP or LDP, the partial address is secured independent of the mode. This is designated by $Z=0$ (external basic main memory), $\mathrm{X}=\mathrm{D}, \mathrm{E}$ or F where $\mathrm{Y}=$ the contents of the stack pointer SP of the program counter PC, or the value of the data field (indicated save level of the data pointer), as shown in the following figure. When the data pointer stack is not used, all of the stack region can be used as program counter stack for a total of 16 levels.

Fig. 1 External basic main memory ( $\mathrm{Z}=0$ ) and RAM map


Table 2 Address designation of data pointer stack

| Value of data field during execution of instructions <br> SDP and LDP |  | Stack DP <br> (file designated <br> by register $Y$ ) |
| :---: | :---: | :---: |
| $I_{1}$ | 10 | C |
| 0 | 0 | D |
| 0 | 1 | E |
| 1 | 0 | F |
| 1 | 1 |  |

When the internal scratch-pad memory is addressed in the SM mode, only five bits (four bits of register $Y$ plus the least significant bit of register X ) are employed.

## Accumulator (Register A), Carry Flag CY

Register $A$ is an accumulator forming the central unit of a 4-bit-wide microcomputer. Data processing operations such as arithmetic, data transfer, data exchange, data conversion, input/output, etc. are executed principally with this register.

The carry flag CY stores the carry or borrow from the most significant bit of the arithmetic unit in the execution of specific arithmetic instructions, and is available for multipurpose uses as a one-bit flag.

## Auxiliary Register (Register B)

Register $B$ is composed of four bits. It is employed for bit operating functions, temporary memory of four-bit data and transfer of eight-bit data when coupled with register A, etc.

## Four-Bit Arithmetic Logic Unit (ALU)

This unit carries out four-bit arithmetic and logical functions, and is composed of a four-bit adder and a logic circuit associated with it. It carries out addition, complement conversion, logic arithmetic comparison, arithmetic com- parison, bit processing, etc.

## SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## Timers and Event Counter

This block is composed of a 14 -bit timer 1, a 4 -bit timer 2 and a 4-bit event counter.

Timer 1 is a standard timer that continuously counts the frequency $X_{I N}$, divided by fourteen. The timer performs accurate counting and the period is given by the following formula:
(Fundamental output frequency $X_{\text {IN }^{\prime}}$ ) $\times$
$2^{5}\left(T M_{L}\right) \times 2^{4}\left(T M_{M}\right) \times 2^{5}\left(T M_{H}\right)=$ cycle time of timer 1
By the continuous use of instructions TATM and TBTM, the contents of $T M_{M}$ are stored in register $B$, the contents of the lower 4 bits of $\mathrm{TM}_{\mathrm{H}}$ in register A , and the high-order bit of $\mathrm{TM}_{\mathrm{H}}$ in carry flag CY , respectively. The contents of timer 1 can be accessed. Instruction RTM clears the contents of timer 1 and resets it to 0 .

Fig. 2 Outline of timer 1 configuration


CARRY FLAG CY
Timer 2 is composed of a 4-bit counter and a 4-bit latch. The contents of register A are stored as the starting value in the latch and the counter by an STM instruction, whereupon counting down starts in synchronization with each machine cycle. When the contents of the counter become F during countdown, the pre-programmed starting value is restored in the counter from the latch.

Fig. 3 Outline configuration of timer 2 and event counter
(1) Timer mode: When $\mathrm{TMM}=1$ is set by the instruction SMR1

(2) Event mode: When $T M M=0$ is set by the instruction SMR 1


The cycle period of timer 2 is given by the following formula:

Machine cycle $\times\left[1+\left(2^{0} \sim 2^{4}\right)\right]$
Where the timer mode is set by SMR1 instruction, timer 2 is connected to the event counter. Every time the contents of timer 2 become $F$ the event counter counts down once. For the event counter, the contents of register A can be stored in the counter and used as a starting value by using instruction SEC.

When the event mode is set using instruction SMR1, the event counter is counted down by sensing the rising edge of external event counter input EC.

In both timer mode and event mode, the event counter is counted down from a starting value, and an interrupt request signal is generated when the contents become $F$.

The time necessary for $\mathrm{INT}_{\boldsymbol{T}}$ generation from the starting value is given by the following formulas:

Timer mode
Machine cycle $\times\left[1+\left(2^{0} \sim 2^{4}\right) \times\left(2^{0} \sim 2^{4}\right)\right]$
Event mode
EC input period $\times\left(2^{0} \sim 2^{4}\right)$
The recurrence period of the shift clock pulse CLK which is generated in synchronization with data transmission for series data transmission is given by the period programmed by timer 2. The CLK output is set by the mode $\mathrm{SDM}=1$, RVM $=0$ of instruction SMR1. It is generated with a period determined by the contents of the latch of timer 2 and by the execution of the instructions SST and RST.

## General-Purpose Registers Q, R, S, and T

These general-purpose registers comprise a set of four 8-bit shift registers. When using combinations of functions such as serial input, serial output, parallel input and parallel output, by properly selected instructions, they are employed for data transfer between register $A$ and register $B$, data transfer between output ports or input/output ports, data storage of the data field of the ROM value ( 8 bits), transmission of internal serial data, receiving of external serial data, etc.

When the general-purpose registers are used as a single 32-bit shift register, four kinds of modes as shown in Table 3 can be set by instruction SMR1. The shift instructions comprise instruction SST, which shifts 32 bits of data by setting the shift register input to ' 1 '; instruction RST, which shifts 32 bits of data and resets the input to ' 0 '; and instruction IST, which shifts the data by reading the data of the serial data input data. Instruction IST, except in the mode where SDM $=0$ and $\mathrm{RVM}=1$, reads the serial data of the DATA terminal (which is used as the input or the output terminal). In the mode where SDM $=0$ and RVM $=1$, it reads the data at the rising edge of the clock input CLK and shifts the data. Note that it cannot respond to data input that has a transfer rate faster than the machine cycle rate, since detection of the rising edge of CLK is carried out by using the internal clock pulse. In the mode where $S D M=1$ and $R V M=0$, data is output synchronized with the clock pulse output CLK generated by the period programmed in timer 2 (from the least significant bits of the general-purpose register). In the mode where SDM $=1$ and RVM $=1$, data is output synchronized with the shift instruction and is transmitted from the least significant bit of the general-purpose register.

Instruction TNAB stores 8 -bit data from registers A and $B$ in one of the general-purpose registers designated by the input/output address $r$, which is defined by 2 bits of the data field.

Instruction TABN transfers 8-bit data from one of the general-purpose registers designated by the input/output address $r$, which is defined by 2 bits of the data field into $A$ and $B$ registers.

Instruction OPI stores the 8-bit value of the data field in one of the general-purpose registers designated by the input/output address $r$ by using it in combination with instruction BMAB or by using instruction OPI alone, as
described in the explanation of the program counter function.

Instruction TPRN stores the contents of the register designated by the input/output address $r$ in the latch of the output port corresponding to the input/output address $r$, which is then usable.

Instruction TRPA stores the contents of the 32 -bit register in corresponding latches of all the output ports. These are then valid at the outputs.

Instruction TRPN can restore from the contents of the output latch port designated by the input/output address $r$ into the register corresponding to the input/output address r.

## Interrupt Function

This microcomputer has a hardware interrupt function for four conditions by one-level. The interrupt requests comprise: the RESET signal; the interrupt request signals $\mathbb{I N T} T_{A}$ and $I N T_{B}$ as external signals; and the interrupt request signal $I N T_{T}$ by the internal event counter. The order of priority is determined as follows:

## RESET $>\mathbb{N N T}_{\mathbf{A}}>\mathbb{N N T}_{\mathbf{T}}>\mathbb{N N T}_{\mathbf{B}}$

The interrupt enable instructions comprise EIA, EIB, EIAB and EIT and the interrupt disable instructions comprise DIA, DIB, DIAB and DIT. A RESET signal restores the hardware to the initial state, independent of any current instruction.

In an interrupt enable state, the interrupt is accepted at the rising edge of interrupt request signals $I N T_{A}$ and $I N T_{B}$. When an interruption is requested in an interrupt disable state, the interrupt is not executed. If the interrupt disable state is removed thereafter and a corresponding interrupt enable instruction is executed, the interrupt routine will be executed immediately because the interrupt request has been held in the latch. The current interrupt request, held in a latch during the interrupt disable state, is reset by the interrupt disable instruction.

When two and more interrupt requests of four factors occur simultaneously, the interrupt processing is by order of the highest priority routine. The interrupt request of lower priority order is held in the corresponding latch in an interrupt disable state. When the interrupt disable state is removed by the interrupt enable instruction (after completion of the interrupt process of upper priority order), the interrupt request of next lower priority is initiated.

Table 3 Mode setting by instruction SMR 1; when the general-purpose registers are employed as a 32-bit shift register

| Mode flag | SDM | 0 | 0 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | RVM | 0 | 1 | 0 | 1 |
| DATA terminal |  | Input | Input | Output | Output |
| CLK terminal |  | Floating | Input (rising edge trigger) | Output (generated by timer 2) | ut 'generated by shift instruction) |
| Shift data input | SST, RST | Immediate field data | DATA terminal input | Immediate field data | Immediate field data |
|  | IST | DATA terminal outpt |  | DATA terminal output | DATA terminal output |
| Shift clock pulse |  | Instructions SST, RST. IST | CLK input | Instructions SST, RST, IST | Instructions SST. RST. IST |
| Transmission, receiving |  | Receiving (only in instruction IST) | Receiving | Transmission | Transmission |

## SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## Mode Register

The mode register is composed of 10 bits, and can select operation modes and functions, etc. of the associated input port or output port by setting or resetting the mode flag corresponding to a bit in register A .

The mode setting by the instruction SMR is shown in Table 5.

The mode flag IMQ will select the use of the input/ output port Q for input or output.

The mode flags $I M R_{1}$ and $I M R_{2}$ select the use of the input/output port $R$ for input or for output in 4-bit unit.

The mode flag LCD will select the instruction that activates output port $U$. In case of status ' 0 ', only instruction SU is valid. In case of status ' 1 ', port $U$ can be set by instruction SU and by instructions TPRN and TPRA, which move the contents of the general-purpose register to the output port. Every bit of port U , as shown in Table 4, can be programmed for three states as determined by the contents of registers A and B . For example, by using instruction TPRA in LCD $=1$, we can drive a 1/2duty liquid crystal display panel by the $1 / 2$ voltage equalization method, where port $U$ is used for the common output and the ports $Q, R, S$ and $T$ for the segment outputs.

The mode setting by instruction SMR1 is shown in Table 6.

The mode flag TMM determines whether the event counter is in the independent event mode or in the timer mode by connecting with timer 2.

The mode flag determines whether all the three-state signals for the external main memory (RAM), $A_{0} \sim D_{11}$, $D_{0} \sim D_{3}, O D$ and $R / W$, are in floating or activated state.

The mode flags RVM and SDM select the functions of the terminals DATA and CLK, which are the transmission/ receiving and input/output ports, when the 32 -bit generalpurpose register is used as a shift register. For further details, refer to the explanation of the general-purpose register.

Table 4 Three-state-condition setting of output port U

| Contents of register B | Contents of register $A$ | State of port U (when exe- <br> cuting SU. TPRN or TRRA) |
| :---: | :---: | :---: |
| 0 | 0 | Floating |
| 0 | 1 | Floating |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

[^9]Table 5 SMR mode setting

| Bits of register A | Mode flag (contents of register A are stored) | Status | Function | Mode flag at reset |
| :---: | :---: | :---: | :---: | :---: |
| $A_{0}$ | IMQ | 0 | Port Q is used as an 8 -bit input port. | 0 |
|  |  | 1 | Port $Q$ is used as an 8 -bit output port. |  |
| $A_{1}$ | LCD | 0 | Port Q is used as an 8-bit output port. | 0 |
|  |  | 1 | For output port U, instructions TPRN and TPRA for port Q, R, S and T can also set port U. |  |
| $A_{2}$ | \|MR1 | 0 | Port $R_{1}$ is used as a 4-bit input port. | 0 |
|  |  | 1 | Port $R_{1}$ is used as a 4-bit output port. |  |
| $A_{3}$ | IMR2 | 0 | Port $R_{2}$ is used as a 4-bit input port. | 0 |
|  |  | 1 | Port $\mathrm{R}_{2}$ is used as a 4-bit output port. |  |

Table 6 SMR 1 mode setting

| Bits of register A | Mode flag (contents of register A are stored) | Status | Function | Mode flag at reset |
| :---: | :---: | :---: | :---: | :---: |
| $A_{0}$ | TMM | 0 | Event mode: event counter is used with EC input. | 0 |
|  |  | 1 | Timer mode: event counter is used in combination with timer 2. |  |
| $A_{1}$ | BF | 0 | All signals $\left(A_{11} \sim A_{0} . D_{3} \sim D_{0} . O D\right.$ and $\left.R / W\right)$ for external main memory (RAM) are put in floating. | 0 |
|  |  | 1 | All signals $\left(A_{11} \sim A_{0} . D_{3} \sim D_{0} . O D\right.$ and $\left.R / W\right)$ for external main memory (RAM) are activated. |  |
| $A_{2}$ | RVM | 0 | When the general-purpose registers are used as a 32 -bit shift register, functions of transmission/receiving, terminals DATA and CLK are employed properly by RVM, SDM flags. For further details, refer to explanation of the general-purpose register. | 0 |
|  |  | 1 |  |  |
| $A_{3}$ | SDM | 0 |  | 0 |
|  |  | 1 |  |  |

Outline Specifications of M58494-XXXP

| Item |  |  | Performance |
| :---: | :---: | :---: | :---: |
| Number of basic instructions |  |  | 92 |
| Execution time of basic instructions |  |  | $6.6 \mu \mathrm{~s}$ (at $\mathrm{VCC}=5 \mathrm{~V}$, $f=455 \mathrm{kHz}$ ) |
| Clock frequency |  |  | $200 \sim 455 \mathrm{kHz}$ |
| Memory capacity | ROM |  | 4096 words by 10 bits |
|  | RAM (built-in) |  | 32 words by 4 bits |
|  | RAM (external) |  | 4096 words by 4 bits (max.) |
| Input/output port for external RAM | Address (port A) |  | 12 bits $\times 1$ ( 3 states) |
|  | Control signal (port OD and R/W) |  | 2 bits ( 3 states) |
|  | Data bus (port D) |  | 4 bits $\times 1$ (3 states) |
| Input/output port | Q | Input | 8 bits $\times 1$ |
|  |  | Output | 8 bits $\times 1$ |
|  | R | Input | 4 bits $\times 2$ |
|  |  | Output | 8 bits $\times 1$ |
|  | S | Output | 8 bits $\times 1$ |
|  | T | Output | 8 bits $\times 1$ |
|  | DATA | Serial data | 1 bit (input/output port) |
|  | CLK | Synchronizing pulse | 1 bit (input/output port) |
|  | U | Output | 4 bit $\times 1$ (3-state) |
|  | EC | Input | 1 bit |
| Subroutine nesting |  |  | 12 levels |
| Interrupt request |  |  | 4 factors 1 level |
| Saving of data pointer |  |  | 4 levels |
| Clock generation circuit |  |  | Built-in (oscillation reference element is outside) |
| Ports input/output characteristics | Absolute maximum rating voltage |  | Vcc |
|  | Input/output characteristics |  | Interchangeable with CMOS logic series |
| Power supply voltage | $V_{\text {CC }}$ |  | 5 V (nominal) |
|  | VSS |  | OV |
| Element structure |  |  | CMOS |
| Package |  |  | 68-pin plastic molded flat package |
| Power dissipation |  |  | 5 mW (at $\mathrm{VCC}_{\text {c }}=5 \mathrm{~V}$. $\mathrm{f}=455 \mathrm{kHz}$ ) |

Note 2 : Ports to be used will be determined in accordance with user's specifications.

MACHINE INSTRUCTIONS



## MII I SUCISRI NIGKUCUMPUTERS

M58494-XXXP

| Item | Symbol | Code |  |  | $\begin{array}{\|l\|} \hline \frac{0}{0} \\ 0 \\ 0 \\ 0 \\ 0 \\ \hline \end{array}$ | Function | Skip conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { clas-- } \\ & \text { cifi- } \\ & \text { cation } \end{aligned}$ |  | $191817161514 \quad 13121110$ | $\begin{array}{\|c\|} 16 \mathrm{mal} \\ \text { notation } \end{array}$ |  |  |  |  |  |
|  | EIA | 0000001001 | 009 | 1 | 1 | Enables interruption of INT ${ }_{A}$ signal. | - | - |
| 은 | EIB | 0000001010 | 00A | 1 | 1 | Enables interruption of INT ${ }_{\text {B }}$ signal. | - | - |
| $\stackrel{\rightharpoonup}{0}$ | EIAB | 0000001011 | OOB | 1 | 1 | Enables interruption of INT $A$ and $I N T_{B}$ signals. | - | - |
| $\stackrel{\text { 은 }}{ }$ | EIT | 0000001000 | 008 | 1 | 1 | Enables interruption of INT $T_{\text {signal. }}$ | - | - |
| 을 | DIA | 0000001101 | OOD | 1 | 1 | Disables interruption of INT ${ }_{\text {A }}$ signal. | - | - |
| $\stackrel{\text { 믈 }}{ }$ | DIB | 0000001110 | OOE | 1 | 1 | Disables interruption of INT ${ }_{B}$ signal. | - | - |
| $\stackrel{\text { ¢ }}{\substack{\text { ¢ }}}$ | DIAB | 0000001111 | OOF | 1 | 1 | Disables interruption of INT ${ }_{A}$ and $I N T_{B}$ signals. | - | - |
|  | DIT | 0000001100 | 00C | 1 | 1 | Disables interruption of INT $T^{\text {' }}$ signal. | - | - |
| $\underset{i}{\stackrel{\rightharpoonup}{\Phi}}$ |  | 0000101111 |  |  |  | (B) $\leftarrow\left(T M_{M}\right)$ | - | - |
|  | TATM | 0010100111 | OA7 | 1 | 1 |  |  |  |
|  |  |  |  |  |  | $(C Y) \leftarrow\left(T M_{H 4}\right)$ |  |  |
|  | RTM | 0010110100 | OB4 | 1 | 1 | $\left(T M_{L}\right) \leftarrow 0, \quad\left(T M_{M}\right) \leftarrow 0, \quad\left(T M_{H}\right) \leftarrow 0$ | - | - |
|  | STM | 0011000111 | $0 \mathrm{C7}$ | 1 | 1 | $($ TM II $) \leftarrow(A)$ | - | - |
|  | SEC | 0011000110 | $0 \mathrm{C6}$ | 1 | 1 | $(E \vee C) \leftarrow(A)$ | - | - |
| 3030.30.3$\underline{a}$ | ID | 0000101110 | 02E | 1 | 1 | $(B) \leftarrow(D), \quad(O D) \leftarrow$ low level | - | - |
|  | OD | 0001001100 | 04C | 1 | 1 | $(D) \leftarrow(B), \quad(R / W) \leftarrow$ low level | - | - |
|  | OPI s | 10 ssss ssss | 2 ss | 1 | 1 | $(R(r)) \leftarrow s$ | - | - |
|  |  |  |  |  |  | Where the general-purpose register is designated with $r=0 \sim 3$. |  |  |
|  | TNAB $r$ | 00010010 rr | $\begin{array}{r} 048 \\ + \end{array}$ | 1 | 1 | $(R(r)) \leftarrow(A, B)$ <br> Where the general-purpose register is designated with $r=0 \sim 3$. | - | - |
|  | TABN r | 00001010 rr | $\begin{array}{r} 028 \\ + \\ \mathbf{r} \end{array}$ | 1 | 1 | $(A, B) \leftarrow(R(r))$ <br> Where the general-purpose register is designated with $r=0 \sim 3$. | - | - |
|  | 10 | 0010101000 | OAB | 1 | 1 | $(A, B) \leftarrow(P(Q))$ | - | - |
|  | IR1 | 0000101100 | 02C | 1 | 1 | (B) $\leftarrow\left(P\left(R_{1}\right)\right)$ | - | - |
|  | IR2 | 0000101101 | 02D | 1 | 1 | $(B) \leftarrow\left(P\left(R_{2}\right)\right)$ | - | - |
|  | SMR | 0000110100 | 034 | 1 | 1 | $(M R) \leftarrow(A)$ | - | - |
|  | SMR1 | 0000110110 | 036 | 1 | 1 | $(M R 1) \leftarrow(A)$ | - | - |
|  | SST | 0000111100 | 03C | 1 | 1 | $\left(R\left(Q_{0}\right)\right) \leftarrow 1, \quad R(A l l) \leftarrow 1$-bit shift $R(A l l)$ | - | - |
|  | RST | 0000111101 | 03D | 1 | 1 | $\left(R\left(Q_{0}\right)\right) \leftarrow 0, R(A l l) \leftarrow 1$-bit shift $R(A l l)$ | - | - |
|  | IST | 0000111110 | O3E | 1 | 1 | $\left(R\left(Q_{0}\right)\right) \leftarrow(D A T A), \quad R(A l l) \leftarrow 1$-bit shift $R(A l l)$ | - | - |
|  | SU | 0001001110 | 04E | 1 | 1 | $(U) \leftarrow(A), \quad$ when $(B)_{i}=1 . \quad(U) \leftarrow$ floating. when $(B) i=0$ | - | - |
|  | CLP | 0000000001 | 001 | 1 | 1 | $(P(A \\|)) \leftarrow 0$ | - | - |
|  | TPRA | 0010110000 | OBO | 1 | 1 | $(P(A l l)) \leftarrow(R(A \\| I))$ | - | - |
|  | TPRN r | 001111 00rr | OF r | 1 | 1 | $(P(r)) \leftarrow(R(r))$ | - | - |
|  | TRPN $r$ | 000111 00rr | 07 r | 1 | 1 | $(R(r)) \leftarrow(P(r))$ | - | - |
| ¢ ¢ ¢ | NOP | 0000000000 | 000 | 1 | 1 | No operation | - | - |


| Symbol | Details | Symbol | Details |
| :---: | :---: | :---: | :---: |
| A | 4-bit register (accumlator) | $P(Q)$ | 8-bit port Q |
| Ai | Indicates the bits of register A. Where $i=0 \sim 3$. | $P\left(R_{1}\right)$ | 4-bit port $\mathrm{R}_{1}$ |
| B | 4-bit auxiliary register | $P\left(R_{2}\right)$ | 4-bit port $\mathrm{R}_{2}$ |
| $B(j)$ | The bit of register B. addressed when $\mathrm{j}=0 \sim 3$. | $R$ (All) | Indicates all the 8-bit registers, Q, R, S, T (32-bit) |
| CY | 1 -bit carry flag |  |  |
| D | 4-bit input/output port (3-state) | $R\left(Q_{0}\right)$ | 1 st bit of register 0 |
| DATA | 1 -bit input/output port for serial data | $R(r)$ | The register selected by r ( r corresponds with registers Q, R, S, and T |
| DP | 12-bit data pointer composed of registers $X, Y$ and $Z$ |  | where $\mathrm{r}=0 \sim 3$ ) |
| EVC | 4-bit event counter | R/W | 1-bit output port which is used for the write signal of the external main |
| $M$ (DP) | 4-bit data memory addressed by the data pointer DP |  | memory |
|  |  | $S M(D P)$ | The 4-bit internal scratch-pad memory addressed by the data pointer DP |
| Mi | 12-bit data from the scratch-pad memory addressed by $i=0 \sim 3$ (data pointer number in the fixed area) | SP | 4-bit stack pointer |
| $M_{i}(D P)$ | 4-bit data from external memory addressed by the contents data | TM1 | 14-bit counter composed of.TML. $\mathrm{TM}_{\mathrm{M}}$ and $\mathrm{TM}_{H}$ counters |
|  | pointer DP, where $\mathrm{i}=0 \sim 3$ | TM2 | 4-bit counter |
| MF | 1 -bit flag for selection of internal scratch-pad memory (MF $\leftarrow 0$ at | TM ${ }_{\text {H }}$ | 5-bit counter |
|  | instruction SM) or external main memory (MF $\leftarrow 1$ at instruction MM) | TM $\mathrm{Hi}^{\text {l }}$ | Indicates the bit of $T M_{H}$ counter. where $\mathrm{i}=0 \sim 4$ |
|  |  | TML | 5-bit counter |
| $M M$ (DP) | 4-bit external main memory data addressed by the data pointer DP | TMM | 4-bit counter |
|  |  | $\cup$ | 4-bit output port (3-state) |
| $M(S P)$ | 12-bit data from external memory addressed by the stack pointer SP (return address stored in the fixed area) | $\times$ | 4 -bit register where $X=0 \sim 15$, addressing the field of 16 words by 4 bits per file. |
| MR | 4-bit mode flag (IMQ. LCD, IMRI. IMR2) |  |  |
| MR1 | 4-bit mode flag (TMM, BF, RVM, SDM) | Y | 4-bit register where $Y=0 \sim 15$. which addresses the word unit of 16 words by 4 bits. |
| OD | 1-bit output port used for the read signal for external main memory. | Z | 4 -bit register where $Z=0 \sim 15$, which addresses 16 files $\times 16$ words $\times$ 4 bits |
| P | 5-bit page register |  |  |
| Pi | Indicates the bits of register P. where $\mathrm{i}=0 \sim 4$. | iii | 3-bit binary variable |
| PC | 12-bit program counter composed of counters $P C_{L} . P_{M}$ and $\mathrm{PC}_{\mathrm{H}}$ | ij nnnn | 2-bit binary constant |
| $\mathrm{PCH}_{\mathrm{H}}$ | 4-bit counter | ppppp | 5 -bit binary constant |
| $P C_{L}$ | 4-bit counter | $r$ | Input/output address to select one of the general-purpose registers |
| PCM | 4-bit counter |  | Q. R. S and T. $(r=0 \sim 3)$ |
| $P(A l l)$ | Indicates all the 8-bit ports. Q, R, S. T (32-bit) | rr | 2-bit binary constant |
| $P(r)$ |  | ssss ssss | 8-bit binary constant |
|  | The port selected by r (corresponds with ports Q, R, S. and T at $\mathrm{r}=0 \sim 3$ ) | $x \mathrm{xxx}$ | 4-bit binary variable |
|  |  | yyyy | 4-bit binary variable |
|  |  | zzzz | 4-bit binary variable |

INSTRUCTION CODE LIST

|  |  | 000000 | 000001 | 000010 | 000011 | 000100 | 000101 | 000110 | 000111 | 001000 | 00. 1001 | 001010 | 001011 | 001100 | 001101 | 001110 | 001111 | $\left.\begin{array}{ll} 01 & 0000 \\ 01 & 0 \\ 01 & 0111 \end{array} \right\rvert\,$ | 011000 | 011001 | 011010 | 011011 | $\begin{array}{lll} 01 & 100 \\ 01 & 1001 \end{array}$ | $\begin{array}{\|c\|c\|c\|c\|c\|c\|} 01110 \\ 01 & 1111 \end{array}$ | $\left[\begin{array}{ll} 10 & 0000 \\ 10 & 11111 \end{array}\right]$ | $\begin{aligned} & 0 \\ & 11 \\ & 11 \\ & 11 \\ & 11 \\ & 0 \end{aligned} 0000111$ | $\begin{aligned} & 11.1000 \\ & 11 \\ & 11111 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | OB | OC | OD | OE | OF | 10~17 | 18 | 19 | 1A | 1B | 10~10 | 1E~1F | 20~2F | 30~37 | 38~3F |
| 0000 | 0 | NOP | $\begin{gathered} \text { SEY } \\ 0 \end{gathered}$ | TAY | - | TYA | $\begin{aligned} & A \\ & 0 \end{aligned}$ | AM | $\begin{gathered} \text { TRPN } \\ 0 \end{gathered}$ | SM | $\begin{gathered} \text { SEI } \\ 0 \end{gathered}$ | TAB | TPRA | TBA | $\begin{gathered} B A \\ 0 \end{gathered}$ | SEAM | $\begin{gathered} \text { TPRN } \\ 0 \end{gathered}$ | B | $\begin{gathered} L Y \\ 0 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 0 \end{gathered}$ | $\begin{gathered} L Z \\ 0 \end{gathered}$ | $\begin{gathered} \text { LX } \\ 0 \end{gathered}$ | LP | - | OPI | BL | BM |
| 0001 | 1 | CLP | $\begin{gathered} \text { SEY } \\ 1 \end{gathered}$ | * | - | * | A | * | $\begin{gathered} \text { TRPN } \\ 1 \end{gathered}$ | * | $\begin{gathered} \text { SEI } \\ 1 \end{gathered}$ | * | * | * | $\begin{gathered} \text { BA } \\ 1 \end{gathered}$ | * | $\begin{gathered} \text { TPRN } \\ 1 \end{gathered}$ | B | $\begin{gathered} \text { LY } \\ 1 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 1 \end{gathered}$ | $\begin{gathered} \text { LZ } \\ 1 \end{gathered}$ | $\begin{gathered} L x \\ 1 \end{gathered}$ | LP | - | OPI | BL | BM |
| 0010 | 2 | - | $\begin{gathered} \text { SEY } \\ 2 \end{gathered}$ | TAX | - | TXA | A | AMC | $\begin{gathered} \text { TRPN } \\ 2 \end{gathered}$ | MM | SEI <br> 2 | TASP | * | TSPA | $\begin{gathered} B A \\ 2 \end{gathered}$ | * | $\left\lvert\, \begin{gathered} \text { TPRN } \\ 2 \end{gathered}\right.$ | B | $\begin{gathered} L Y \\ 2 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 2 \end{gathered}$ | $\begin{gathered} L Z \\ 2 \end{gathered}$ | $\begin{gathered} \text { LX } \\ 2 \end{gathered}$ | LP | - | OPI | BL | BM |
| 0011 | 3 | - | $\begin{gathered} \text { SEY } \\ 3 \end{gathered}$ | TAZ | - | TZA | A | AMCS | $\begin{gathered} \text { TRPN } \\ 3 \end{gathered}$ | * | $\begin{gathered} \text { SEI } \\ 3 \end{gathered}$ | * | * | * | $\begin{gathered} \text { BA } \\ 3 \end{gathered}$ | * | $\begin{array}{\|c} \text { TPRN } \\ 3 \end{array}$ | B | $\begin{gathered} \text { LY } \\ 3 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 3 \end{gathered}$ | $\begin{gathered} L Z \\ 3 \end{gathered}$ | $\begin{gathered} \text { LX } \\ 3 \end{gathered}$ | LP | - | OPI | BL | BM |
| 0100 | 4 | $\begin{gathered} \mathrm{SZM} \\ 0 \end{gathered}$ | $\begin{gathered} \text { SEY } \\ 4 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 0 \end{gathered}$ | SMR | TMA | A | $\begin{gathered} \text { XAM } \\ 0 \end{gathered}$ | $\begin{gathered} \text { SDP } \\ 0 \end{gathered}$ | TACM | $\begin{gathered} \text { SEI } \\ 4 \end{gathered}$ | TACP | RTM | TPAC | $\begin{gathered} B A \\ 4 \end{gathered}$ | - | $\begin{gathered} \mathrm{LDP} \\ 0 \end{gathered}$ | B | $\begin{gathered} L Y \\ 4 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 4 \end{gathered}$ | $\begin{gathered} L Z \\ 4 \end{gathered}$ | $\begin{gathered} \text { Lx } \\ 4 \end{gathered}$ | LP | - | OPI | BL | BM |
| 0101 | 5 | $\begin{gathered} \mathrm{SZM} \\ 1 \end{gathered}$ | $\begin{gathered} \text { SEY } \\ 5 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 1 \end{gathered}$ | * | * | A | XAM | $\begin{gathered} \text { SDP } \\ 1 \end{gathered}$ | * | $\begin{gathered} \mathrm{SEI} \\ 5 \end{gathered}$ | * | * | * | $\begin{gathered} B A \\ 5 \end{gathered}$ | - | $\begin{array}{\|c} \hline \text { LDP } \\ 1 \end{array}$ | B | $\begin{gathered} \mathrm{LY} \\ 5 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 5 \\ \hline \end{gathered}$ | $\begin{gathered} L Z \\ 5 \end{gathered}$ | $\begin{gathered} \llcorner X \\ 5 \end{gathered}$ | LP | - | OPI | BL | BM |
| 0110 | 6 | $\begin{gathered} \text { SZM } \\ 2 \end{gathered}$ | $\begin{gathered} \text { SEY } \\ 6 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 2 \end{gathered}$ | SMR1 | * | A | $\begin{gathered} \text { XAM } \\ 2 \end{gathered}$ | $\begin{gathered} \mathrm{SDP} \\ 2 \end{gathered}$ | * | $\begin{gathered} \text { SEI } \\ 6 \end{gathered}$ | - | - | SEC | $\begin{gathered} B A \\ 6 \end{gathered}$ | - | $\begin{gathered} \text { LDP } \\ 2 \end{gathered}$ | B | $\begin{gathered} \text { LY } \\ 6 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 6 \end{gathered}$ | $\begin{gathered} \mathrm{LZ} \\ 6 \end{gathered}$ | $\begin{gathered} \mathrm{LX} \\ 6 \end{gathered}$ | LP | - | OPI | BL | BM |
| 0111 | 7 | $\begin{gathered} \mathrm{SZM} \\ 3 \end{gathered}$ | $\begin{gathered} \text { SEY } \\ 7 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 3 \end{gathered}$ | * | * | A | $\begin{gathered} \text { XAM } \\ 3 \end{gathered}$ | $\begin{gathered} \text { SDP } \\ 3 \end{gathered}$ | * | $\begin{gathered} \text { SEI } \\ 7 \end{gathered}$ | TATM | - | STM | $\begin{gathered} \text { BA } \\ 7 \end{gathered}$ | - | $\begin{gathered} \text { LDP } \\ 3 \end{gathered}$ | B | $\begin{gathered} \text { LY } \\ 7 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 7 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{LZ} \\ 7 \end{gathered}$ | $\begin{gathered} \text { LX } \\ 7 \end{gathered}$ | LP | - | OPI | BL | BM |
| 1000 | 8 | EIT | $\begin{array}{\|c\|} \hline \text { SEY } \\ 8 \end{array}$ | $\begin{gathered} \text { TABN } \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} \text { SZB } \\ 0 \end{gathered}$ | $\begin{gathered} \text { TNAB } \\ 0 \\ \hline \end{gathered}$ | A | $\begin{gathered} \text { XAMD } \\ 0 \\ \hline \end{gathered}$ | DEY | RC | $\begin{gathered} \text { SEI } \\ 8 \end{gathered}$ | IQ | szC | $\begin{gathered} \text { BMAB } \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { BMA } \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMDI } \\ 0 \end{gathered}$ | RT | B | $\begin{gathered} \text { LY } \\ 8 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 8 \end{gathered}$ | $\begin{gathered} \llcorner Z \\ 8 \end{gathered}$ | $\begin{gathered} \text { LX } \\ 8 \end{gathered}$ | LP | - | OPI | BL | BM |
| 1001 | 9 | EIA | $\begin{gathered} \text { SEY } \\ 9 \end{gathered}$ | $\begin{gathered} \text { TABN } \\ 1 \\ \hline \end{gathered}$ | $\begin{gathered} \text { szB } \\ 1 \end{gathered}$ | $\left[\begin{array}{c} \text { TNAB } \\ 1 \end{array}\right.$ | A | $\begin{gathered} \text { XAMD } \\ 1 \\ \hline \end{gathered}$ | * | * | $\begin{gathered} \text { SEI } \\ 9 \end{gathered}$ | * | * | $\begin{gathered} \text { BMAB } \\ 1 \end{gathered}$ | $\begin{gathered} \text { BMA } \\ 1 \end{gathered}$ | $\begin{gathered} \text { XAMDI } \\ 1 \\ \hline \end{gathered}$ | RTI | B | $\begin{gathered} \text { LY } \\ 9 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 9 \end{gathered}$ | $\begin{gathered} \llcorner Z \\ 9 \end{gathered}$ | $\begin{gathered} \text { LX } \\ 9 \end{gathered}$ | LP | - | OPI | BL | BM |
| 1010 | A | EIB | $\begin{gathered} \text { SEY } \\ 10 \end{gathered}$ | $\begin{gathered} \text { TABN } \\ 2 \\ \hline \end{gathered}$ | $\begin{gathered} \text { SZB } \\ 2 \end{gathered}$ | $\begin{gathered} \text { TNAB } \\ 2 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { A } \\ & 10 \end{aligned}$ | $\begin{gathered} \text { XAMD } \\ 2 \\ \hline \end{gathered}$ | * | SC | $\begin{gathered} \text { SEI } \\ 10 \end{gathered}$ | * | CMA | $\begin{gathered} \text { BMAB } \\ 2 \end{gathered}$ | $\begin{gathered} \text { BMA } \\ 2 \end{gathered}$ | $\begin{gathered} \text { XAMD } 1 \\ 2 \\ \hline \end{gathered}$ | RTS | B | $\begin{array}{r} \text { LY } \\ 10 \end{array}$ | $\begin{gathered} \text { LA } \\ 10 \end{gathered}$ | $\begin{array}{r} \mathrm{LZ} \\ 10 \end{array}$ | $\begin{gathered} \text { LX } \\ 10 \end{gathered}$ | LP | - | OPI | BL | BM |
| 1011 | B | EIAB | $\begin{array}{\|c\|c\|} \hline \text { SEY } \\ 11 \end{array}$ | $\begin{gathered} \mathrm{TABN} \\ 3 \\ \hline \end{gathered}$ | $\begin{gathered} \text { SZB } \\ 3 \end{gathered}$ | TNAB 3 | $\begin{gathered} A \\ 11 \end{gathered}$ | $\begin{gathered} \text { XAMD } \\ 3 \end{gathered}$ | * | * | $\begin{gathered} \text { SEI } \\ 11 \end{gathered}$ | * | * | $\begin{gathered} \text { BMAB } \\ 3 \end{gathered}$ | $\begin{gathered} \text { BMA } \\ 3 \end{gathered}$ | $\begin{gathered} \text { XAMDI } \\ 3 \end{gathered}$ | * | B | $\begin{gathered} \text { LY } \\ 11 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 11 \end{gathered}$ | $\begin{gathered} \text { LZ } \\ 11 \end{gathered}$ | $\begin{array}{r} \text { LX } \\ 11 \end{array}$ | LP | - | OPI | BL | BM |
| 1100 | C | DIT | $\begin{array}{\|c\|} \hline \text { SEY } \\ 12 \end{array}$ | IR1 | SST | OD | $\begin{gathered} A \\ 12 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 0 \end{gathered}$ | INY | $\begin{gathered} \text { SB } \\ 0 \end{gathered}$ | $\begin{gathered} \mathrm{SEI} \\ 12 \end{gathered}$ | $\begin{gathered} \mathrm{RB} \\ 0 \end{gathered}$ | TSM | TCMA | $\begin{gathered} \mathrm{BMA} \\ 4 \end{gathered}$ | $\begin{gathered} \text { XAM } 11 \\ 0 \end{gathered}$ | TSMI | B | $\begin{gathered} \text { LY } \\ 12 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 12 \end{gathered}$ | $\begin{array}{r} \mathrm{LZ} \\ 12 \end{array}$ | $\begin{array}{r} \mathrm{LX} \\ 12 \end{array}$ | LP | - | OPI | BL | BM |
| 1101 | D | DIA | $\begin{gathered} \text { SEY } \\ 13 \end{gathered}$ | IR2 | RST | * | $\begin{aligned} & A \\ & 13 \end{aligned}$ | $\begin{gathered} \text { XAMI } \\ 1 \end{gathered}$ | * | $\begin{gathered} \text { SB } \\ 1 \end{gathered}$ | $\begin{gathered} \text { SEI } \\ 13 \end{gathered}$ | $\begin{gathered} \text { RB } \\ 1 \end{gathered}$ | * | * | $\begin{gathered} \text { BMA } \\ 5 \end{gathered}$ | $\begin{gathered} \text { XAMI1 } \\ 1 \\ \hline \end{gathered}$ | * | B | $\begin{array}{r} \text { LY } \\ 13 \end{array}$ | $\begin{gathered} \text { LA } \\ 13 \end{gathered}$ | $\begin{array}{r} \mathrm{LZ} \\ 13 \end{array}$ | $\begin{array}{r} \text { LX } \\ 13 \end{array}$ | LP | - | OPI | BL | BM |
| 1110 | E | DIB | $\begin{gathered} \text { SEY } \\ 14 \end{gathered}$ | ID | IST | SU | $\begin{gathered} \text { A } \\ 14 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 2 \end{gathered}$ | * | $\begin{gathered} \text { SB } \\ 2 \end{gathered}$ | $\begin{gathered} \text { SEI } \\ 14 \end{gathered}$ | $\begin{gathered} \text { RB } \\ 2 \end{gathered}$ | TMS | * | $\begin{gathered} \text { BMA } \\ 6 \end{gathered}$ | $\begin{gathered} \text { XAMII } \\ 2 \end{gathered}$ | TMSI | B | $\begin{array}{r} \text { LY } \\ 14 \end{array}$ | $\begin{gathered} \text { LA } \\ 14 \end{gathered}$ | $\begin{array}{r} \text { LZ } \\ 14 \end{array}$ | $\begin{array}{r} \text { LX } \\ 14 \end{array}$ | LP | - | OPI | BL | BM |
| 1111 | F | DIAB | $\begin{gathered} \text { SEY } \\ 15 \end{gathered}$ | TBTM | * | * | $\begin{aligned} & \text { A } \\ & 15 \end{aligned}$ | $\begin{gathered} \text { XAMI } \\ 3 \\ \hline \end{gathered}$ | * | $\begin{gathered} \mathrm{SB} \\ 3 \end{gathered}$ | $\begin{gathered} \text { SEI } \\ 15 \end{gathered}$ | $\begin{gathered} \text { RB } \\ 3 \\ \hline \end{gathered}$ | * | * | $\begin{gathered} \text { BMA } \\ 7 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMI1 } \\ 3 \\ \hline \end{gathered}$ | * | B | $\begin{array}{r} \text { LY } \\ 15 \end{array}$ | $\begin{array}{r} \text { LA } \\ 15 \\ \hline \end{array}$ | $\begin{array}{r} \mathrm{LZ} \\ 15 \end{array}$ | $\begin{array}{r} \text { LX } \\ 15 \end{array}$ | LP | - | OPI | BL | BM |

The M5L 8080A P; S is an 8-bit parallel central processing unit (CPU) fabricated on a single chip using a high-speed N channel silicon-gate MOS process,in a ceramic DIL package.

## FEATURES

- Basic machine instructions: 78
- Execution time (at clock frequency 2 MHz ): $2 \mu \mathrm{~s}$
- Directly accessible memory capacity: 65536 bytes
- Number of input/output ports: 256 each
- Multi-level interruption
- Direct memory access (DMA) operation
- All outputs are fully TTL-compatible; $I O L=1.9 \mathrm{~mA}$
- Unlimited subroutine nesting
- Interchangeable with the Intel's 8080A in pin-to-pin connections and machine instructions



MITSUBISHI
ELECTRIC

MITSUBISHI MICROCOMPUTERS M5L 8080A P, S

## 8-BIT PARALLEL CPU

## PIN DESCRIPTIONS

| Pin | Name | Input or output | Function significance |
| :---: | :---: | :---: | :---: |
| $\begin{array}{r} A_{0} \\ S \\ A_{15} \end{array}$ | Address bus | Out | Provides the address signal to external memory up to 65536 bytes or denotes the I/O device number for up to 256 input and 256 output devices. Address terminals are three-state, and remain in the floating state during the HLT instruction execute cycle TiwH or in the hold state. |
| $\begin{gathered} \mathrm{D}_{0} \\ 1 \\ \mathrm{D}_{7} \end{gathered}$ | Data bus | In/Out | Provides bidirectional transfer of instructions and data between CPU and the external memory or the 1/O ports. Status signals are also transferred. When $\overline{W R}$ is low, data goes to memory or output ports. When DBIN is high, the data is received by the CPU. The status signals are sent on the data bus, synchronizing with SYNC. Like the address bus, the data bus maintains the floating state during the HLT instruction execute cycle ( $\mathrm{T}_{\mathrm{WH}}$ ) and in the hold state. |
| SYNC | Synchronizing signal | Out | Indicates the beginning of machine cycles $M_{1}$ through $M_{5}$. The status signals for each cycle are sent out on the data bus while SYNC is active, and are latched in the external registers during SYNC. |
| DBIN | Data bus input control signal | Out | Indicates to the external circuits that the data bus is in the input mode, in which the CPU receives instructions or data from memory or input ports. The CPU receives instructions or data on the data bus when DBIN is high. |
| READY | Ready signal | In | Indicates to the CPU that data from memory or input/output ports is valid on the data bus. When the READY signal is not high in the $T_{2}$ state, the CPU will enter a waiting state $\left(T_{W}\right)$ and the WAIT signal goes high. When READY is high, its state advances from $T_{2}$ or $T_{W}$ to $T_{3}$ This READY signal is used to synchronize the CPU with slower memory or input/output ports. |
| WAIT | Wait state signal | Out | Indicates that the CPU has entered a waiting state. When the WAIT signal is high, the CPU is in a waiting state ( $T_{W}$ ) and the output on the address bus and the data bus is kept stable. |
| $\overline{W R}$ | Write control signal | Out | Indicates timing of a data write-in operation to memory or output ports. When $\overline{W R}$ is low, data on the data bus is valid; when the WAIT signal is high, it is kept low. |
| HOLD | Hold request signal | In | When READY is high, the CPU enters the hold state provided that: <br> - the CPU is in the HLD instruction execute state ( $T_{W H}$ ). <br> - the CPU is in the $T_{2}$ or $T_{W}$ state and the READY signal is high. <br> When the CPU is in the hold state, the data bus and the address bus will be in the floating state, and will be used with the memory or input/output ports regardless of CPU operation. |
| HLDA | Hold acknowledge signal | Out | When high, indicates that the CPU is in the hold state and the address bus and the data bus will be in the floating state. |
| INTE | Interrupt enable control signal | Out | When high, indicates that an interruption will be accepted by the CPU. It is set to high by instruction El and is reset to low by instruction DI. It is automatically reset to low at state $T_{1}$ of machine cycle $M_{1}$ when an interrupt is accepted, and is also reset by the RESET signal. |
| INT | Interrupt request signal | In | Indicates to the CPU M5L 8080AP that an interrupt is being requested. When the INT is high, the interrupt request will be accepted by the CPU unless HLDA is high or INTE is low. If INT is accepted, INTE will go low and status information INTA will be transferred to the data bus as an interrupt request signal. |
| RESET | Reset signal | In | When high, the program counter is reset to ' O ' and instruction NOP is set to the instruction register. INTE is reset to low, and the CPU will not accept interrupts. While RESET is high, the address bus and the data bus remain in the floating state; when RESET goes low, the program will start at location 0 . The data registers, accumulator, stack pointer and flag flip-flops are not reset by this signal. No synchronization is necessary for the RESET signal, but the high level must be kept for a minimum of 3 clock cycles. |

# MITSUBISHI MICROCOMPUTERS M5L 8080A P, S 

## BASIC TIMING

Execution of instructions proceeds in two stages: 1) fetch, and 2) analyze and execute.

Fig. 1 shows the consecutive relationship between stages 1 and 2, after which it is determined whether or not there has been an interrupt request. If there has not, the next instruction is fetched immediately; if there has, it is fetched after completing the necessary interrupt processing. One cycle of this loop completes the execution of one instruction.

Fig. 1 Execution of basic instructions


There are five machine cycles ( $M_{1}, M_{2}, M_{3}, M_{4}$ and $M_{5}$ ) and the fetching, analysis, and execution of a single instruction requires from 1 to 5 machine cycles.

Each cycle consists of from three to five states ( $T_{1}, T_{2}, T_{3}$, $T_{4}$ and $T_{5}$ ), the actual number depending upon the instruction being executed. The duration of one state is defined by successive low-to-high transitions of the $\phi_{1}$ clock. ( 500 ns at a clock frequency of 2 MHz ).

There is also another state, $T_{w}$, situated between $T_{2}$ and $\mathrm{T}_{3}$ (see Fig. 2) and controlled by the external signals READY and HOLD, and instruction HLT. The duration of $T_{w}$ is an integral multiple of the clock cycle.

The first machine cycle ( $\mathrm{M}_{1}$ ) in every instruction cycle is a fetch cycle, and the address for memory read is sent on the address bus. $M_{1}$ is composed of states $T_{1} \sim T_{4}$ or $T_{1} \sim T_{5}$, as shown in Fig. 2. Machine cycles $M_{2}, M_{3}, M_{4}$ and $M_{5}$ are
usually composed of three states $\left(T_{1} \sim T_{3}\right)$, with the exception of the instruction XTHL, which requires five states: $T_{1} \sim T_{5}$.

When the clock period is 500 ns and there is no $T_{w}, M_{1}$ requires $2 \mu \mathrm{~s}$ or $2.5 \mu \mathrm{~s}$, and the other machine cycles require $1.5 \mu \mathrm{~s}$ to execute an instruction. When $\mathrm{T}_{\mathrm{w}}$ exists, the execution time increases accordingly. Since the minimum instruction cycle requires four states $\left(T_{1} \sim T_{4}\right)$ of machine cycle $M_{1}$, the minimum instruction execution time is $2 \mu \mathrm{~s}$.

Fig. 2 Machine cycle states (hatched blocks indicate a state that may not be required)


## INTERRUPT

When an interruption is requested, the decision whether to accept it or not is taken after the instruction in progress is completed; that is, during the last state of the last machine cycle.

When interrupt is requested and the CPU is in the inter-rupt-enable state (signal INTE is high), the CPU accepts the interrupt and begins a special interrupt machine cycle $M_{1}$ in which the program counter is not incremented and the CPU sends out status information INTA (the interrupt acknowledge signal). During state $\mathrm{T}_{3}$ of special interrupt machine cycle $M_{1}$, the external interrupt control circuit sends the interrupt instruction corresponding to interrupt factors on the data bus, and the CPU fetches and executes this instruction. This instruction is a special onebyte call (instruction RST) or a special three-byte call (instruction CALL) which facilitates the processing of interrupts.

MITSUBISHI MICROCOMPUTERS M5L 8080A P, S

## 8-BIT PARALLEL CPU

Fig. 3 Basic instruction cycle


- Besides the states shown in Fig.3, there is a state $T_{H}$, in which the CPU stays in the hold state after the machine cycle.
- States $T_{W}, T_{4}$ and $T_{5}$ are optional.

Table 1 Status information

| $\begin{aligned} & \text { Data } \\ & \text { bus } \end{aligned}$ | Signal symbol | Status information designation | Function |
| :---: | :---: | :---: | :---: |
| Do | INTA | Interrupt acknowledge | Goes high when the CPU accepts the interrupt request signal from the INT terminal. |
| $\mathrm{D}_{1}$ | WO | Write mode | Goes high when the current machine cycle is in a read mode, and falls when in a write (output) mode. |
| $\mathrm{D}_{2}$ | STACK | Stack | Goes high when the address bus holds the pushdown stack address from the stack pointer. |
| $\mathrm{D}_{3}$ | HLTA | HLT instruction acknowledge | Goes high when the CPU executes the HLT instruction and maintains the halt state. |
| $\mathrm{D}_{4}$ | OUT | Output instruction acknowledge | Goes high when the address bus contains the address of an output device and the data bus contains the output data. (The address of an output device is contained simultaneously in the upper 8 bits and the lower 8 bits of the address bus.) |
| D 5 | $M_{1}$ | M 1 status | Goes high when the CPU is in the fetch cycle for the first byte of an instruction. |
| D6 | INP | Input instruction acknowledge | Goes high when the address bus contains the address of an input device and the data bus receives the input data. (The address of an output. device is contained simultaneously in the upper 8 bits and the lower 8 bits of the address bus). $\qquad$ |
| D7 | MEMR | Memory read | Goes high when the data bus is used for memory read data. |

- Hatched portions indicate periods during which input data should be kept stable.
- The address data is valid during the period designated by solid lines.
- The period of $T_{W}$ depends on the condition of the READY signal.


## STATUS INFORMATION

The M58710S sends out 8 bits of status information on data bus ( $\mathrm{D}_{7} \sim \mathrm{D}_{0}$ ) at the first state of each machine cycle $\left(M_{i} \cdot T_{1}\right)$ synchronizing with signal SYNC that indicates the function of each machine cycle. The status signal will be latched in the external register by signal SYNC• $\phi_{1}$. Table 1 gives the functions of the status information that will be sent out on the data bus.

## Table 2 Status

| $\underset{\substack{\text { Status } \\ \text { information }}}{ }$ Mode No. |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \overline{0} \\ & 0 \\ & 0 \\ & \text { B } \\ & \text { On } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
| Do | INTA | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| $\mathrm{D}_{1}$ | WO | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| $\mathrm{D}_{2}$ | STACK | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| $\mathrm{D}_{3}$ | HLTA | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| $\mathrm{D}_{4}$ | OUT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| $\mathrm{D}_{5}$ | $\mathrm{M}_{1}$ | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| $\mathrm{D}_{6}$ | INP | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathrm{D}_{7}$ | MEMR | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |

MITSUBISHI MICROCOMPUTERS M5L 8080A P, S

8-BIT PARALLEL CPU
CPU STATE TRANSITION DIAGRAM


MITSUBISHI MICROCOMPUTERS M5L 8080A P, S

## 8-BIT PARALLEL CPU




MITSUBISHI MICROCOMPUTERS M5L 8080A P, S

## 8-BIT PARALLEL CPU

## INSTRUCTION CODE LIST

| $D_{3} \sim D_{0}$ |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 | NOP | (NOP) | (NOP) | (NOP) | $\begin{aligned} & \text { MOV } \\ & \text { B, B } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{D}, \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{H}, \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & M, B \end{aligned}$ | $\begin{gathered} \text { ADD } \\ \mathrm{B} \end{gathered}$ | $\begin{gathered} \text { SUB } \\ \text { B } \end{gathered}$ | $\begin{gathered} \text { ANA } \\ \mathrm{B} \end{gathered}$ | ORA B | RNZ | RNC | RPO | RP |
| 0001 | 1 | $\frac{L X I}{B}$ | $\frac{L \times I}{D}$ | $\begin{gathered} \text { LXI } \\ H \end{gathered}$ | $\begin{aligned} & L X I \\ & \text { SP } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{B}, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{D}, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{H}, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { M, C } \end{aligned}$ | $\begin{gathered} \text { ADD } \\ \mathrm{C} \end{gathered}$ | $\begin{gathered} \text { SUB } \\ \text { C } \end{gathered}$ | $\begin{gathered} \text { ANA } \\ \mathrm{C} \end{gathered}$ | ORA $\mathrm{C}$ | $\begin{gathered} \mathrm{POP} \\ \mathrm{~B} \end{gathered}$ | $\begin{gathered} \text { POP } \\ \mathrm{D} \end{gathered}$ | $\begin{gathered} \text { POP } \\ H \end{gathered}$ | $\begin{aligned} & \text { POP } \\ & \text { PSW } \end{aligned}$ |
| 0010 | 2 | $\begin{gathered} \text { STAX } \\ B \end{gathered}$ | $\begin{gathered} \text { STAX } \\ D \end{gathered}$ | SHLO | STA | $\begin{aligned} & \text { MOV } \\ & B, D \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { D, D } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { H, D } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { M, D } \end{aligned}$ | $\begin{gathered} A D D \\ D \end{gathered}$ | $\begin{gathered} \text { SUB } \\ D \end{gathered}$ | $\begin{gathered} \text { ANA } \\ \mathrm{D} \end{gathered}$ | $\begin{gathered} \text { ORA } \\ D \end{gathered}$ | JNZ | JNC | JPO | JP |
| 0011 | 3 | $\begin{gathered} I N X \\ B \end{gathered}$ | $\mathrm{INX}_{\mathrm{D}}$ | $\begin{gathered} \text { INX } \\ H \end{gathered}$ | $\begin{gathered} I N X \\ S P \end{gathered}$ | $\begin{aligned} & \text { MOV } \\ & B, E \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { D. E } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { H, E } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & M, E \end{aligned}$ | $\begin{gathered} \text { ADD } \\ \mathrm{E} \end{gathered}$ | $\begin{gathered} \text { SUB } \\ E \end{gathered}$ | $\begin{gathered} \text { ANA } \\ \mathrm{E} \end{gathered}$ | $\begin{gathered} \text { ORA } \\ E \end{gathered}$ | JMP | OUT | XTHL | DI |
| 0100 | 4 | $\begin{gathered} \text { INR } \\ B \end{gathered}$ | $\begin{gathered} \text { INR } \\ D \end{gathered}$ | $\begin{gathered} \text { INR } \\ \mathrm{H} \end{gathered}$ | $\begin{gathered} \text { INR } \\ M \end{gathered}$ | MOV $\mathrm{B}, \mathrm{H}$ | MOV <br> D, H | MOV <br> H, H | MOV <br> M, H | $\begin{gathered} A D D \\ H \end{gathered}$ | $\begin{gathered} \text { SUB } \\ H \end{gathered}$ | $\begin{gathered} \text { ANA } \\ H \end{gathered}$ | $\begin{gathered} \text { ORA } \\ H \end{gathered}$ |  |  | CPO |  |
| 0101 | 5 | $\begin{gathered} \text { DCR } \\ B \end{gathered}$ | $\begin{gathered} \text { DCR } \\ D \end{gathered}$ | $\begin{gathered} \text { DCR } \\ H \end{gathered}$ | $\begin{gathered} \text { DCR } \\ \mathrm{M} \end{gathered}$ | $\begin{aligned} & \text { MOV } \\ & B, L \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{D}, \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { H, L } \end{aligned}$ | MOV <br> M, L | $\begin{gathered} \text { ADD } \\ L \end{gathered}$ | $\begin{gathered} \text { SUB } \\ L \end{gathered}$ | $\begin{gathered} \text { ANA } \\ \mathrm{L} \end{gathered}$ | $\begin{gathered} \text { ORA } \\ L \end{gathered}$ | $\begin{gathered} \text { PUSH } \\ B \end{gathered}$ | $\begin{gathered} P \cup S H \\ D \end{gathered}$ | $\begin{gathered} \text { PUSH } \\ H \end{gathered}$ | $\begin{aligned} & \text { PUSH } \\ & \text { PSWW } \end{aligned}$ |
| 0110 | 6 | $\frac{n v i}{B}$ | MVI D | MVI H |  | $\begin{aligned} & \text { MOV } \\ & \mathrm{B}, \mathrm{M} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{D}, \mathrm{M} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { H, M } \end{aligned}$ | HLT | $\begin{gathered} \text { ADD } \\ \mathrm{M} \end{gathered}$ | $\begin{gathered} \text { SUB } \\ M \end{gathered}$ | $\begin{gathered} \text { ANA } \\ \mathrm{M} \end{gathered}$ | ORA M | ADI, | sult | ANI | OR1 |
| 0111 | 7 | RLC | RAL | DAA | STC | $\begin{aligned} & \text { MOV } \\ & \text { B, A } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { D, A } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{H}, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { M, A } \end{aligned}$ | $\begin{gathered} \text { ADD } \\ \mathrm{A} \end{gathered}$ | $\begin{gathered} \text { SUB } \\ \text { A } \end{gathered}$ | $\begin{gathered} \text { ANA } \\ \text { A } \end{gathered}$ | $\begin{gathered} \text { ORA } \\ \text { A } \end{gathered}$ | $\begin{gathered} \text { RST } \\ 0 \end{gathered}$ | $\begin{gathered} \text { RST } \\ 2 \end{gathered}$ | $\begin{gathered} R S T \\ 4 \end{gathered}$ | $\begin{gathered} \text { RST } \\ 6 \end{gathered}$ |
| 1000 | 8 | (NOP) | (NOP) | (NOP) | (NOP) | $\begin{gathered} \text { MOV } \\ \mathrm{C}, \mathrm{~B} \end{gathered}$ | $\begin{aligned} & \text { MOV } \\ & \text { E, B } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { L, B } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{A}, \mathrm{~B} \end{aligned}$ | $\begin{gathered} \text { ADC } \\ B \end{gathered}$ | $\begin{gathered} \text { SBB } \\ \text { B } \end{gathered}$ | $\begin{gathered} \text { XRA } \\ \text { B } \end{gathered}$ | CMP B | RZ | RC | RPE | RM |
| 1004 | 9 | $\begin{gathered} \text { DAD } \\ B \end{gathered}$ | $\begin{gathered} \text { DAD } \\ \text { D } \end{gathered}$ | $\begin{gathered} \text { DAD } \\ H \end{gathered}$ | $\begin{gathered} \text { DAD } \\ S P \end{gathered}$ | $\begin{gathered} \mathrm{MOV} \\ \mathrm{C}, \mathrm{C} \end{gathered}$ | $\begin{aligned} & \text { MOV } \\ & \text { E, C } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { L, C } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { A, C } \end{aligned}$ | $\begin{gathered} A D C \\ C \end{gathered}$ | $\begin{gathered} \text { SBB } \\ \text { C } \end{gathered}$ | $\begin{gathered} \text { XRA } \\ C \end{gathered}$ | $\begin{gathered} \mathrm{CMP} \\ \mathrm{C} \end{gathered}$ | RET | (RET) | PCHL | SPHL |
| 1010 | A | $\left\lvert\, \begin{gathered} \text { LDAX } \\ B \end{gathered}\right.$ | $\begin{gathered} \text { LDAX } \\ D \end{gathered}$ | LHLD | LDA | $\begin{gathered} \text { MOV } \\ C, D \end{gathered}$ | $\begin{aligned} & \text { MOV } \\ & \text { E, D } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { L, D } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { A, D } \end{aligned}$ | $\begin{gathered} A D C \\ D \end{gathered}$ | $\begin{gathered} \text { SBB } \\ D \end{gathered}$ | $\begin{gathered} \text { XRA } \\ D \end{gathered}$ | $\begin{gathered} \text { CMP } \\ \mathrm{D} \end{gathered}$ | Jz |  |  |  |
| 1011 | B | $\begin{gathered} \text { DC } X \\ B \end{gathered}$ | $\begin{gathered} \text { DCX } \\ \mathrm{D} \end{gathered}$ | $\begin{gathered} \text { DCX } \\ H \end{gathered}$ | $\begin{gathered} D C X \\ S P \end{gathered}$ | $\begin{gathered} \text { MOV } \\ \mathrm{C}, \mathrm{E} \end{gathered}$ | $\begin{aligned} & \text { MOV } \\ & \text { E, E } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { L. E } \end{aligned}$ | $\begin{gathered} \text { MOV } \\ \text { A, E } \end{gathered}$ | $\begin{gathered} A D C \\ E \end{gathered}$ | $\begin{gathered} \text { SBB } \\ \mathrm{E} \end{gathered}$ | $\begin{gathered} \text { XRA } \\ E \end{gathered}$ | $\begin{gathered} \text { CMP } \\ E \end{gathered}$ | (JMP) | 314 | XCHG | EI |
| 1100 | C | $\begin{gathered} \text { INR } \\ C \end{gathered}$ | $\begin{gathered} \text { INR } \\ E \end{gathered}$ | $\begin{gathered} \text { INR } \\ L \end{gathered}$ | $\begin{gathered} \text { INR } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{C}, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { E, H } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { L, H } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { A. } \end{aligned}$ | $\begin{gathered} \text { ADC } \\ H \end{gathered}$ | $\begin{gathered} \text { SBB } \\ H \end{gathered}$ | $\begin{gathered} \text { XRA } \\ H \end{gathered}$ | $\begin{gathered} \text { CMP } \\ H \end{gathered}$ | cz |  | CPE | CM |
| 1101 | D | $\begin{gathered} \text { DCR } \\ \text { C } \end{gathered}$ | $\begin{gathered} \text { DCR } \\ E \end{gathered}$ | $\begin{gathered} \text { DCR } \\ \mathrm{L} \end{gathered}$ | $\begin{gathered} \text { DCR } \\ A \end{gathered}$ | $\begin{gathered} \text { MOV } \\ \text { C, L } \end{gathered}$ | $\begin{aligned} & \text { MOV } \\ & \text { E, L } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { L, L } \end{aligned}$ | MOV <br> A, L | $\begin{gathered} \text { ADC } \\ L \end{gathered}$ | $\begin{gathered} \text { SBB } \\ \mathrm{L} \end{gathered}$ | $\begin{gathered} \text { XRA } \\ \mathrm{L} \end{gathered}$ | $\begin{gathered} \text { CMP } \\ \mathrm{L} \end{gathered}$ | CALL | (CALL) | (CALL) | (CALL) |
| 1110 | E | $\frac{M V I}{C}$ | MVI E | MVI L | MVI | $\begin{gathered} \mathrm{MOV} \\ \mathrm{C}, \mathrm{M} \end{gathered}$ | $\begin{aligned} & \text { MOV } \\ & E, M \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { L, M } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { A, M } \end{aligned}$ | $\begin{gathered} \text { ADC } \\ \mathrm{M} \end{gathered}$ | $\begin{gathered} \text { SBB } \\ M \end{gathered}$ | $\begin{gathered} \text { XRA } \\ M \end{gathered}$ | $\begin{gathered} C M P \\ M \end{gathered}$ | ACl | SEI | XRE | CPI |
| 1111 | F | RRC | RAR | CMA | CMC | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{C}, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { E, A } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { L, A } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{A}, \mathrm{~A} \end{aligned}$ | $\begin{gathered} A D C \\ A \end{gathered}$ | $\begin{gathered} \text { SBB } \\ A \end{gathered}$ | $\begin{gathered} \text { XRA } \\ A \end{gathered}$ | $\begin{gathered} \mathrm{CMP} \\ \mathrm{~A} \end{gathered}$ | $\begin{gathered} \text { RST } \\ 1 \end{gathered}$ | $\begin{gathered} \text { RST } \\ 3 \end{gathered}$ | $\begin{gathered} \text { RST } \\ 5 \end{gathered}$ | $\begin{gathered} \text { RST } \\ 7 \end{gathered}$ |

This list shows the machine codes and corresponding machine instructions. $D_{3} \sim D_{0}$ indicate the lower 4 bits of the machine code and $D_{7} \sim D_{4}$ indicate the upper 4 bits. Hexadecimal numbers are also used to indicate this code. The instruction may consist of one, two, or three bytes, but only the first byte is listed.
$\square$ indicates a three-byte instruction. indicates a two-byte instruction.
( ) is not a formal instruction, but if this code is accessed, the instruction in parentheses may be executed. This is not, however, guaranteed.

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VDD | Supply voltage | With respect to $V^{\text {BB }}$ (substrate) | $-0.3 \sim 20$ | V |
| Vcc | Supply voltage |  | $-0.3 \sim 20$ | V |
| Vss | Supply voltage |  | $-0.3-20$ | V |
| V I | Input voltage |  | $-0.3 \sim 20$ | V |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1500 | mW |
| Topr | Operating free-air temperature range |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-65 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VbB | Supply voltage | $-4.75$ | -5 | -5.25 | V |
| Vcc | Supply voltage | 4.75 | 5 | 5.25 | V |
| VDD | Supply voltage | 11.4 | 12 | 12.6 | V |
| Vss | Supply voltage |  | 0 |  | V |
| VIH | High-level input voltage | 3.3 |  | $\mathrm{Vcc}+1$ | V |
| $V_{\text {IL }}$ | Low-level input voltage | -1 |  | 0.8 | V |
| $\mathrm{VIH}(\phi)$ | High-level clock input voltage | 9 |  | $V D D+1$ | V |
| V IL $(\phi)$ | Low-level clock input voltage | -1 |  | 0.8 | V |
| Topr | Operating free-air temperature | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS $\left(T a=0 \sim 70^{\circ} \mathrm{C}, \mathrm{VDD}=12 \mathrm{~V} \pm 5 \%, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%, \mathrm{VBB}=-5 \mathrm{~V} \pm 5 \%, \mathrm{Vss}=0 \mathrm{~V}\right.$. unless otherwise noted)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| Vol | Low-level output voitage | $10 \mathrm{~L}=1.9 \mathrm{~mA}$ | . All output |  |  | 0.45 | V |
| VOH | High-level output voltage | $1 \mathrm{OH}=-150 \mu \mathrm{~A}$ |  | 3.7 |  |  | V |
| IbB | VBB supply current | Operating at $\mathrm{tc}(\phi)=480 \mathrm{~ns} . \operatorname{Ta}=25^{\circ} \mathrm{C}$ (Note 2) |  |  | -0.01 | -1 | mA |
| Icc | VCC supply current |  |  |  | 60 | 75 | mA |
| IDD | VDD supply current |  |  |  | 40 | 70 | mA |
| 11 | Input current, except clock and data bus | $0 \leqq \mathrm{VI}_{1} \leqq \mathrm{VCC}$ |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $11(\phi)$ | Clock input current | $0 \leqq V_{1}(\phi) \leqq V_{\text {D }}$ |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $11(\mathrm{DB})$ | Input current, data bus (Note 3) | $\begin{aligned} & 0 \leqq V_{I}(D B) \leqq V_{I L} \\ & V_{I L} \leqq V_{I}(D B) \leqq V_{C C} \end{aligned}$ |  |  |  | $\begin{gathered} 10 \\ -100 \end{gathered}$ | $\mu \mathrm{A}$ |
| H(HOLD) | Input current during hold. address or data bus | At hold state $0.45 \mathrm{~V} \leqq \mathrm{~V}_{\mathrm{O}} \leqq \mathrm{VCC}$ |  |  |  | $\begin{gathered} 10 \\ -100 \\ -2 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{Ci}\left(\phi_{1}\right)$ | Input capacitance, clock input ( $\phi_{1}$ ) | $\left.\begin{array}{l} V\left(\phi_{1}\right)=0 \mathrm{~V} \\ V\left(\phi_{2}\right)=0 \mathrm{~V} \\ V_{1}=0 \mathrm{~V} \\ V_{o}=0 \mathrm{~V} \end{array}\right\}$ | $\mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mVr} . \mathrm{m} . \mathrm{s}$ |  | 20 | 25 | pF |
| $\mathrm{Ci}\left(\phi_{2}\right)$ | Input capacitance, clock input ( $\phi_{2}$ ) |  |  |  | 15 | 20 | pF |
| Ci | Input capacitance, any input except clock |  |  |  | 5 | 10 | pF |
| Co | Output capacitance |  |  |  | 5 | 20 | pF |

Note 1: Current flowing into an IC is positive; out is negative.

$$
2: \operatorname{tc}(\phi)=\operatorname{td}\left(\phi_{1} H \cdot \phi_{2}\right)+\operatorname{tr}\left(\phi_{2}\right)+\operatorname{tw}\left(\phi_{2}\right)+\operatorname{tf}\left(\phi_{2}\right)+\operatorname{td}\left(\phi_{2} \cdot \phi_{1}\right)+\operatorname{tr}\left(\phi_{1}\right)
$$

3 : Active pull-up resistors will be switched on to the data bus when DBIN is high and data input voltage is more positive than $\mathrm{V}_{\mathrm{IH}} \mathrm{min}$.

NII SUEISHI MICROCOMPUTERS

## M5L 8080A P, S

## 8-BIT PARALLEL CPU

TIMING REQUIREMENTS $\left(T a=0 \sim 70^{\circ} \mathrm{C}, \mathrm{VDD}=12 \mathrm{~V} \pm 5 \%, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%, \mathrm{VBB}_{\mathrm{B}}=-5 \mathrm{~V} \pm 5 \%\right.$, $\mathrm{Vss}=0 \mathrm{~V}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $t \mathrm{c}(\phi)$ | Clock cycle time (Note 4) | 480 |  | 2000 | ns |
| $\operatorname{tr}(\phi)$ | Clock rise time | 0 |  | 50 | ns |
| $t f(\phi)$ | Clock fall time | 0 |  | 50 | ns |
| $\mathrm{t}_{\mathrm{w}\left(\phi_{t}\right)}$ | Clock 1 pulse width | 60 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}\left(\phi_{2}\right)$ | Clock 2 pulse width | 220 |  |  | ns |
| $\operatorname{td}\left(\phi_{1} L-\phi_{2}\right)$ | Delay time, clock 1 to clock 2 | 0 |  |  | ns |
| td ( $\phi_{2}-\phi_{1}$ ) | Delay time, clock 2 to clock 1 | 70 |  |  | ns |
| $\operatorname{td}\left(\phi_{1} H-\phi_{2}\right)$ | Delay time, clock 1 high to clock 2 | 80 |  |  | ns |
| tsu(DA- $\phi_{1}$ ) | Data setup time with respect to clock 1 | 30 |  |  | ns |
| tsu(DA- $\chi_{2}$ ) | Data setup time with respect to clock 2 | 150 |  |  | ns |
| tsu(HOLD) | Hold setup time | 140 |  |  | ns |
| tsu(INT) | Interrupt setup time | 120 |  |  | ns |
| tsu(RDY) | Ready setup time | 120 |  |  | ns |
| th (DA) | Data hold time | tPD(DBI) |  |  | ns |
| th (HOLD) | Hold input hold time | 0 |  |  | ns |
| th (INT) | Interrupt hold time | 0 |  |  | ns |
| th (RDY) | Ready hold time' | 0 |  |  | ns |

Note $4: \operatorname{tc}_{\mathrm{c}}\left(\phi^{2}\right)=\operatorname{td}\left(\phi_{\mathrm{L}}-\phi_{2}\right)+\operatorname{tr}\left(\phi_{2}\right)+\operatorname{tw}\left(\phi_{2}\right)+\operatorname{tr}\left(\phi_{2}\right)+\operatorname{td}\left(\phi_{2}-\phi_{1}\right)+\operatorname{tr}\left(\phi_{1}\right)$

SWITCHING CHARACTERISTICS $\left(T a=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 10 \%, \mathrm{Vss}=0 \mathrm{~V}\right.$. unless otherwise noted)

| Symbol | Parameter | Test conditions (Note 5) | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $t_{\text {PD ( }}(\mathrm{AD})$ | Propagation delay time, clock 2 to address outputs | $\mathrm{R}_{\mathrm{L}}=2.1 \mathrm{k} \Omega, \mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF}$ |  |  | 200 | ns |
| $t_{\text {PD }}(\mathrm{DA})$ | Propagation delay time, clock 2 to data bus | $\mathrm{R}_{\mathrm{L}}=2.1 \mathrm{k} \Omega, \mathrm{CL}_{2}=100 \mathrm{pF}$ |  |  | 220 | ns |
| $\mathrm{t}_{\mathrm{PD}(\mathrm{CONT})}$ | Propagation delay time, clocks to control outputs | $\mathrm{R}_{\mathrm{L}}=2.1 \mathrm{k} \Omega, \mathrm{CL}_{\text {L }}=50 \mathrm{pF}$ |  |  | 120 | ns |
| t PD(DBI) | Propagation delay time, clock 2 to DBIN output | $\mathrm{R}_{\mathrm{L}}=2.1 \mathrm{k} \Omega, \mathrm{CL}_{\text {L }}=50 \mathrm{pF}$ | 25 |  | 140 | ns |
| t PD(INT) | Propagation delay time, clock 2 to INTE output | $\mathrm{R}_{\mathrm{L}}=2.1 \mathrm{k} \Omega, \mathrm{C}_{\text {L }}=50 \mathrm{pF}$ |  |  | 200 | ns |
| tPD(DI) | Time for data bus to enter input mode |  |  |  | tPD(DBI) | ns |
| tpxz | Disable time to high-impedance state during hold address output and data bus |  |  |  | 120 | ns |
| $t d$ ( $\overline{W R}-A D$ ) | Delay time, write signal to address output | $\mathrm{R}_{\mathrm{L}}=2.1 \mathrm{k} \Omega, \mathrm{C}_{L}=100 \mathrm{pF}$ | td (\$1H-¢2) |  |  | ns |
| $t d(A D-\overline{W R})$ | Delay time, address output to write signal | $\mathrm{RLL}^{2}=2.1 \mathrm{k} \Omega, \mathrm{CL}_{2}=100 \mathrm{pF}$ | Note 6 |  |  | ns |
| $\mathrm{td}(\overline{W R}-\mathrm{DA})$ | Delay time, write signal to data output | $\mathrm{R}_{\mathrm{L}}=2.1 \mathrm{k} \Omega, \mathrm{CL}_{2}=100 \mathrm{pF}$ | $\mathrm{td}(\phi 11-\phi 2)$ |  |  | ns |
| td (DA- $\overline{\mathrm{WR}}$ ) | Delay time, data output to write signal | $\mathrm{R}_{\mathrm{L}}=2.1 \mathrm{k} \Omega, \mathrm{C}_{L}=100 \mathrm{pF}$ | Note 7 |  |  | ns |

Note 5 : Load circuit


Note $6: \mathrm{t}_{\mathrm{d}}(\mathrm{AD}-\overline{\mathrm{WR}})=2 \mathrm{t}_{\mathrm{c}}(\phi)-\mathrm{t}_{\mathrm{d}}\left(\phi_{1} \mathrm{H}-\phi_{2}\right)-\mathrm{t}_{\mathrm{r}}(\phi)-140 \mathrm{~ns}$
$7: \mathrm{t}_{\mathrm{d}}(\mathrm{DA}-\overline{W R})=\mathrm{t}_{\mathrm{c}}(\phi)-\mathrm{t}_{\mathrm{c}}\left(\phi_{1} H-\phi_{2}\right)-\mathrm{t}_{\mathrm{r}}(\phi)-170 \mathrm{~ns}$

TIMING DIAGRAM


Note
This timing diagram shows timing relationships only; it does not represent any specific machine cycle
9 : Time measurements are made at the following reference voltages: Clock voltage $H=8.0 \mathrm{~V}$. $L=1.0 \mathrm{~V}$; input voltage, $H=3.3 \mathrm{~V}, \mathrm{~L}=0.8 \mathrm{~V}$; output voltage, $\mathrm{H}=2.0 \mathrm{~V}, \mathrm{~L}=0.8 \mathrm{~V}$.
10 : Data on the data bus must be stable for this period in the input mode. Requirements $\mathrm{t}_{\mathrm{su}}\left(\mathrm{DA}-\phi_{1}\right), \mathrm{t}_{\mathrm{su}}(\mathrm{DA}-\phi 2), \mathrm{th}(\mathrm{DA})$ must be satisfied.
11 : The ready signal must be stable for this period during state $T_{2}$ or $T_{w}$. External synchronization is required.
12: The hold signal must be stable for this period during state $T_{2}$ or $T_{W}$ when entering the hold mode and during states $T_{3}, T_{4}, T_{5}, T_{W H}$ and $T_{H}$ when in the hold mode. External synchronization is not required.
13: The interrupt signal INT must be stable for the period immediately before the last state of any instruction in order to be recognized on the following machine cycle $\mathrm{M}_{1}$ External synchronization is not required.

MITSUBISHI MICROCOMPUTERS

## M5L 8080A P, S

## 8-BIT PARALLEL CPU

## APPLICATIONS

## A Basic System Using the M5L 8080A P, S

The configuration of a system using the M5L 8080AP, S will depend on the functions of the system. A typical
basic system is shown in Fig. 1, and a summary of its operation is as follows:

Fig. 1 An example of a basic system using the M5L 8080A P, $S$


1. After the CPU receives the two phase clocks $\phi_{1}$ and $\phi_{2}$ from the clock generator and the external reset signal, the address bus provides the address to memory location zero.
2. At the same time the CPU sends out status signals, which are latched temporarily in the status latch (flip-flops in which status information is latched). The status signals alert external circuits as to the state of the machine cycle that the CPU is ready to execute. When the CPU calls for data or instructions to be read from memory, status signal MEMR is applied to the multiplexer, and the 8 -bit data from memory is read into the CPU through the bidirectional data bus across the multiplexer.
3. The 8-bit data coming from memory is decoded as an instruction. If it is a register-reference-arithmetic instruction, it is executed in the CPU; if it is a move-to-memory instruction, the CPU outputs the memory location to the address bus and data to be written on the data bus
in the next machine cycle (Note 1). The memory write in operation is executed by write control signal WR.
4. During input and output operation, the CPU outputs the I/O device number to the address bus, outputs a status signal (INP in the input mode; OUT in the output mode) and executes the read/write operation to the I/O devices using the bidirectional data bus.
5. If there is a signal from terminal INT to the CPU, the CPU is in the interrupt enable state, and it sends out status information INTA (Note 15), and an interrupt instruction is sent to the CPU from the interrupt instruction generator across the multiplexer. By executing this interrupt instruction, the CPU can jump to the interrupt processing subroutine.

Note 14 : Each instruction may have five machine cycles. For register-to-register transfer or arithmetic instruction, instruction fetching and execution are carried out by machine cycle $\mathrm{M}_{1}$ but memory access instructions, or 2-byte or 3-byte instructions require more than one machine cycle.
15 : The interrupt acknowledge signal goes high when the CPU accepts an interrupt request (INT) signal.

## MITSUBISHI MICROCOMPUTERS M5L 8080A P, S

## 8 -BIT PARALLEL CPU

## Push-Down Stack Operation

The M58710S has a last-in first-out stack. This stack has a pointer that maintains the address of the next available stack location in memory and can be initialized to use any position of memory. Since the stack pointer has a 16 -bit register, it can locate any stack location up to 65536 bytes according to memory capacity. An example of the interrupt request is shown in Fig. 2 and the operation of the stack pointer in Fig. 3.

Fig. 2 Processing an interrupt request


Fig. 2 is explained as follows:

1. An external interrupt request occurs when the CPU executes the instruction stored at location a in the main program.
2. Instruction RST is fetched, the content of the program counter is incremented and pushed onto the push-down stack. Then the CPU jumps to the first location $b$ of the interrupt operation program.
3. The contents of the register are pushed onto the stack. F (in Fig. 3) indicates 8-bit data of flag flip-flops including $C Y_{2}, C Y_{1}, Z, P$ and $S$. These are, from the most to the least significant bit, $\mathrm{S}, \mathrm{Z}, 0, \mathrm{CY}_{1}, \mathrm{O}, \mathrm{P}, 1, \mathrm{CY}_{2}$.
4. Instruction El is executed, enabling the CPU to accept the next interrupt request.
5. The interrupt operation is carried out.
6. The CPU enters the interrupt disable state.
7. The contents of registers are popped off the stack.
8. Instruction EI is executed, enabling the CPU to accept the interrupt request after return to the main program.
9. The content of the program counter is returned to location $a+1$ of the main program.

The operation of the push-down stack shown in Fig. 2 is described in Fig. 3, where SP indicates the content of the stack pointer before the interrupt is requested. Instruction LXI SP should be used to initialize the stack pointer.

The content of the stack pointer is SP-4 at (3), but at (9), after the execution of instruction RET, it returns to the initial state, and the content of the stack point is SP.

Fig. 3 Operation of the push-down stack

O1810373
IHSIGNSIIN

EXAMPLE OF APPLICATION CIRCUIT


## DESCRIPTION

The M5L8224P is a clock generator/driver for M5L8080A P, S CPUs. It is controlled by a crystal, selected by the user, to meet a variety of system speed requirements. It is fabricated by using Schottky TTL technology.

## FEATURES

- Crystal controlled for stable clock frequency generation
- Clock outputs $\phi_{1}, \phi_{2}$, and $\phi_{2}$ (TTL level), and an oscillator output are brought out
- Power-up reset for CPU auto-reset
- Status latch signal
- Synchronizing ready signal output
- Interchangeable with Intel's 8224 in terms of pin configuration and electrical characteristics


## APPLICATION

- Single chip clock generator/driver for M5L 8080A P,S CPUs


## FUNCTION

When an 18 MHz crystal is connected between XTAL1 and XTAL2, clock outputs $\phi_{1}, \phi_{2}$, and $\phi_{2}$ (TTL level), along with oscillator output, are brought out for a CPU with a basic cycle time of 500 ns . At this time, $\phi_{1}$ pulse width is 110 ns ( $2 \times 55 \mathrm{~ns}$ ), $\phi_{2}$ pulse width is 275 ns ( $5 \times 55 \mathrm{~ns}$ ). When an overtone mode crystal is used, the external LC network is connected to the TANK input to provide additional gain.

If an external RC network is connected to $\overline{\operatorname{RESIN}}$ at

system power-up time, a reset signal is generated; and the system is reset automatically. When a signal from a CPU is applied to the SYNC, $\overline{\text { STSTB }}$ is generated. The RDYIN input sends a synchronous "wait request" signal to the internal D-type flip-flop, and a synchronized READY signal is generated.


MITSUBISHI LSIS
M5L 8224P

## CLOCK GENERATOR AND DRIVER FOR M5L 8080A P, S CPU

## SUMMARY OF OPERATIONS

## Oscillator

This circuit delivers the basic oscillation frequency to the system. A crystal must be connected between terminals XTAL1 and XTAL2. The oscillation frequency is buffered and taken out to the terminal OSC to be utilized as a basic frequency source for other system timing signals.

## 'Divide-By-Nine' Counter

The oscillation frequency is divided by this counter to create two clocks necessary for the M5L 8080AP, S CPU. A TTL level phase 2 clock signal $\phi_{2(T T L)}$ is also available for external timing purposes.

## Status Strobe Output (STSTB)

This signal is used in latching the status information from the CPU and is generated in synchronism with F of clock $\phi_{1}$ (see Fig.1) when the SYNC signal from the CPU is supplied to terminal SYNC, and SYNC is in high-level. It is applied to input terminal $\overline{\text { STSTB }}$ of the M5L8228P system controller.

Fig. 1 Clock signal timing diagram


## Reset Input ( $\overline{\text { RESIN }}$ )

When this signal turns low-level, output from terminal RESET goes high-level, synchronizing with the B on clock $\phi_{2}$ (see Fig.1). This signal input is connected with the Schmitt trigger, providing a power-on-reset function as in the typical reset circuit shown in Fig. 2.

Fig. 2 Typical reset circuit


## Ready Input (RDYIN)

When this signal turns low-level, terminal READY also turns low-level, synchronizing with the B on clock $\phi_{2}$. It serves to issue wait requests to the CPU (see Fig.1).

## CLOCK GENERATOR AND DRIVER FOR M5L 8080A P, S CPU

## USAGE

When the M5L 8224P clock generator is used with the M5L 8080AP CPU, crystal oscillator frequency ( $f_{x}$ ) must be 9 times the desired CPU cycle time ( $t_{c}$ ). For example if $t_{c}$ is to be $500 \mathrm{~ns}, f_{x}$ will be:

$$
\frac{1}{500 \times 10^{-9}} \times 9=18(\mathrm{MHz})
$$

However, $t_{c}$ limits are $2 \mu \mathrm{~s}$ (max) and 480ns (min) so that $f_{x}$ must be selected within a range of $4.5 \sim 18.75 \mathrm{MHz}$. It is recommended that the fundamental be used. If a higher harmonic (overtone) is to be used, an L/C network must be connected to terminal TANK as shown in Fig. 4. If a fundamental of 10 MHz or more is used, a capacitance of about 10 pF must be inserted in series with the crystal (see Fig. 5).

Crystals must satisfy following conditions:

| Tolerance: | $0.005 \%$ between $0 \sim 75^{\circ} \mathrm{C}$ |
| :--- | :--- |
| Series resonance: | Fundamental |
| Load capacitance: | $20 \sim 35 \mathrm{pF}$ |
| Equivalent resistance: | $75 \Omega$ or less |

Fig. 3 Typical M5L 8224P connection


Fig. 4 Example of use of a crystal oscillator in an overtone circuit


Fig. 5 Example of use of a crystal of 10 MHz or above


## Precautions

1. Do not short clocks $\phi_{1}$ or $\phi_{2}$ to ground.
2. Application of nominal $V_{D O}(12 \mathrm{~V})$ before application of nominal $\mathrm{V}_{\mathrm{CC}}(5 \mathrm{~V})$ may damage the device. Proper switching order must be observed.

MITSUBISHI LSIs
M5L 8224P

## CLOCK GENERATOR AND DRIVER FOR M5L 8080A P, S CPU

ABSOLUTE MAXIMUM RATINGS
( $\mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage |  | 7.0 | V |
| VDD | Supply voltage |  | 13.5 | $\checkmark$ |
| VI | Input voltage |  | 7.0 | V |
| Vo | Output voltage, all outputs except $\phi_{1}$ and $\phi_{2}$ | - | VCC | V |
| $\mathrm{Pd}_{\text {d }}$ | Power dissipation |  | 800 | mW |
| Topr | Operating free-air temperature range |  | $0 \sim 75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-55 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VCC | Supply voltage | 4.75 | 5.0 | 5.25 | $V$ |
| $V_{\text {DD }}$ | Supply voltage | 11.4 | 12 | 12.6 | V |
| 1 OH | High-level output current, $\phi 1, \phi 2$, READY,RESET |  |  | $-100$ | $\mu \mathrm{A}$ |
| IOH | High-level output current, all other outputs |  |  | -1 | mA |
| IOL | Low-level output current, $\phi 1, \phi 2$, ? EADY,RESET, $\overline{\text { STSTB }}$ |  |  | 2.5 | mA |
| IOL | Low-level output current, all other outputs |  |  | 16 | mA |
| frmax | Maximum repetition frequency |  |  | 27 | MHz |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage. $\overline{\mathrm{RESIN}}$ |  | 2.6 |  |  | V |
| $V_{\text {IH }}$ | High-level input voltage, all other inputs |  | 2.0 |  |  | V |
| VIL | Low-level input voltage |  |  |  | 0.8 | V |
| $V_{\text {IH }}-V_{\text {IL }}$ | Input hysteresis voltage. $\overline{\mathrm{RESIN}}$ | $V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {DD }}=12.0 \mathrm{~V}$ | 0.25 |  |  | V |
| $\mathrm{V}_{1 \mathrm{C}}$ | input clamped voltage | $V_{C C}=4.75 \mathrm{~V}, 11 \mathrm{C}=-5 \mathrm{~mA}$ |  |  | -1.0 | V |
| VOH | High-level output voltage, $\phi 1, \phi 2$ | $\mathrm{V}_{C C}=4.75 \mathrm{~V}, \mathrm{~V}_{D D}=11.4 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | 9.4 |  |  | V |
| VOH | High-level output voltage. READY, RESET | $\mathrm{V}_{C C}=4.75 \mathrm{~V}, \mathrm{~V}_{D D}=11.4 \mathrm{~V}, 1 \mathrm{OH}=-100 \mu \mathrm{~A}$ | 3.6 |  |  | V |
| VOH | High-level output voltage, other outputs | $\mathrm{V}_{C C}=4.75 \mathrm{~V}, \mathrm{~V}_{D D}=11.4 \mathrm{~V}, 1 \mathrm{OH}=-1 \mathrm{~mA}$ | 2.4 |  |  | V |
| VoL | Low-level output voltage, $\phi_{1}, \phi 2$, READY, RESET, STSTB | $\mathrm{V}_{C C}=4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=11.4 \mathrm{~V}, 1 \mathrm{OL}=2.5 \mathrm{~mA}$ |  |  | 0.5 | V |
| VoL | Low-level output voltage, all other outputs | $V_{C C}=4.75 \mathrm{~V}, \mathrm{~V}_{\text {DD }}=11.4 \mathrm{~V}, 1 \mathrm{LL}=16 \mathrm{~mA}$ |  |  | 0.5 | V |
| IIH | High-level input current | $\mathrm{V}_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{D D}=12.6 \mathrm{~V}, \mathrm{~V}_{1}=5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| I/L | Low-level input current | $V_{C C}=5.25 \mathrm{~V}, V_{D D}=12.6 \mathrm{~V}, \mathrm{~V}_{1}=0.5 \mathrm{~V}$ |  |  | $-0.25$ | mA |
| los | Short-circuit output current (Note 3) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{D D}=12.0 \mathrm{~V} \\ & V_{0}=0 \mathrm{~V}, V_{I H}=4.5 \mathrm{~V}, V_{I L}=0 \mathrm{~V} \end{aligned}$ | -10 |  | -60 | mA |
| Icc | Supply current from Vcc | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=12.6 \mathrm{~V}, \mathrm{~V}_{I H}=4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \end{aligned}$ |  |  | 115 | mA |
| IDD | Supply current from VDD |  |  |  | 12 | mA |

Note 1 : All voltages are with respect to GND terminal. Reference voltage ( pin 8 ) is considered as 0 V , and all maximum and minimum values are defined in absolute values
2 : Current flowing into an IC is positive: out is negative. The maximum and minimum values are defined in absolute values
3 : All measurements should be done quickly, and two outputs should not be measured at the same time. Outputs $\phi 1$ and $\phi 2$ should not be short-circuited to GND.

TIMING REQUIREMENTS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{VDD}^{2}=12 \mathrm{~V}$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| tsu(RDYIN) | RDYIN setup time with respect to $\overline{\text { STSTB }}$ | $\overline{\text { STSTB }}$ output terminal $C_{L}=15 \mathrm{pF}$ | $50-\frac{4 \mathrm{tc}}{9}$ |  |  | ns |
| th (RDYIN) | RDYIN hold time with respect to STSTB | $\begin{aligned} & R_{\llcorner 1}=2 \mathrm{k} \Omega \\ & R_{\llcorner 2}=4 \mathrm{k} \Omega \end{aligned}$ | $\frac{4 \mathrm{tc}}{9}$ |  |  | ns |

## SWITCHING CHARACTERISTICS $\left(T a=25^{\circ} \mathrm{C}, ~ V \mathrm{CC}=5 \mathrm{~V}, V \mathrm{VD}=12 \mathrm{~V}\right.$, unless otherwise noted)

| Symbol | Parameter | Test conditions (Note 4) | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| tw( $\phi_{1}$ ) | Clock $\phi 1$ pulse width | $\begin{aligned} & C_{L}=20 \sim 50 p F \\ & R_{L 1}=\infty \Omega, \quad R_{L 2}=\infty \Omega \end{aligned}$ | $\frac{216}{9}-20$ |  |  | ns |
| tw( $\phi^{2}$ ) | Clock $\phi 2$ pulse width |  | $\frac{5 \mathrm{tc}}{9}-35$ |  |  | ns |
| $\mathrm{td}\left(\phi^{+} \mathrm{L}-\phi^{2} \mathrm{~L}\right)$ | Delay time from $\phi 1$ low-level to $\phi 2$ low-level |  | 0 |  |  | ns |
| $t \mathrm{~d}\left(\phi^{2} \mathrm{~L}-\phi^{1} \mathrm{~L}\right)$ | Delay time from $\phi 2$ low-level to $\phi 1$ low-level |  | $\frac{216}{9}-30$ |  |  | ns |
| $t \mathrm{~d}\left(\phi^{1} \mathrm{H}-\phi^{2} \mathrm{~L}\right)$ | Delay time from $\phi 1$ high-level to $\phi 2$ low-level |  | $\frac{2 \mathrm{tc}}{9}-5$ |  | $\frac{2 \mathrm{tc}}{9}+25$ | ns |
| $t_{\text {TLH }}$ | Transition time, low-to-high-level $\phi 1$ and $\phi 2$ | $\begin{aligned} & C_{L}=20 \sim 50 \mathrm{pF} \\ & R_{L 1}=\infty \Omega, R_{L 2}=\infty \Omega \end{aligned}$ |  |  | 20 | ns |
| $t_{\text {THL }}$ | Transition time, high-to-low-level $\phi 1$ and $\phi 2$ |  |  |  | 20 | ns |
| $\left.\mathrm{t}_{\mathrm{d}\left(\phi^{2}-\phi^{2}(\mathrm{TTL})\right.}\right)$ | Delay time from $\phi 2$ to $\phi 2$ (TTL) | $\begin{aligned} & \phi 2(T T L) \text { output } \\ & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{L} 1}=300 \Omega, \mathrm{R}_{\mathrm{L} 2}=600 \Omega \end{aligned}$ | -10 |  | 20 | ns |
| $\mathrm{td}^{\left.\text {( } \phi^{2}-\overline{\text { STSTB }}\right)}$ | Delay time from $\phi 2$ to STSTB | STSTB output$C_{L}=15 p F, R_{L 1}=2 k \Omega, R_{L 2}=4 k \Omega$ | $\frac{6 \mathrm{tc}}{9}-30$ |  | $\frac{610}{9}$ | ns |
| $t w(\overline{S T S T B})$ | STSTB pulse width |  | $\frac{\mathrm{tc}}{9}-15$ |  |  | ns |
| td (READY- $\phi^{2}$ ) | Delay time from READY to $\phi 2$ | READY, RESET output$C_{L-}=10 \mathrm{pF}, R_{L 1}=2 \mathrm{k} \Omega, R_{L 2}=4 \mathrm{k} \Omega$ | $\frac{4 \mathrm{tc}}{9}-25$ |  |  |  |
| $t \mathrm{~d}$ (RESET- $\mathbf{\phi}^{2}$ ) | Delay time from RESET to $\phi 2$ |  |  |  |  | ns |

Note 4 : Measurement circuit:


TIMING DIAGRAM REFERENCE LEVEL $=1.5 \mathrm{~V}$
$\phi_{1}$
$\phi 2$
$\phi_{2}(\mathrm{TTL})$
$\overline{\text { STSTB }}$

RDYIN
$\overline{R E S I N}$

READY

RESET


MITSUBISHI LSIs
M5L 8224P

## CLOCK GENERATOR AND DRIVER FOR M5L 8080A P, S CPU

## TYPICAL APPLICATION CIRCUIT



## DESCRIPTION

The M5L 8228P is a system controller and bus driver for M5L 8080AP, S CPUs. It generates all signals required to directly interface the MELPS 8 series RAMs, ROMs and input/output devices. A bidirectional bus driver, along with system control signals, provides for high system TTL fanout. It is fabricated using Schottky TTL technology.

## FEATURES

- Built-in bidirectional bus driver for data bus isolation
- Built-in status signal
- High system TTL fan-out
- User selected single level interrupt vector (RST 7)
- Interchangeable with Intel's 8228 in terms of pin configuration and electrical characteristics


## APPLICATION

- Data bus driver and status signal generation for M5L 8080A P, S CPU


## FUNCTION

The bidirectional bus driver provides high system TTL fanout, as well as isolation for an M5L8080A P, S CPU data bus from memory and I/O devices.

Status signals from a CPU are latched in the internal status latch when the status strobe signal $\overline{\mathrm{S} T \mathrm{STB}}$ goes low. The gating array generates control signals (memory read $\overline{M E M R}$, memory write $\overline{M E M W}$, input/output read $\overline{\mathrm{I} / \mathrm{OR}}$, input/output write $\overline{\mathrm{I} / \mathrm{OW}}$, and interrupt acknowledge $\overline{\mathrm{INTA})}$ by gating the output of the status latch with the control signals DBIN, $\overline{W R}$ and HLDA from a CPU. The bus enable input $\overline{B U S E N}$ forces the data bus output buffers and con-

trol signal buffers to high-impedance state if they are in the high-state.

An RST 7 instruction gated to the bus as an interrupt is acknowledged when the DBIN input is active and a 12 V supply in series with a $1 \mathrm{k} \Omega$ resistor is connected to the acknowledge output $\overline{\text { INTA. }}$


## SUMMARY OF OPERATIONS

## Bidirectional Bus Driver

An 8-bit bidirectional bus driver is provided to buffer the data bus of the M5L 8080A CPU from the memory and I/O devices. Its flow is controlled by the gating array. The system data bus output is provided with ample loaddriving capacity ( $I_{0 L}=10 \mathrm{~mA}$ ). It can be turned to the high-impedance state by the bus enable ( $\overline{\mathrm{BUSEN}}$ ) input in order to separate the memory and I/O devices from the CPU.

## Status Latch

Latches status information from the CPU and is used in deriving the memory and $\mathrm{I} / \mathrm{O}$ control signals. Status information from CPU terminals $D_{0} \sim D_{7}$ is latched at the rising edge of $\overline{\text { STSTB. Terminal }} \overline{\text { STSTB }}$ is usually connected to output terminal $\overline{\text { STSTB }}$ of the M5L 8224P clock generator.

FUNCTION OF THE STATUS SIGNALS

| Data bus | Signal name | Status information | Functions |
| :---: | :---: | :---: | :---: |
| $\mathrm{D}_{0}$ | INTA | Interrupt acknowledge | Turns high when CPU acknowledges interrupt request by INT. |
| $D_{1}$ | $\overline{W O}$ | Write mode discriminating | Turns high when CPU is in read mode, and turns low when in write mode. |
| $\mathrm{D}_{2}$ | STACK | Stack | Turns high during that part of the machine cycle when the value in the stack pointer, that is, the address of the push down stack is output on the address bus. |
| $\mathrm{D}_{3}$ | HLTA | HLT instruction acknowledge | Turns high during that part of the machine cycle when the CPU halts on executing the HLT instruction. |
| $D_{4}$ | OUT | Output instruction acknowledge | Turns high during that part of the machine cycle when the output port number is carried to the address bus and the data is carried to the data bus. The output port number is output on both the upper and lower eight bits of the address bus at the same time. |
| $\mathrm{D}_{5}$ | $M_{1}$ | M | Turns high during that part of the machine cycle when the CPU fetches the first byte to the instruction. |
| $\mathrm{D}_{6}$ | INP | Input instruction acknowledge | Turns high during that part of the machine cycle when the input port number is carried to the address bus and the data bus becomes the input mode. The input port number is output on both the upper and lower eight bits of the address bus at the same time. |
| $\mathrm{D}_{7}$ | MEMR | Memory read | Turns high during that part of the machine cycle when the data bus is utilized to fetch the memory contents. |

## Gating Array

Memory and I/O control signals are generated from this circuit after logically combining the contents of the status latch and signals DBIN, $\overline{W R}$ and HLDA from the CPU.

The relationship between the CPU status information and the M5L8228P control signal is tabulated below.

STATUS INFROMATION AND THE TYPES OF THE MACHINE CYCLES


## Use Of Terminal INTA

## 1. When Interrupt Instruction is Applied Externally

Fig. 1 Typical external interrupt instruction


Fig. 2 In case priority is given to an interrupt instruction


## 2. When Interrupt Instruction is Generated from the M5L 8228P

When terminal INTA is connected to the 12 V line through a $1 \mathrm{k} \Omega$ resistance, an instruction coded " $\mathrm{FF}_{18}$ " (RST 7) is automatically generated on the CPU data bus at the next DBIN which follows the cycle when the CPU issued the $\overline{\text { INTA }}$ status (interrupt acknowledge).

## State After Initial Power-On Time

State of the status latch within the M5L 8228P is unstable immediately after the initial power-on, however, the STSTB signal is sent to the M5L8228P when the M5L 8224P clock generator sends the reset signal to the CPU. Even if the CPU data bus is in the high-impedance state at this time, $D_{2}=D_{6}=" 1$ " is latched, as the pull-up resistance is connected with $D_{2}$ and $D_{6}$ in the M5L 8228P. As the internal flip-flop is reset this way, there will not be any unrequired control signals being issued during the power-on time.

## Use of Terminal BUSEN

Fig. 3 shows typical M5L8228P connection. When terminal $\overline{B U S E N}$ turns high-level, all the data bus buffers and control output buffers of the M5L 8228P turn to the high-impedance state. Therefore, the data and control buses of the system can be controlled externally when signal HLDA (hold acknowledge) is issued from the CPU as the HOLD request was applied to the CPU, if the terminal HLDA of the CPU is connected with the terminal $\overline{B U S E N}$ of the M5L 8228P. This feature is very useful in direct memory accessing DMA.

Fig. 3 Typical M5L 8228P connection


MITSUBISHI LSIs M5L 8228P

SYSTEM CONTROLLER AND BUS DRIVER FOR M5L 8080A P, S CPU

ABSOLUTE MAXIMUM RATINGS $\left(\mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C}\right.$. unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage |  | 7.0 | V |
| $V_{1}$ | Input voltage, $\mathrm{D}_{0} \sim \mathrm{D}_{7}$ and $\overline{\text { STSTB }}$ input |  | $V_{\text {CC }}$ | V |
| $V_{1}$ | Input voltage, all other inputs |  | 7.0 | V |
| $\mathrm{V}_{0}$ | Output voltage |  | VCC | V |
| Pd | Power dissipation |  | 1.0 | W |
| Topr | Operating free-air temperature |  | 0-75 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-55 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(\mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VCC |  | 4.75 | 5.0 | 5.25 | V |
| IOH | High-level output current, D0 $\sim$ D7 outputs |  |  | -10 | $\mu \mathrm{~A}$ |
| IOH | High-level output current, all other outputs |  |  | -1 | mA |
| IOL | Low-level output current, D0 $\sim$ D7 outputs |  |  | 2 | mA |
| IOL | Low-level output current, all other outputs |  |  | 10 | mA |

ELECTRICAL CHARACTERISTICS ( $T \mathrm{a}=0 \sim 75^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2.0 |  |  | V |
| $V_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 | V |
| VIC | input clamp voltage | $V_{C C}=4.75 \mathrm{~V}, \quad \mathrm{IIC}=-5 \mathrm{~mA}$ |  |  | $-1.0$ | V |
| VOH | High-level output voltage. $\mathrm{D}_{0} \sim \mathrm{D}_{7}$ outputs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{IH}}=2.0 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \\ & 10 \mathrm{H}=-10 \mu \mathrm{~A} . \end{aligned}$ | 3.6 |  |  | V |
|  | High-level output voltage, all other outputs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \\ & \mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA} \end{aligned}$ | 2.4 |  |  |  |
| VoL | Low-level output voltage, D0~D7 outputs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA} \end{aligned}$ |  |  | 0.5 | V |
|  | Low-level output voitage, ell other outputs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \\ & \mathrm{IOL}=10 \mathrm{~mA} \end{aligned}$ |  |  | 0.5 |  |
| loz | Three-state output current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{O}}=5.25 \mathrm{~V} \end{aligned}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  | Three-state output current | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{1 H}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V} \end{aligned}$ |  |  | -20 |  |
| IIH | High-level input current, $\overline{\text { STSTB }}$ input | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, V_{I H}=4.5 \mathrm{~V}, V_{I L}=0 \mathrm{~V}, \\ & V_{I}=5.25 \mathrm{~V} \end{aligned}$ |  |  | 100 | $\mu \mathrm{A}$ |
|  | High-level input current, $\mathrm{DB}_{0} \sim \mathrm{DB}_{7}$ inputs |  |  |  | 20 |  |
|  | High-level input current, all other inputs |  |  |  | 100 |  |
| IIL | Low-level input current, $\overline{\text { STSTB }}$ input | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, V_{I H}=4.5 \mathrm{~V}, V_{I L}=0 \mathrm{~V} \\ & V_{1}=0.5 \mathrm{~V} \end{aligned}$ |  |  | -0.5 | mA |
|  | Low-level input current, $\mathrm{D}_{2}, \mathrm{D}_{6}$ inputs |  |  |  | $-0.75$ |  |
|  | Low-level input current. D0, D1, D4, D5, D7 inputs |  |  |  | $-0.25$ |  |
|  | Low-level input current, all other inputs |  |  |  | -0.25 |  |
| los | Short-circuit output current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {IH }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=0 \mathrm{~V}$ | -15 |  | - 90 | mA |
| 11 (INTA) | INTA terminal current | $V_{D D}=12 \mathrm{~V}, R_{L}=1 \mathrm{k} \Omega \pm 10 \%$ |  |  | 5 | mA |
| Icc | Supply current from Vcc | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  |  | 190 | mA |

Note 1: All voltages are with respect to GND terminal. Reference voltage (pin 14) is corisidered as 0 V , and all maximum and minimum values are defined in absolute values.
2 : Current flowing into an IC is positive; out is negative. The maximum and minimum values are defined in absolute values
3 : All measurements should be done quickly, and two outputs should not be measured at the same time.
TIMING REQUIREMENTS $\left(T a=0 \sim 75^{\circ} \mathrm{C}\right.$. unless otherwise noted)

| Symbo! | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{w}}$ (STSTB ${ }^{\text {S }}$ | $\overline{\text { STSTB }}$ pulse width |  | 22 |  |  | ns |
| tsu (DA) | $\mathrm{D}_{0} \sim \mathrm{D}_{7}$ setup time with respect to STSTB |  | 8 |  |  | ns |
| tsu(DB) | $D B_{0} \sim \mathrm{DB}_{7}$ setup time with respect to HLDA |  | 10 |  |  | ns |
| th (DA) | D $0 \sim \mathrm{D}_{7}$ hold time with respect to STSTB |  | 5 |  |  | ns |
| th (DB) | D $\mathrm{B}_{0} \sim \mathrm{DB}_{7}$ hold time with respect to HLDA |  | 20 |  |  | ns |


|  | Parameter | Test conditions (Note 4) | Limits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| tPHL( $\overline{\text { STSTB }}$-MEMR $)$ | High-to-low-level output propagation time, from input $\overline{\text { STSTB }}$ to output $\overline{\text { MEMR }}, \overline{1 / O R}$ and $\overline{\text { INTA }}$ | $\begin{aligned} & V_{I H}=4.5 \mathrm{~V}, V_{I L}=0 \mathrm{~V}, \\ & C L=100 \mathrm{pF}, R_{L 1}=500 \Omega, R_{L 2}=1 \mathrm{k} \Omega \end{aligned}$ | 20 |  | 70 | ns |
| t PLH(OBIN-MEMR) | Low-to-high-level output propagation time, from input DBIN to output $\overline{M E M R}, \overline{1 / O R}$ and |  |  |  | 40 | ns |
| t pzL(DBIN-D) <br> $\mathrm{t}_{\text {P2 }}(\mathrm{DBIN} \cdot \mathrm{D})$ <br> $\mathrm{t}_{\text {PHZ(DBIN-0) }}$ <br> $t_{\text {PLZ } 2(D B I N-D) ~}$ | Z-to-low-level, Z-to-high-level, high-to-Z-level and low-to-Z-level output propagation time, from input DBIN to outputs Do~D7 | $\mathrm{CLL}_{L}=25 \mathrm{pF}, \mathrm{R}_{\mathrm{L} 1}=4 \mathrm{k} \Omega, \mathrm{RL} 2=\infty \Omega$ |  |  | 55 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHL}(\mathrm{DB} \cdot \mathrm{D})} \\ & \mathrm{t}_{\mathrm{PLH}}(\mathrm{DB} \cdot \mathrm{D}) \end{aligned}$ | High-to-low-level and low-to-high-level output propagation time. from inputs $D B_{0} \sim D_{7}$ to outputs $D_{0} \sim D_{7}$ |  |  |  | 40 | ns |
| $t_{\text {PHL }}(\bar{W}-\overline{\text { MEMW }})$ $t_{\text {PLh }}$ (WF-MEMW) | High-to-low-level and low-to-high-level output propagation time, from input $\overline{W R}$ to outputs $\overline{M E M W}$ and $\overline{1 / O W}$ | $C L=100 \mathrm{pF}, \mathrm{RLL}^{\prime}=500 \Omega, \mathrm{RL} 2^{2}=1 \mathrm{k} \Omega$ | 5 |  | 55 | ns |
| t pZL(STSTE-0B) <br> $\mathrm{t}_{\mathrm{PZH}}(\overline{\mathrm{STSTB}}-\mathrm{DB})$ | Z-to-low-level and Z-to-high-level output propagation time, from input $\overline{\mathrm{STSTB}}$ to outputs $\mathrm{DB}_{0} \sim \mathrm{DB}_{7}$ |  |  |  | 40 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHL}(\mathrm{D} \cdot \mathrm{OB})} \\ & \mathrm{t}_{\mathrm{PLH}(\mathrm{D} \cdot \mathrm{DB})} \end{aligned}$ | High-to-low-level and low-to-high-level output propagation time, from inputs $\mathrm{D}_{0} \sim \mathrm{D}_{7}$ to outputs $\mathrm{DB}_{0} \sim \mathrm{DB}_{7}$ |  | 5 |  | 50 | ns |
|  <br> tPZH(BUSEN-ob) <br> t Phz( $\overline{\text { BUSEN- }}$ - OB ) <br> tplz(BUSEN.DB) | Z-to-low-level, Z-to-high-level, high-to-Z-level and low-to-Z-level output propagation time, from input $\overline{B U S E N}$ to outputs $D B_{0} \sim D_{7}$ |  |  |  | 40 | ns |
| t PLH(HLDA-MEMR) | Low-to-high-level output propagation time, from input HLDA to outputs $\overline{M E M R}, \overline{1 / O R}$ and $\overline{\text { INTA }}$ |  |  |  | 35 | ns |

Note 4 : Measurement circuit:


TIMING DIAGRAM Reference level $=1.5 \mathrm{v}$


MII SUEISHI LSIS
M5L 8228P

SYSTEM CONTROLLER AND BUS DRIVER FOR M5L 8080A P, S CPU

TYPICAL APPLICATION CIRCUIT


## GENERAL DESCRIPTION

This is a family of single-chip 8-bit parallel central processing units (CPUs) developed using the N -channel silicon-gate ED-MOS process. It requires a single 5 V power supply and has a basic clock rate of 3 MHz . With an instruction set that is completely compatible with that of the M5L 8080A, this device is designed to improve on the M5L 8080A with higher system speed.

## FEATURES

- Single 5V power supply
- Software compatibility with the M5L8080A (with two additional instructions)
- Instruction cycle:

```
M5L 8085AP, S:
\(1.3 \mu \mathrm{~s}\) (min)
M5L 8085AP-20, S-20:
\(2.0 \mu \mathrm{~s}\) (min)
```

- Clock generator (with an external crystal or RC circuit)
- Built-in system controller
- Four vectored interrupts (one of which is non-maskable)
- Serial I/O port: 1 each
- Decimal, binary, and double precision arithmetic operations
- Direct addressing up to 64 K bytes of memory
- Interchangeable with Intel's 8085A in pin connection and electrical characteristics


## APPLICATION

- Central processing unit for a microcomputer


## FUNCTION

Under the multiplexed data bus concept adopted, the high-order 8 bits of the address are used only as an address bus and the low-order 8 bits are used as an address/data bus. During the first clock cycle of an instruction cycle, the address is transferred. The loworder 8 bits of the address are stored in the external latch

| PIN CONFIGURATION (TOP VIEW) |  |  |
| :---: | :---: | :---: |
| CLOCK PULSE $\left\{\begin{array}{l}\mathrm{X}_{1} \rightarrow \text { 1 }\end{array}\right.$ |  | 740 Vcc |
| RESET INTPUT |  | 39-HOLO |
| RESETOUT-3 |  | $38 \rightarrow$ HLD |
| OUTPUTERIALA SAL SOD-4 |  | $37 \rightarrow$ CLK |
|  |  | 36-RESE |
| TRAP INTER TRAP $\rightarrow$ 6-6 |  | 35-REA |
| RESTART (RST $7 . b \rightarrow$ [ 7 |  | 34 $\rightarrow$ IO/ |
|  |  | $33 \rightarrow S_{1}$ |
| $\cdots$ | $3$ | $32 \rightarrow \overline{\mathrm{RD}}$ |
| $\underset{\substack{\text { INTERRUPT } \\ \text { REOUEST }}}{\text { INTR }} \rightarrow$ (10) | $\underset{\infty}{\stackrel{N}{\infty}}$ | 3] $\rightarrow$ WR |
| INTERRUUT INT $\overline{\text { INTA }}$ - 11 | $\propto$ | $30 \rightarrow A L E$ |
| ACKNOWLEDGE | $\begin{aligned} & \infty \\ & \substack{\infty\\ } \end{aligned}$ | 29] So |
| $A D_{1}$ | $\xrightarrow[0]{b}$ | $28 \rightarrow \mathrm{~A}_{15}$ |
| BIDIREC. $A D_{2}$ |  | $27 \rightarrow A_{14}$ |
| (en |  | ${ }_{26} \rightarrow A_{13}$ |
|  |  | ${ }_{25} \rightarrow A_{12}$ |
| DATA BUS AD5 4 |  | $\left.\xrightarrow{24} \rightarrow A_{11}\right\}$ |
| ${ }^{\text {A }} \mathrm{D}_{6}$ |  | $\xrightarrow{23} \rightarrow A_{10}$ |
| 4 -19 |  | $22 \rightarrow$ A9 |
| (ov) Vss 20 |  | ${ }_{21} \rightarrow A_{8}$ |
| Outine 40P1 (M5L8085AP), 40S1 (M5L8085AS) |  |  |

by the address latch enable (ALE) signal. During the second and third clock cycles, the address/data bus functions as the data bus, transferring the data to memory or to the $I / O$. For bus control, the device provides $\overline{R D}, \overline{W R}$, and $10 / \bar{M}$ signals and an interrupt acknowledge signal INTA. The HOLD, READY and all interrupt signals are synchronized with the clock pulse. For simple serial data transfer it provides both a serial input data (SID) line and a serial output data (SOD) line. It also has three maskable restart interrupts and one non-maskable trap interrupt.


## M5L 8085AP, S; P-20, S-20

SINGLE-CHIP 8-BIT N-CHANNEL MICROPROCESSOR

PIN DESCRIPTIONS

| Pin | Name | Input or output | Functions |
| :---: | :---: | :---: | :---: |
| $A_{8} \sim A_{15}$ | Address bus | Out | Outputs the high-order 8 bits of the memory address or the 8 bits of the I/O address It remains in the high-impedance state during the HOLD and HALT modes. |
| $A D_{0} \sim A D_{7}$ | Bidirectional address and data bus | In/out | The low-order (1/O address) appears during the first clock cycle. During the second and third clock cycles, it becomes the data bus. It remains in the high-impedance state during the HOLD and HALT modes |
| ALE | Address latch enable | Out | This signal is generated during the first clock cycle, to enable the address to be latched into the latches of peripherals. The falling edge of ALE is guaranteed to latch the address information. The ALE can also be used to strobe the status information, but it is kept in the low-level state during bus idle machine cycles. |
| $S_{0}, S_{1}$ | Status | Out | Indicates the status of the bus: <br> The $S_{1}$ signal can be used as an advanced $R / \bar{W}$ status. |
| $\overline{\mathrm{RD}}$ | Read control | Out | Indicates that the selected memory or $1 / O$ address is to be read and that the data bus is active for data transfer. It remains in the high-impedance state during the HOLD and HALT modes |
| $\overline{W R}$ | Write control | Out | Indicates that the data on the data bus is to be written into the selected memory at the trailing edge of the signal $\overline{\mathrm{WR}}$. It remains the high-impedance state during the HOLD and HALT modes. |
| RST5.5 <br> RST6.5 <br> RST7. 5 | Restart interrupt request | In | Input timing is the same as for INTR for these three signals. They all cause an automatic insertion of an internal RESTART. RST 7.5 has the highest priority while RST 5.5 has the lowest. All three signals have a higher priority than INTR. |
| TRAP | Trap interrupt | In | A non-maskable restart interrupt which is recognized at the same time as an INTR. It is not affected by any mask or another interrupt. It has the highest interrupt priority. |
| RESET IN | Reset input | In | This signal (at least three clock cycles are necessary) sets the program counter to zero and resets the interrupt enable and HLDA flip-flops. None of the other flags or registers (except the instruction register) are affected. The CPU is held in the reset mode as long as the signal is applied. |
| RESET OUT | Reset output | Out | This signal indicates that the CPU is in the reset mode. It can be used as a system RESET. The signal is synchronized to the processor clock. |
| $\mathrm{X}_{1}, \mathrm{X}_{2}$ | Clock input | In | These pins are used to connect an external crystal or CR circuit to the internal clock generator. An external clock pulse can also be input through $\mathrm{X}_{1}$. |
| CLK | Clock output | Out | Clock pulses are available from this pin when a crystal or CR circuit is used as an input to the CPU. |
| $10 / \bar{M}$ | Data transfer control output | Out | This signal indicates whether the read/write is to memory or to I/Os. It remains in the high-ipedance state during the HOLD and HALT modes. |
| READY | Ready input | In | When it is at high-level during a read or write cycle the READY indicates that the memory or peripheral is ready to send or receive data. When the signal is at low-level, the CPU will wait for the signal to turn high-level before completing the read or write cycle. |
| HOLD | Hold request signal | In | When the CPU receives a HOLD request, it relinquishes the use of the buses as soon as the current machine cycle is completed. The CPU can regain the use of buses only after the HOLD state is removed. Upon acknowledging the HOLD signal, the address bus, the data bus. $\overline{\mathrm{EE}}, \overline{\mathrm{WR}}$ and $1 \mathrm{O} / \overline{\mathrm{M}}$ lines are put in the high-impedance state. |
| HLDA | Hold acknowledge signal | Out | By this signal the processor acknowiedges the HOLD request signal and indicates that it will relinquish the buses in the next clock cycle. The signal is returned to the low-level state after the HOLD request is completed. The processor resumes the use of the buses one half clock cycle after the signal HLDA goes low. |
| INTR | Interrupt request signal | In | This signal is for a general purpose interrupt and is sampled only during the last clock cycle of the instruction. When an interrupt is acknowledged, the program counter (PC) is held and an INTA signal is generated. During this cycle, a RESTART or CALL can be inserted to jump to an interrupt service routine. Immediately after an interrupt is accepted it may be enabled and disabled by means of software. The interrupt request is disabled by the RESET. |
| $\overline{\text { INTA }}$ | Interrupt acknowledge control signal | Out | This signal is used instead of $\overline{R D}$ during the instruction cycle after an INTR is accepted. |
| SID | Serial input data | In | This is an input data line for serial data, and the data on this line is moved to the 7th. bit of the accumulator whenever a RIM instruction is executed. |
| SOD | Serial output data | Out | This is an output data line for serial data. The output SOD may be set or reset by means of the SIM instruction. |

MITSUBISHI LSIs
M5L 8085AP, S; P-20, S-20

## SINGLE-CHIP 8-BIT N-CHANNEL MICROPROCESSOR

## STATUS INFORMATION

Status information can be obtained directly from the M5L 8085A. ALE is used as a status strobe. As the status is partially encoded, it informs the user in advance what type of bus transfer is being performed. The $10 / \bar{M}$ cycle status signal is also obtained directly. Decoded $S_{0}$ and

| $\mathrm{S}_{1}$ signals carry: | $\mathrm{S}_{1}$ | $\mathrm{~S}_{0}$ |
| :---: | :--- | :--- |
| HALT | 0 | 0 |
| WRITE | 0 | 1 |
| READ | 1 | 0 |
| FETCH | 1 | 1 |

$S_{1}$ can be used in determining the $\bar{R} / W$ status of all bus transfers.

In the M5L 8085A the low-order 8 bits of the address are multiplexed with data. When entering the low-order of the address into memory or peripheral latch circuits, the ALE is used as a strobe.

## INTERRUPT AND SERIAL I/O

The M5L 8085A has five interrupt inputs-INTR, RST 5.5, RST 6.5, RST 7.5, and TRAP. INTR has the same function as INT of the M5L 8080A. The three RST inputs, 5.5, $6.5,7.5$, are provided with programmable masks. TRAP has the same function as the restart interrupt, except that it is non-maskable.

When an interrupt is enabled and the corresponding interrupt mask is not set, the three RST interrupts will cause the internal execution of the RST. When nonmaskable TRAP is applied, it causes the internal execution of an RST regardless of the state of the interrupt enable or masks. The restart addresses (hexadecimal) of the interrupts are:

| Interrupt | Address |
| :--- | :---: |
| TRAP | $24_{16}$ |
| RST 5.5 | $2 \mathrm{C}_{16}$ |
| RST 6.5 | $34_{16}$ |
| RST 7.5 | $3 \mathrm{C}_{16}$ |

Two different types of signal are used for restart interrupts. Both RST 5.5 and RST 6.5 are sensitive to high-level as in INTR and INT of the M5L8080A, and are acknowledged in the same timing as INTR. RST 7.5 is sensitive to rising-edge, and existence of a pulse sets the Fig. 1 Basic cycle

RST 7.5 interrupt request. This condition will be maintained until the request is fulfilled or reset by a SIM or RESET instruction.

Each of the restart interrupts may be masked independently to avoid interrupting the CPU. An interrupt requested by an RST 7.5 will be stored even when its mask is set and the interrupt is disabled. Masks can only be changed in the RESET mode. When two enabled interrupts are requested at the same time the interrupt with the highest priority will be accepted. The TRAP has the highest priority followed in order by RST 7.5, RST 6.5, RST 5.5 and INTR. This priority system does not take into consideration the priority of an interrupt routine that is already started. In other words, when an RST 5.5 interrupt is reenabled before the termination of the RST 7.5 interrupt routine, it will interrupt the RST 7.5.

The TRAP interrupt is very useful in preventing disastrous errors and bus errors resulting from power failures. The TRAP input is recognized in the same manner as any other interrupt, but it has the highest priority, and is not affected by any flags or masks. The TRAP input can be sensed by either edge or level. TRAP should be maintained high-level until it is acknowledged. But, it will not be acknowledged again unless it turns low and high again. In this manner, faulty operation due to noise or logic glitches is prevented.

The serial $1 / O$ system is also considered to be an interrupt as it is controlled by instructions RIM and SIM. The SID is read by instruction RIM and the SOD data is set by instruction SIM.

## BASIC TIMING

The M5L 8085A is provided with a multiplexed data bus. The ALE is utilized as a strobe with which the low-order 8 bits of the address on the data bus are sampled. Fig. 1 shows the basic cycle in which an out instruction is fetched, and memory is read and written to the I/O port. The I/O port address is stored in both the address bus and the address/data bus during the I/O write and read cycle. To enable the M5L 8085A to be used with a slow memory, the READY line is used for extending the read and write pulse width in the same manner as in the M5L 8080A.


MITSUBISHI LSIs
M5L 8085AP, S; P-20, S-20

## SINGLE-CHIP 8-BIT N-CHANNEL MICROPROCESSOR

## MACHINE INSTRUCTIONS




| Symbol | Meaning | Symbol | Meaning |  |  | Symbol | Meaning |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| r | Register | $\begin{gathered} \text { SS S } \\ \text { or } \\ \text { DOD } \end{gathered}$ | Bit pattern designating register or memory. <br> Where $\mathrm{M}-(\mathrm{H})(\mathrm{L})$ | $\left[\begin{array}{l} \text { Register } \\ \text { or } \\ \text { memory } \end{array}\right.$ | $\begin{gathered} \text { SSS } \\ \text { or } \\ \text { DD } \end{gathered}$ | $\leftarrow$ | Data is transferred in direction shown |
| m | Two-byte data |  |  |  |  | ( ) | Contents of register or memoy location |
| $n$ | One-byte data |  |  |  |  | v | Inclusive OR |
| (B2) | Second byte of instruction |  |  |  | 000 | $\forall$ | Exclusive OR |
| 〈 ${ }^{\text {3 }}$ ) | Third byte of instruction |  |  | c | $\begin{array}{llll}0 & 0 & 1\end{array}$ | $\wedge$ | Logical AND |
| AAA | Binary representation for RST instruction $n$ |  |  | D | $\begin{array}{lll}0 & 1 & 0 \\ 0 & 1 & 1\end{array}$ |  | 1's complement |
| F | 8 -bit data from the most to the least |  |  |  | $\begin{array}{lll}1 & 1 & 1 \\ 1 & 0 & 0\end{array}$ | X | Content of flag is not changed after execution |
|  |  |  |  | L | $\begin{array}{lll}1 & 0 & 1 \\ 1 & 1 & 0\end{array}$ | 0 | Content offlag is set or reset after execution |
| PC | Program counter |  |  |  | 111 | 1 | Input mode |
| SP | Stack pointer |  |  |  |  | 0 | Output mode |

## M5L 8085AP, S; P-20, S-20

## INSTRUCTION CODE LIST

|  |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 01.11 | 1000 | 1001 | 1090 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 | NOP | ( - ) | RIM | SIM | $\begin{aligned} & \text { MOV } \\ & \text { B, B } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{D}, \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{H}, \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{M}, \mathrm{~B} \end{aligned}$ | $\begin{gathered} \text { ADD } \\ \mathrm{B} \end{gathered}$ | $\begin{gathered} \text { SUB } \\ \text { B } \end{gathered}$ | ANA B | $\begin{gathered} \text { ORA } \\ \text { B } \end{gathered}$ | RNZ | RNC | RPO | RP |
| 0004 | 1 | $\frac{L \times 1}{8}$ | $\frac{L \times I}{D}$ | $\begin{gathered} \text { LXI } \\ H \end{gathered}$ | $\begin{aligned} & L X I \\ & S P \end{aligned}$ | MOV <br> B, C | $\begin{gathered} \text { MOV } \\ \mathrm{D}, \mathrm{C} \end{gathered}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{H}, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { M, C } \end{aligned}$ | $\begin{gathered} A D D \\ \mathrm{C} \end{gathered}$ | $\begin{gathered} \text { SUB } \\ \text { C } \end{gathered}$ | ANA C | $\begin{gathered} \text { ORA } \\ \mathrm{C} \end{gathered}$ | $\begin{gathered} \text { POP } \\ B \end{gathered}$ | $\begin{gathered} \text { POP } \\ \text { D } \end{gathered}$ | $\begin{gathered} \text { POP } \\ H \end{gathered}$ | $\begin{aligned} & \text { POP } \\ & \text { PSW } \end{aligned}$ |
| 0010 | 2 | $\begin{gathered} \text { STAX } \\ \text { B } \end{gathered}$ | $\begin{gathered} \text { STAX } \\ D \end{gathered}$ | SHLD | STA | $\begin{aligned} & \text { MOV } \\ & \text { B, D } \end{aligned}$ | $\begin{gathered} \text { MOV } \\ \mathrm{D}, \mathrm{D} \end{gathered}$ | $\begin{aligned} & \text { MOV } \\ & \text { H, D } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { M, D } \end{aligned}$ | $\begin{gathered} \text { ADD } \\ \mathrm{D} \end{gathered}$ | $\begin{gathered} \text { SUB } \\ D \end{gathered}$ | $\begin{gathered} \text { ANA } \\ \mathrm{D} \end{gathered}$ | $\begin{gathered} \text { ORA } \\ \mathrm{D} \end{gathered}$ | JNZ | JNC | JPO | Jp |
| 0011 | 3 | $\begin{gathered} \text { INX } \\ B \end{gathered}$ | $\begin{gathered} \text { INX } \\ D \end{gathered}$ | $\begin{gathered} I N X \\ H \end{gathered}$ | $\begin{aligned} & I N X \\ & S P \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { B. E } \end{aligned}$ | $\begin{gathered} \text { MOV } \\ \text { D, E } \end{gathered}$ | $\begin{aligned} & \text { MOV } \\ & \text { H, E } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { M, E } \end{aligned}$ | $\begin{gathered} \text { ADD } \\ E \end{gathered}$ | $\begin{gathered} \text { SUB } \\ E \end{gathered}$ | $\begin{gathered} \text { ANA } \\ \mathrm{E} \end{gathered}$ | $\begin{gathered} \text { ORA } \\ E \end{gathered}$ | JMP | OUT | XTHL | DI |
| 0100 | 4 | $\begin{gathered} \text { INR } \\ B \end{gathered}$ | $\begin{gathered} \text { INR } \\ D \end{gathered}$ | $\begin{gathered} \text { INR } \\ \mathrm{H} \end{gathered}$ | $\begin{gathered} \text { INR } \\ M \end{gathered}$ | MOV <br> B. H | $\begin{aligned} & \text { MOV } \\ & \mathrm{D}, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{H}, \mathrm{H} \end{aligned}$ | MOV <br> M, H | $\begin{gathered} \text { ADD } \\ H \end{gathered}$ | $\begin{gathered} \text { SUB } \\ H \end{gathered}$ | $\begin{gathered} \text { ANA } \\ \mathrm{H} \end{gathered}$ | $\begin{gathered} \text { ORA } \\ H \end{gathered}$ | CNZ | CNC | CPO | CP |
| 0101 | 5 | $\begin{gathered} \text { DCR } \\ B \end{gathered}$ | $\begin{gathered} \text { DCR } \\ D \end{gathered}$ | $\begin{gathered} \text { DCR } \\ \mathrm{H} \end{gathered}$ | $\begin{gathered} \text { DCR } \\ M \end{gathered}$ | $\begin{aligned} & \text { MOV } \\ & \text { B, L } \end{aligned}$ | $\begin{gathered} \text { MOV } \\ \text { D, L } \end{gathered}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{H}, \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & M, L \end{aligned}$ | $\begin{gathered} \text { ADD } \\ \mathrm{L} \end{gathered}$ | $\begin{gathered} \text { SUB } \\ \mathrm{L} \end{gathered}$ | $\begin{gathered} \text { ANA } \\ \mathrm{L} \end{gathered}$ | $\begin{gathered} \text { ORA } \\ \mathrm{L} \end{gathered}$ | $\begin{gathered} \text { PUSH } \\ \mathrm{B} \end{gathered}$ | $\begin{gathered} P U S H \\ D \end{gathered}$ | $\begin{gathered} \mathrm{P} \cup \mathrm{SH} \\ \mathrm{H} \end{gathered}$ | $\begin{aligned} & \text { PUSH } \\ & \text { PSW } \end{aligned}$ |
| 0110 | 6 | $\frac{M v i}{8}$ | $\frac{\text { MVI }}{D}$ | MVI H | MVI M | $\begin{aligned} & \text { MOV } \\ & \text { B, M } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{D}, \mathrm{M} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { H, M } \end{aligned}$ | HLT | $\begin{gathered} A D D \\ M \end{gathered}$ | $\begin{gathered} \text { SUB } \\ M \end{gathered}$ | ANA M | $\begin{gathered} \text { ORA } \\ M \end{gathered}$ | ADI | Sul | ANI | ORI |
| 0111 | 7 | RLC | RAL | DAA | STC | MOV <br> B, A | $\begin{aligned} & \text { MOV } \\ & \mathrm{D}, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{H}, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { M, A } \end{aligned}$ | $\begin{gathered} A D D \\ A \end{gathered}$ | $\begin{gathered} \text { SUB } \\ A \end{gathered}$ | ANA A | $\begin{gathered} \text { ORA } \\ \text { A } \end{gathered}$ | $\begin{gathered} \text { RST } \\ 0 \end{gathered}$ | $\begin{gathered} \text { RST } \\ 2 \end{gathered}$ | $\begin{gathered} \text { RST } \\ \mathbf{4} \end{gathered}$ | $\begin{gathered} \text { RST } \\ 6 \end{gathered}$ |
| 1000 | 8 | (-) | ( - ) | ( - ) | ( - ) | $\begin{aligned} & \text { MOV } \\ & \mathrm{C}, \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { E, B } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { L, B } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { A, B } \end{aligned}$ | $\begin{gathered} A D C \\ B \end{gathered}$ | $\begin{gathered} \text { SBB } \\ B \end{gathered}$ | $\begin{gathered} X R A \\ B \end{gathered}$ | $\begin{gathered} \text { CMP } \\ B \end{gathered}$ | RZ | RC | RPE | RM |
| 1001 | 9 | $\begin{gathered} \text { DAD } \\ \text { B } \end{gathered}$ | $\begin{gathered} \text { DAD } \\ \mathrm{D} \end{gathered}$ | $\begin{gathered} \text { DAD } \\ H \end{gathered}$ | $\begin{gathered} \text { DAD } \\ \text { SP } \end{gathered}$ | $\begin{aligned} & \text { MOV } \\ & \text { C. C } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{E}, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{L}, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { A. C } \end{aligned}$ | $\begin{gathered} A D C \\ C \end{gathered}$ | $\begin{gathered} \text { SBB } \\ \mathrm{C} \end{gathered}$ | $\begin{gathered} X R A \\ C \end{gathered}$ | $\begin{gathered} \text { CMP } \\ \mathrm{C} \end{gathered}$ | RET | ( - ) | PCHL | SPHL |
| 1010 | A | $\begin{gathered} \text { LDAX } \\ B \end{gathered}$ | $\begin{gathered} \text { LDAX } \\ \mathrm{D} \end{gathered}$ | LHLD | LDA | $\begin{aligned} & \text { MOV } \\ & \text { C, D } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { E, D } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { L, D } \end{aligned}$ | $\begin{gathered} \text { MOV } \\ \mathrm{A}, \mathrm{D} \end{gathered}$ | $\begin{gathered} \text { ADC } \\ \mathrm{D} \end{gathered}$ | $\begin{gathered} \text { SBB } \\ \mathrm{D} \end{gathered}$ | $\begin{gathered} \text { XRA } \\ D \end{gathered}$ | $\begin{gathered} \text { CMP } \\ \mathrm{D} \end{gathered}$ | JZ | je |  | JM |
| 1011 | B | $\begin{gathered} \text { DCX } \\ \text { B } \end{gathered}$ | $\begin{gathered} D C X \\ D \end{gathered}$ | $\begin{gathered} \text { DCX } \\ H \end{gathered}$ | $\begin{gathered} \text { DCX } \\ S P \end{gathered}$ | $\begin{gathered} \text { MOV } \\ \text { C, E } \end{gathered}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{E}, \mathrm{E} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { L, E } \end{aligned}$ | $\begin{gathered} \text { MOV } \\ \text { A, E } \end{gathered}$ | $\begin{gathered} \text { ADC } \\ E \end{gathered}$ | $\begin{gathered} \text { SBB } \\ \mathrm{E} \end{gathered}$ | $\begin{gathered} \text { XRA } \\ E \end{gathered}$ | $\begin{gathered} \text { CMP } \\ E \end{gathered}$ | (-) | IN | XCHG | EI |
| 1100 | C | $\begin{gathered} \text { INR } \\ C \end{gathered}$ | $\begin{gathered} \text { INR } \\ E \end{gathered}$ | $\begin{gathered} \text { INR } \\ L \end{gathered}$ | $\begin{gathered} \text { INR } \\ A \end{gathered}$ | $\begin{aligned} & \text { MOV } \\ & \mathrm{C}, \mathrm{H} \end{aligned}$ | MOV <br> E, H | $\begin{aligned} & \text { MOV } \\ & \text { L, H } \end{aligned}$ | MOV <br> A, H | $\begin{gathered} A D C \\ H \end{gathered}$ | $\begin{gathered} \text { SBB } \\ H \end{gathered}$ | $\begin{gathered} \text { XRA } \\ H \end{gathered}$ | $\begin{gathered} \text { CMP } \\ H \end{gathered}$ | cz | cc | CPE | CM |
| 1101 | D | $\begin{gathered} \text { DCR } \\ \mathrm{C} \end{gathered}$ | $\begin{gathered} \text { DCR } \\ E \end{gathered}$ | $\begin{gathered} \text { DCR } \\ \mathrm{L} \end{gathered}$ | $\begin{gathered} \text { DCR } \\ A \end{gathered}$ | $\begin{gathered} \text { MOV } \\ \text { C. L } \end{gathered}$ | $\begin{aligned} & \text { MOV } \\ & \text { E, L } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { L, L } \end{aligned}$ | MOV <br> A. L | $\begin{gathered} \text { ADC } \\ \mathrm{L} \end{gathered}$ | $\begin{gathered} \text { SBB } \\ \mathrm{L} \end{gathered}$ | $\begin{gathered} \text { XRA } \\ L \end{gathered}$ | $\begin{gathered} \text { CMP } \\ \mathrm{L} \end{gathered}$ | CALL | (-) | (-) | $(-)$ |
| 1110 | E | $\begin{gathered} \text { MVI } \\ \mathrm{C} \end{gathered}$ | $\frac{M V 1}{E}$ | $\frac{M V I}{L}$ | MVI <br> A | $\begin{aligned} & \text { MOV } \\ & \mathrm{C}, \mathrm{M} \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & E, M \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { L, M } \end{aligned}$ | MOV <br> A, M | $\begin{gathered} \text { ADC } \\ M \end{gathered}$ | $\begin{gathered} \text { SBB } \\ M \end{gathered}$ | $\begin{gathered} X R A \\ M \end{gathered}$ | $\begin{gathered} \text { CMP } \\ \mathrm{M} \end{gathered}$ |  | S81 | XRI | CP1 |
| 1111 | F | RRC | RAR | CMA | CMC | $\begin{aligned} & \text { MOV } \\ & \text { C, A } \end{aligned}$ | MOV <br> E, A | MOV <br> L, A | MOV <br> A, A | $\begin{gathered} A D C \\ A \end{gathered}$ | $\begin{gathered} \text { SBB } \\ \text { A } \end{gathered}$ | $\begin{gathered} X R A \\ A \end{gathered}$ | $\begin{gathered} \text { CMP } \\ A \end{gathered}$ | $\begin{gathered} \text { RST } \\ 1 \end{gathered}$ | $\begin{gathered} \text { RST } \\ 3 \end{gathered}$ | $\begin{gathered} \text { RST } \\ 5 \end{gathered}$ | $\begin{gathered} \text { RST } \\ 7 \end{gathered}$ |

This list shows the machine codes and corresponding machine instruction. $D_{3} \sim D_{0}$ indicate the low-order 4 bits of the machine code and $D_{7} \sim D_{4}$ indicate the high-order 4 bits. Hexadecimal numbers are also used to indicate
this code. The instruction may consists of one, two, or three bytes, but only the first byte is listed.
$\square$ indicates a three-byte instruction.
$\square$ indicates a two-byte instruction.

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter |  | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {cc }}$ | Supply voltage |  | With respect to $V_{\text {SS }}$ | $-0.3 \sim 7$ | V |
| $V_{1}$ | Input voltage |  |  | $-0.3 \sim 7$ | V |
| Pd | Power dissipation |  | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1.5 | W |
| Topr | Operating free-air temperature range |  |  | 0-70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range | M 5L 8085AS |  | $-65 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |
|  |  | M 5L 8085AP |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}\right.$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| V cc | Supply voltage | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2.2 |  | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | -0.3 |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}(\overline{\text { RESIN }})$ | High-level reset input voltage | 2.4 |  | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $V_{\text {IL }}(\overline{\text { RESIN }})$ | Low-level reset input voitage | -0.3 |  | 0.8 | V |

ELECTRICAL CHARACTERISTICS $\left(T a=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Vol | Low-level output voltage | $\mathrm{I}_{\text {OL }}=2 \mathrm{~mA}$ |  |  | 0.45 | V |
| V OH | High-level output voltage | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| Icc | Supply current from $V_{\text {cc }}$ |  |  |  | 170 | mA |
| 11 | Input leak current. except RESIN (Note 1) | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{cc}}$ | $-10$ |  | 10 | $\mu \mathrm{A}$ |
| Iozl | Output floating leak current | $0.45 \mathrm{~V} \leqq \mathrm{~V}_{\mathrm{O}} \leqq \mathrm{V}_{\text {cC }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IH }}-\mathrm{V}_{\text {IL }}$ | Hysterisis. $\overline{\text { RESIN }}$ input |  | 0.25 |  |  | V |

Note 1: The input $\overline{\operatorname{RESET}} \mathrm{IN}$ is pulled up to $\mathrm{V}_{\text {CC }}$ with the resistor $3 \mathrm{k} \Omega$ (typ) when $\mathrm{V}_{1} \geqq \mathrm{~V}_{\mathbb{I H}}(\overline{\operatorname{RESIN}})$

TIMING REQUIREMENTS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, unless otherwise noted)

| Symbol | Parameter | Alternative symbol | M5L 8085AP, S |  |  | M5L 8085AP-20, S-20 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  |  | Limits |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| tc(CLK) | Clock cycle time | TCyc | 320 |  | 2000 | 500 |  | 2000 | ns |
| tsu( $\mathrm{DA}^{\text {- }} \mathrm{AD}$ ) | DA input setup time | $-t_{A D}$ | $-575$ |  |  | -1040 |  |  | ns |
| tsu( $\mathrm{DA}-\overline{\mathrm{RD}}$ ) | DA input setup time | -trd | $-300$ |  |  | -590 |  |  | ns |
| th ( $\mathrm{DA}-\overline{\mathrm{RD}}$ ) | DA input hold time | $t_{\text {RDH }}$ | 0 |  |  | 0 |  |  | ns |
| tsu(RDY - AD) | READY input setup time | $-t_{\text {ARY }}$ | -220 |  |  | $-510$ |  |  | ns |
| tsu(RDY-CLK) | READY input setup time | $-t_{\text {RYS }}$ | 110 |  |  | 150 |  |  | ns |
| th(RDY-CLK) | READY input hold time | $t_{\text {RYM }}$ | 0 |  |  | 0 |  |  | ns |
| tsu(DA-ALE) | DA input setup time | $-t_{\text {LDR }}$ | $-460$ |  |  | $-720$ |  |  | ns |
| tsu(hLD-CLK) | HOLD input setup time | thDs | 170 |  |  | 250 |  |  | ns |
| th (HLD-CLK) | HOLD input hold time | thDH | 0 |  |  | 0 |  |  | ns |
| tsu(INT-CLK) | Interrupt setup time | tins | 160 |  |  | 250 |  |  | ns |
| Th(iNT-CLK) | Interrupt hold time | tinh | 0 |  |  | 0 |  |  | ns |

Note 2: The input voltage level of the input voltage level is $\mathrm{V}_{\mathrm{IL}}=0.45 \mathrm{~V}$ and $\mathrm{V}_{1 \mathrm{H}}=2.4 \mathrm{~V}$

MITSUBISHI LSIs
M5L 8085AP, S; P-20, S-20

## SINGLE-CHIP 8-BIT N-CHANNEL MICROPROCESSOR

SWITCHING CHARACTERISTICS $\left(T a=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$. unless otherwise noted)

| Symbol | Parameter | Alternative symbol | M5L 8085AP, S |  |  | M5L 8085AP-20, S-20 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  |  | Limits |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{w}}$ ( $\overline{\text { LK }}$ ) | CLK output low-level pulse width | . $t_{1}$ | 80 |  |  | 170 |  |  | ns |
| tw(CLK) | CLK output high-level pulse width | $\mathrm{t}_{2}$ | 120 |  |  | 210 |  |  | ns |
| tr (CLK) | cLik output rise time | tr |  |  | 30 |  |  | 30 | ns |
| tf(CLK) | CLK output fall time | $\mathrm{t}_{\mathrm{f}}$ |  |  | 30 |  |  | 30 | ns |
| to (AD-ale) | Delay time. address output to ALE signal | $t_{\text {AL }}$ | 45 |  |  | 135 |  |  | ns |
| to (ALE-AD) | Delay time. ALE signal to address output | t LA | 100 |  |  | 180 |  |  | ns |
| tw(ALE) | ALE pulse width | tLL | 140 |  |  | 230 |  |  | ns |
| td (ALE-CLK) | Delay time, ALE to CLK | tlok | 100 |  |  | 180 |  |  | ns |
| td (ALE-CONT) | Delay time. ALE to control signal | tLc | 130 |  |  | 200 |  |  | ns |
| tDxz(RD-AD) | Address disable time from read | $t_{\text {AFR }}$ |  |  | 0 |  |  | 0 | ns |
| tozx(RD-AD) | Address enable time from read | $t_{\text {RAE }}$ | 150 |  |  | 210 |  |  | ns |
| $\mathrm{ta}_{\mathrm{d}}(\mathrm{CONT}-\mathrm{AD})$ | ADdress valid time after control signal | tca | 120 |  |  | 190 |  |  | ns |
| $\mathrm{td}_{(10}(\mathrm{A}-\mathrm{WR})$ | Delay time, data output to $\overline{\mathrm{WR}}$ signal | tow | 420 |  |  | 670 |  |  | ns |
| td (WR-DA) | Delay time. $\overline{\text { WR }}$ signal to data output | two | 100 |  |  | 170 |  |  | ns |
| tw(CONT) | Control signal pulse width | tcc | 400 |  |  | 670 |  |  | ns |
| to (CLK-aLE) | Delay time. CLK to ALE signal | tcl | 50 |  |  | 120 |  |  | ns |
| to (CLK-HLDA) | Delay time. CLK to HLDA signal | thack | 110 |  |  | 180 |  |  | ns |
| tdxz(HLDA-BUS) | Bus disable time from HLDA | thabf |  |  | 240 |  |  | 330 | ns |
| tozx(hLDA-BUS) | Bus enable time from HLDA | thabe |  |  | 240 |  |  | 330 | ns |
| $\mathrm{t}_{(1)}^{\text {CONT }}$-CONT) | Control signal disable time | trv | 400 |  |  | 650 |  |  | ns |
| $\mathrm{td}_{(1,} \mathrm{AD}-\mathrm{CONT}$ ) | Delay time, address output to control signal | $t_{\text {AC }}$ | 240 |  |  | 420 |  |  | ns |

Note 3: at $A_{8} \sim A_{15}$; and $1 O / \bar{M} t_{d}(A D-C O N T)$ after the release of the high-impedance state is 100 ns .
4: Conditions of measurement: M5L 8085AP, S tC(CLK) $\geqq 320 \mathrm{~ns}, \quad \mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ M5L 8085AP-20, S-20 $\quad$ tc(cLK) $\geqq 500 \mathrm{~ns}, \quad \mathrm{CL}_{\mathrm{L}}=150 \mathrm{pF}$
5: Reference evel for the input/output voltage is $\mathrm{V}_{\mathrm{OL}}=0.8 \mathrm{~V}, \mathrm{VOH}_{\mathrm{OH}}=2 \mathrm{~V}$.

Parameters described in the timing requirements and switching characteristics take relevant values in accord-
ance with the relational expression shown in Table 1 when the frequency is varied.

Table 1 Relational expression with the frequency $\mathbf{T}_{\left(\mathbf{t}_{\left(C_{(L K)}\right)}\right)}$ in the M5L 8085A

| Symbol | Parameter | Alternative symbol | Test conditions | Relational expression (Note 6) | Limit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tsu( $D A-A D$ ) | DA input setup time | $-t_{A D}$ |  | $225-(5 / 2+N) T$ | Min |
| tsu( $D A-\overline{R D}$ ) | DA input setup time | $-t_{\text {RD }}$ |  | $180-(3 / 2+N) T$ | Min |
| tsu(rdy-AD) | READY input setup time | -tary |  | $260-(3 / 2) T$ | Min |

Note 6: N indicates the total number of wait cycles
$T=t \mathrm{c}$ (CLK)

Table 1 (continued)

| Symbol | Parameter | Alternative symbol | Test conditions | Relational expression (Note 6) | Limit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tw (CLK) | CLK output low-level pulse width | $t_{1}$ | $C_{L}=150 \mathrm{pF}$ | ( $1 / 2) T-80$ | Min |
| tw (CLK) | CLK output high-level pulse width | t2 |  | (1/2) T-40 | Min |
| td (AD-ALE) | Delay time. address output to ALE signal | $t_{\text {AL }}$ |  | $(1 / 2) T-115$ | Min |
| td (ALE-AD) | Delay time. ALE signal to address output | tla |  | ( $1 / 2) T-60$ | Min |
| tw(ALE) | ALE pulse width | tLL |  | $(1 / 2) T-20$ | Min |
| $\operatorname{td}$ (ALE-CLK) | Delay time. ALE to CLK | t LCK |  | ( $1 / 2) \mathrm{T}-60$ | Min |
| $\operatorname{td}$ (ALE-CONT) | Delay time, ALE to control signal | tLc |  | ( $1 / 2) \mathrm{T}-30$ | Min |
| tozx(RD-AD) | Address enable time from read | $t_{\text {RaE }}$ |  | ( $1 / 2) T-10$ | Min |
| $t_{d}$ (CONT-AD) | Address valid time after control signal | tca |  | $(1 / 2) T-40$ | Min |
| $t_{d}(\mathrm{DA}-\mathrm{WR})$ | Delay time. data output to $\overline{W R}$ signal | tow |  | $(3 / 2+N) T-60$ | Min |
| $t_{d}(W R-D A)$ | Delay time. $\overline{\text { WR }}$ signal to data output | two |  | $(1 / 2) T-60$ | Min |
| tw(CONT) | Control signal pulse width | tcc |  | $(3 / 2+N) T-80$ | Min |
| $\mathrm{t}_{\mathrm{d} \text { (CONT-ALE) }}$ | Delay time. CONT to ALE signal | tol |  | $(1 / 2) T-110$ | Min |
| $t_{d}$ (CLK-HLDA) | Delay time. CLK to HLDA signal | thack |  | $(1 / 2) T-50$ | Min |
| $\mathrm{t}_{\text {DXZ }}$ (HLDA-BUS) | Bus disable time from HLDA | thabf |  | $(1 / 2) T+80$ | Max |
| $\mathrm{t}_{\text {OZX }}$ (hLDA-BUS) | Bus enable time from HLDA | $t_{\text {Habe }}$ |  | $(1 / 2) T+80$ | Max |
| $t_{\text {d }}(\overline{\text { CONT }}$-CONT $)$ | Control signal disable time | trv |  | (3/2) T-80 | Min |
| td (AD-CONT) | Delay time. address output to control signal | $t_{\text {ac }}$ |  | T-80 | Min |

TIMING DIAGRAM


MIISUBISHI LSIS
M5L 8085AP, S; P-20, S-20

SINGLE-CHIP 8-BIT N-CHANNEL MICROPROCESSOR

Hold Cycle


Interrupt and Hold Cycle


Clock Output Timing Waveform


## TRAP INTERRUPT AND RIM INSTRUCTIONS

TRAP generates interrupts regardless of the interrupt enable filp-flop (INTE FF). The current state of the INTE FF is stored in flip flop A (AFF) of the CPU and then the INTE FF is reset. The first RIM instruction after the generation of a TRAP interrupt differs in function from the ordinary RIM instruction. That is, the bit 3 (INTE FF information) in the accumulator $\left((A)_{3}\right)$ after the execution of the RIM instruction contains the contents of the A FF, regardless of the state of the INTE FF at the time the RIM instruction is executed. These details are shown in Fig.2, Tables 2 and 3.

Fig. 2 TRAP interrupt processing


Below are the explanations of Fig. 2.

1. The TRAP interrupt request is issued while the instruction in address a is being executed.
2. The TRAP interrupt causes the same action as an RST instruction and then jumps to address $24_{16}$.
3. It returns to address a+1 after executing the RET instruction.
Table 2 shows the information in the INTE FF when the instructions EI and/or DI are executed at addresses $\mathrm{a}-1$ and $\mathrm{a}+2$.

Fig. 3 is a flow chart of the TRAP interrupt processing routine.

Table 2 TRAP interrupt and RIM instructions

| Number | 1 | 2 | 3 | 4 | 5 | 6 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Condition | EI | EI | EI | DI | DI | DI |
| Instruction in address a-1 | EI | NOP | DI | EI | NOP | DI |
| Contents of (A)3 after the execu- <br> tion of the RIM instruction in <br> address a +3. | 1 | 1 | 1 | 0 | 0 | 0 |
| State of INTE FF after the execution <br> of the RIM instruction in address <br> a+3 | 1 | 0 | 0 | 1 | 0 | 0 |
| Contents of (A)/3 after the execu- <br> tion of the RIM instruction in <br> address a 4 | 1 | 0 | 0 | 1 | 0 | 0 |
| State of INTE FF after the execution <br> of the RIM instruction in address <br> a+4 | 1 | 0 | 0 | 1 | 0 | 0 |

Note 3: The contents of $(\mathrm{A})_{3}$ after the excution of the RIM instruction is an information of the INTE FF. The INTE FF assumes state " 1 " when it is in the El state, and " $O$ " when it is in the DI state.
Table 3 TRAP interrupt and INTE FF processing


Fig. 3 TRAP interrupt processing routine

## M5L 8085AP, S; P-20, S-20

SINGLE-CHIP 8-BIT N-CHANNEL MICROPROCESSOR

## PULL-UP OF THE RESET IN INPUT

In order to increase the noise margin, the $\overline{\operatorname{RESET} \text { IN }}$ input terminal is pulled up by about $3 \mathrm{k} \Omega$ (typ) when the condition $V_{1} \geqq V_{I H(\overline{R E S I N})}$ is satisfied. Fig. 4 is a connection diagram of the $\overline{R E S E T}$ IN input, and Fig. 5 shows the relation between input voltage and input current.

Fig. 4 Connections of $\overline{\text { RESET IN }}$ input


Fig. $5 \overline{\text { RESET IN }}$ input current vs input voltage


## DRIVING CIRCUIT OF $\mathrm{X}_{1}$ AND $\mathrm{X}_{\mathbf{2}}$ INPUTS

Input terminals, $X_{1}$ and $X_{2}$ of the M5L 8085A can be driven by either a crystal, RC network, or external clock. Since the drive clock frequency is divided to $1 / 2$ internally, the input frequency required is twice the actual execution frequency ( 6 MHz for the M5L8085A, which is operated at 3 MHz ). Figs. 6 and 7 are typical connection diagrams for a crystal and CR circuit respectively.

Fig. 6 Connections when crystal is used for $X_{1}$ and $X_{2}$ inputs


Fig. 7 Connections when RC network is used for $X_{1}$ and $X_{2}$ inputs


## WAIT STATE GENERATOR

Fig. 8 shows a typical 1-wait state generator for low speed RAM and ROM applications.

Fig. 8 1-wait state generator


RELATION OF RIM AND SIM INSTRUCTIONS WITH THE ACCUMULATOR (SUPPLEMENTARY DESCRIPTION).
The contents of the accumulator after the execution of a RIM instruction is shown in Table 4.
Table 4 Relation of the instruction RIM with the accumulator


The contents of the accumulator after the execution of a SIM instruction is shown in Table 5.

Table 5 Relation of the SIM instruction with the accumulator


## DESCRIPTION

The M58609-04P, S is a keybord encoder for reed switches of terminal equipment. It is fabricated using P channel aluminum-gate MOS technology and is packaged in a 40-pin DIL package. It contains a 3168-bit maskprogrammable read-only memory, and the 8 -bit codes specified in JIS C-6220-1969 "Codes for Information Interchange" are stored in the ROM. The output consists of an 8-bit code and a parity bit. The address is selected by the 8 -bit and 11 -bit ring counters.

## FEATURES

- TTL/DTL-compatible (except $\mathrm{X}, \mathrm{Y}$ terminals)
- Two-key rollover operation
- Self-contained clock generator circuit
- Strobe delay circuit for eliminating key contact bounce
- External control for output polarity (positive or negative logic)
- External control for selecting odd or even parity


## APPLICATION

- Encoder for full-keyboard terminal equipment


## FUNCTION

Outputs ( $\mathrm{X}_{0} \sim \mathrm{X}_{7}$ ) of the 8-bit ring counter and inputs ( $\mathrm{Y}_{0} \sim$ $Y_{10}$ ) of the 11-bit comparator are wired to the keyboard to form an $8 \times 11$ ( 88 -cross points) switch matrix.

When the key connected with $X_{i}$ and $Y_{j}$ is depressed, a path is formed between them. When the level of $Y_{j}$ matches that of $X_{i}$, which comes from the 8 -bit ring counter, the comparator generates a coincidence signal for clock control and delay circuit. This clock control stops the clock signals

to the ring counter and data outputs ( $\mathrm{B}_{1} \sim \mathrm{~B}_{9}$ ) stabilizing the selected 9 -bit code. The stabilization is indicated by a valid signal on the strobe output. A strobe output signal is generated at the time set by the externally controlled delay circuit which receives the coincidence signal. Data outputs and strobe output remain stable until the key is released.


## M58609-04P, S

## KEYBOARD ENCODER (JIS CODE STANDARD PRODUCT)

FUNCTION (Data Output and Parity Output)
The relationships between $B_{1} \sim B_{8}$ in the code table and $B_{1}$ $\sim B_{8}$ in data outputs are shown in Table 1, and those between the parity output $\mathrm{B}_{9}$ and the parity bit, in Table 2. The parity bit in the table is defined as a ' 0 ' when the number of ' 1 's in the code $B_{1} \sim B_{8}$ is odd and a ' 1 ' when it is even.

Mode selection is shown in Table 3.

Table 1 Relationship between code table and data outputs

| $\mathrm{B}_{1} \sim \mathrm{~B}_{8}$ <br> Code table | Data strobe <br> invert input <br> DSI | Data output <br> $\mathrm{B}_{1} \sim \mathrm{~B}_{8}$ | Logic |
| :---: | :---: | :---: | :--- |
| 1 | L | H | Positive logic |
| 1 | H | L | Negative logic |
| 0 | L | L | Positive logic |
| 0 | H | H | Negative logic |

Table 2 Parity output

| Parity bit | Parity invert input <br> PI | Parity output <br> B 9 |
| :---: | :---: | :---: |
| 1 | L | H |
| 1 | H | L |
| 0 | L | L |
| 0 | H | H |

Table 3 Mode selection

| Shift input <br> S | Control input <br> C | Selected mode |
| :---: | :---: | :---: |
| L | L | 1 |
| $H$ | L | 2 |
| L | H | 3 |
| $H$ | $H$ | 4 |

CODE TABLE (JIS C-6220-1969)


* $\mathrm{B}_{9}$ is an odd parity bit for the 8 -bit code $\left(\mathrm{B}_{1} \sim \mathrm{~B}_{8}\right)$

Note 1 : A ' 1 ' or ' 0 ' in the code table indicates that the output level goes high for ' 1 ' and low for ' 0 ' when input DSI and PI are low-level.

CODE ARRANGEMENT TABLE

| $\triangle \mathrm{Xi}$ | Mode | X 0 | ${ }^{1}$ | $\mathrm{X}_{2}$ | X 3 | X4 | X 5 | X 6 | $\times 7$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Yo | 1 | NUL | DLE | ヘ | 0 | ； | L | 0 | 9 |
|  | 2 | NUL | DLE | － | NUL | ＋ | NUL | NUL | ） |
|  | 3 | NUL | DLE | 人 | 7 | レ | リ | ラ | ヨ |
|  | 4 | NUL | DLE | NUL | 7 | NUL | NUL | NUL | $\cdots$ |
| Y 4 | 1 | SOH | 6 | 0 | － | ／ | K | 1 | 8 |
|  | 2 | SOH | 6 | 0 | $=$ | ？ | NUL | NUL | （ |
|  | 3 | SOH | 6 | 0 | ホ | x | $ノ$ | 二 | ユ |
|  | 4 | SOH | 6 | 0 | NUL | － | NUL | NUL | ュ |
| $Y_{2}$ | 1 | STX | 7 | 1 | P | ． | J | U | 7 |
|  | 2 | STX | 7 | 1 | NUL | $>$ | NUL | NUL | ， |
|  | 3 | STX | 7 | 1 | セ | ル | マ | ナ | ヤ |
|  | 4 | STX | 7 | 1 | NUL | 。 | NUL | NUL | ャ |
| $Y_{3}$ | 1 | ETX | 8 | 2 | ［ | ， | H | Y | 6 |
|  | 2 | ETX | 8 | 2 | 1 | $<$ | NUL | NUL | \＆ |
|  | 3 | ETX | 8 | 2 | － | ネ | ク | ン | $才$ |
|  | 4 | ETX | 8 | 2 | 「 | ， | NUL | NUL | 才 |
| $Y_{4}$ | 1 | EOT | 9 | 3 | $\not \square$ | M | G | T | 5 |
|  | 2 | EOT | 9 | 3 | 1 | NUL | NUL | NUL | \％ |
|  | 3 | EOT | 9 | 3 | － | モ | キ | カ | エ |
|  | 4 | EOT | 9 | 3 | NUL | NUL | NUL | NUL | ェ |
| Y 5 | 1 | ENQ | NAK | 4 | BS | N | F | R | 4 |
|  | 2 | ENQ | NAK | 4 | BS | NUL | NUL | NUL | \＄ |
|  | 3 | ENQ | NAK | 4 | BS | ミ | 八 | ス | ウ |
|  | 4 | ENQ | NAK | 4 | BS | NUL | NUL | NUL | ウ |
| $Y_{6}$ | 1 | ACK | SYN | 5 | NUL | B | D | E | 3 |
|  | 2 | ACK | SYN | 5 | － | NUL | NUL | NUL | \＃ |
|  | 3 | ACK | SYN | 5 | 口 | $コ$ | シ | 1 | ア |
|  | 4 | ACK | SYN | 5 | NUL | NUL | NUL | 1 | ァ |
| Y 7 | 1 | BEL | ETB | ＋ | ］ | V | S | W | 2 |
|  | 2 | BEL | ETB | $+$ | 1 | NUL | NUL | NUL | ＂ |
|  | 3 | BEL | ETB | ＋ | ム | 匕 | 卜 | テ | $フ$ |
|  | 4 | BEL | ETB | $+$ | 」 | NUL | NUL | NUL | NUL |
| $Y_{8}$ | 1 | ＝ | CAN | SP | CR | C | A | Q | 1 |
|  | 2 | $=$ | CAN | SP | CR | NUL | NUL | NUL | $!$ |
|  | 3 | ＝ | CAN | SP | CR | ソ | チ | タ | ヌ |
|  | 4 | ＝ | CAN | SP | CR | NUL | NUL | NUL | NUL |
| Y 9 | 1 | SO | EM | － | LF | X | FF | HT | （a） |
|  | 2 | SO | EM | － | LF | NUL | FF | HT | ， |
|  | 3 | SO | EM | － | LF | サ | FF | HT | － |
|  | 4 | SO | EM | － | LF | NUL | FF | HT | NUL |
| $Y_{10}$ | 1 | SI | SUB | － | DEL | Z | ESC | VT | ： |
|  | 2 | SI | SUB | － | DEL | NUL | ESC | VT | ＊ |
|  | 3 | SI | SUB | － | DEL | ツ | ESC | VT | ケ |
|  | 4 | SI | SUB | － | DEL | ッ | ESC | VT | NUL |

## SYMBOLOGY

| Symbol | Code name | Col／Row <br> in code table | $X / Y /$ Mode in code arrangement table |
| :---: | :---: | :---: | :---: |
| SP | Space | 2／0 | 2／8／1～4 |
| ！ | Exclamation mark | 2／1 | 7／8／2 |
| ＂ | Quotation mark，umlaut | 2／2 | 7／7／2 |
| \＃ | Number sign | 2／3 | 7／6／2 |
| \＄ | Dollar sign | 2／4 | 7／5／2 |
| \％ | Percentage | 2／5 | 7／4／2 |
| \＆ | Ampersand | 2／6 | 7／3／2 |
| ＇ | Apostrophe．acute accent | 2／7 | 7／2／2 |
| （ | Left parenthesis | 2／8 | 7／1／2 |
| ） | Right parenthesis | 2／9 | 7／0／2 |
| ＊ | Asterisk，multiplication sign | 2／10 | 7／10／2 |
| ＋ | Positive sign，plus sign | 2／11 | 2／7／1－4，4／0／2 |
| ， | Comma | 2／12 | 4／3／1 |
| － | Negative sign，subtraction sign | 2／13 | 2／10／1－4，3／1／1 |
| ． | Period | 2／14 | 2／9／1－4，4／2／1 |
| ／ | Slash，virgule，division sign，per | 2／15 | 4／1／1 |
| ： | Colon | 3／10 | 7／10／1 |
| ； | Semicolon | 3／11 | 4／0／1 |
| ＜ | Less than sign | 3／12 | 4／3／2 |
| ＝ | Equal sign | 3／13 | 0／8／1～4，3／4／2 |
| ＞ | Greater than sign | 3／14 | 4／2／2 |


| Symbol | Coue name | $\begin{gathered} \text { Col/Row } \\ \text { in code table, } \end{gathered}$ | $\mathrm{X} / \mathrm{Y} /$ Mode in code arrangement table |
| :---: | :---: | :---: | :---: |
| ？ | Question mark | 3／15 | 4／1／2 |
| （a） | At mark | 4／0 | 7／9／1 |
| ¢ | Left bracket | 5／11 | 3／3／1 |
| ＊ | Yen sign | $5 / 12$ | 3／4／1 |
| ］ | Right bracket | 5／13 | 3／7／1 |
| へ | Circumflex accent | $5 / 14$ | 2／0／1 |
| － | Underline | 5／15 | 3／6／2 |
| ， | Grave accent | $6 / 0$ | 7／9／2 |
| \｛ | Left brace | 7／11 | 3／3／2 |
| 1 | Separate sign，logical add sign | 7／12 | 3／4／2 |
| \} | Right brace | 7／13 | 3／7／2 |
|  | Overline．logical not sign | 7／14 | 2／0／2 |
| － | Japanese period | 10／1 | 4／2／4 |
| 「 | Japanese initial quotation mark | 10／2 | 3／3／4 |
| 1 | Japanese final quotation mark | 10／3 | 3／7／4 |
| ， | Japanese comma | 10／4 | 4／3／4 |
| － | Middle dot | 10／5 | 4／1／4 |
| － | Long vowel mark | 11／0 | 3／4／3 |
| $\cdots$ | Voiced consonant mark | 13／14 | 7／9／3 |
| － | Semi－voiced consonant mark | 13／15 | 3／3／3 |

HuII SUEISHI LSIS

## M58609-04P, S

KEYBOARD ENCODER (JIS CODE STANDARD PRODUCT)

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VGG | Supply voltage | With respect to $\mathrm{V}_{\text {Ss }}$ | $0.3 \sim-20$ | V |
| VDD | Supply voltage |  | 0.3~-20 | V |
| $V_{1}$ | Input voltage |  | 0.3~-20 | V |
| Topr | Operating free-air temperature range |  | -20~75 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=-20 \sim 75^{\circ} \mathrm{C}$, unless otherwise noted)

|  | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VGG | Supply voltage | -11 | -12 | -13 | V |
| VDD | Supply voltage |  | 0 |  | V |
| V ss | Supply voltage | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | Vss-1 |  |  | V |
| $V_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 | V |
| $f(\phi)$ | Clock frequency | 20 | 50 | 100 | kHz |
| tD(STO) | Strobe delay time |  | 1.5 |  | ms |
| Roff | Switch off resistance | 10 |  |  | $\mathrm{M} \Omega$ |
| Ron | Switch on resistance |  |  | 300 | $\Omega$ |

ELECTRICAL CHARACTERISTICS $\left(T \mathrm{Ta}=-20 \sim 75^{\circ} \mathrm{C}, \mathrm{VGG}=-12 \pm 1 \mathrm{~V}, \mathrm{~V} s \mathrm{~s}=5 \pm 0.5 \mathrm{~V}, \mathrm{~V} \mathrm{D}=0 \mathrm{~V}\right.$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{VOH}(\mathrm{Bi}, \mathrm{STO})$ | High-level output voltage, $\mathrm{B}_{1} \sim \mathrm{Bg}^{\text {a }}$ and STO | $1 \mathrm{OH}=-100 \mu \mathrm{~A}$ | Vss-1 |  |  | $\checkmark$ |
| $\mathrm{VOH}\left(\mathrm{Xi}^{\text {) }}\right.$ | High-level output voltage, $\mathrm{X}_{0} \sim \mathrm{X}_{7}$ | $1 \mathrm{OH}=-100 \mu \mathrm{~A}$ | Vss -1.3 |  |  | $\checkmark$ |
| Vol(Bi,STO) | Low-level output voltage. $\mathrm{B}_{1} \sim \mathrm{~B}_{9}$ and STO | $1 \mathrm{OL}=1.6 \mathrm{~mA}$ |  |  | 0.4 | $\checkmark$ |
| Vol( $\mathrm{Xi}^{\text {) }}$ ) | Low-level output voltage. $\mathrm{X}_{0} \sim \mathrm{X}_{7}$ | IOL $=1 \mu \mathrm{~A}$ |  |  | -3 | $\checkmark$ |
| RI | Input resistance, S. C. DSI and PI | $\mathrm{V}_{1}=-12 \mathrm{~V}$ | 1 |  |  | MS |
| Pd | Power dissipation | $\mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ |  | 70 | 200 | mW |
| Ci | Input capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{Ta}^{2}=25^{\circ} \mathrm{C}$ |  |  | 15 | pF |

Note 2 : Current flowing into an IC is positive: out is negative.

TIMING DIAGRAM


MITSUBISHI LSIs M58609-04P, S

FUNCTION TABLES

| Data ( $\mathrm{B}_{1}$ - $\mathrm{B}_{9}$ ) Invert |  |  | Strobe (STO) Invert |  |  | Parity (B9) Invert |  |  | Mode Select |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { DSI } \\ \text { (Pin (20) } \end{gathered}$ | Code table $\left(B_{1}-B_{9}\right)$ | Data output $\left(B_{1} \sim B_{9}\right)$ | $\begin{aligned} & \text { DSI } \\ & \text { (Pin!(20) } \end{aligned}$ | Internal strobe (Note 3) | $\begin{gathered} \text { STO } \\ \text { (Pin (16) } \end{gathered}$ | $\begin{gathered} \text { P1 } \\ (\text { Pin (6) }) \end{gathered}$ | $\begin{aligned} & \text { Code table } \\ & \text { (Bg) } \end{aligned}$ | $\begin{gathered} \mathrm{Bg} \\ (\operatorname{Pin}(7)) \end{gathered}$ | $\begin{gathered} \mathrm{S} \\ (\operatorname{Pin}(4)) \end{gathered}$ | $\begin{gathered} \mathrm{C} \\ (\operatorname{Pin}(5) \end{gathered}$ | Mode |
| H | 1 | L | H | H | L | H | 1 | L | L | L | M1 |
| L | 1 | H | L | H | H | L | 1 | H | H | L | M 2 |
| H | 0 | H | H | L | H | H | 0 | H | L | H | M3 |
| L | 0 | L | L | L | L | L | 0 | L | H | H | M4 |

Note 6 : The internal signal of the strobe output (STO) becomes high-level when the strobe signal is generated.

TYPICAL APPLICATION CIRCUIT


Note $7: \mathrm{R}_{1}=1.5 \mathrm{M} \Omega, \mathrm{C}_{1}=0.001 \mu \mathrm{~F}$ provides approximately 1.5 ms delay time.
8: $\mathrm{R}_{2}=75 \mathrm{k} \Omega, \mathrm{C}_{2}=50 \mathrm{pF}$ provides approximately 50 kHz clock frequency.

Fig. 1 Measures against coupling


[^10] keyboard matrix and the $Y$ inputs.

## Cautions in Use

## 1. Coupling at the Keyboard Matrix

Depending on the capacitance of the keyboard matrix wiring, depressing one key while another is depressed gives rise to capacitance coupling, which may result in repetition of the strobe output, the same condition that would occur if a single key were depressed twice. In this case, proceed as shown in Fig. 1.

## 2. N -Key Rollover

This device is for 2-key rollover; when 3 or more keys are depressed simultaneously, code output is indeterminate.

## 3. Maximum Chatter Times

1. With Key Off ( $t_{\text {koff }}$ )
$t_{\text {KOFF }}$ is defined as the maximum time that, when a key is turned on but because of faulty contact, etc. the key input signal chatters, the chattering can be disregarded. This may vary according to ambient temperature, power supply conditions, etc., but is approximately 100 ns .
2. With Key On ( $\mathrm{t}_{\text {kon }}$ )

Conversely, $\mathrm{t}_{\text {kon }}$ is the maximum time that, when a key is turned off, but the input signal chatters, the chattering condition can be disregarded.

$$
\begin{aligned}
& \text { when } \mathrm{t}_{\text {KOFF }} \leqq 1 / \mathrm{f}_{\phi} \quad \mathrm{t}_{\text {KON }} \leqq 100 \mathrm{~ns} \\
& \text { when } \mathrm{t}_{\text {KOFF }}>1 / \mathrm{f}_{\phi} \quad \mathrm{t}_{\text {KON }} \leqq \mathrm{t}_{\text {STD }}+\mathrm{t}_{\text {SC }} \\
& \text { where: } \quad f_{\phi}=\text { clock frequency } \\
& t_{\text {sto }}=\text { strobe delay time } \\
& \mathrm{t}_{\mathrm{sc}}=\text { scanning time }
\end{aligned}
$$

Fig. 2 Timing diagram for maximum chatter time


MITSUBISHI LSIs

## M58609-04P, S

## KEYBOARD ENCODER (JIS CODE STANDARD PRODUCT)

TYPICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{GG}}=-12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=5 \mathrm{~V}\right)$

RESISTANCE VS. STROBE DELAY TIME


ON RESISTANCE OF OUTPUT DRIVER VS. POWER SUPPLY VOLTAGE


CLOCK FREQUENCY VS. RESISTANCE


POWER DISSIPATION VS. AMBIENT TEMPERATURE


## KEYBOARD ENCODER (USASCII CODE STANDARD PRODUCT)

## DESCRIPTION

The M58609-09P, S has the 7-bit codes specified in US ASCII "Codes for Information Interchange". The codes can be odd or even parity. The function, pin configuration and electrical characteristics are the same as those of an M58609-04P, S.

## FUNCTION (Data Output and Parity Output)

The relationships between $B_{1} \sim B_{8}$ in the code table and $B_{1}$ $\sim_{B_{8}}$ in data outputs are shown in Table 1, and those between the parity output $B_{9}$ and the parity bit, in Table 2. The parity bit in the table is defined as a ' 0 ' when the number of ' 1 's in the code $B_{1} \sim B_{8}$ is odd and a ' 1 ' when it is even.

Mode selection is shown in Table 3.

Table 1 Relationship between code table and data outputs

| $\mathrm{B}_{1} \sim \mathrm{~B}_{8}$ <br> Code table | Data strobe <br> invert input <br> DSI | Data output <br> $\mathrm{B}_{1} \sim \mathrm{~B}_{8}$ | Logic |
| :---: | :---: | :---: | :--- |
| 1 | L | H | Positive logic |
| 1 | H | L | Negative logic |
| 0 | L | L | Positive logic |
| 0 | H | H | Negative logic |

Table 2 Parity output

| Parity bit | Parity invert input <br> PI | Parity output <br> B 9 |
| :---: | :---: | :---: |
| 1 | L | $H$ |
| 1 | H | L |
| 0 | L | L |
| 0 | $H$ | $H$ |

Table 3 Mode selection

| Shift input <br> S | Control input <br> C | Selected mode |
| :---: | :---: | :---: |
| L | L | 1 |
| H | L | 2 |
| L | H | 3 |
| $H$ | $H$ | 4 |

CODE TABLE

| NUMBER OF BITS |  |  |  |  |  |  |  |  | $\begin{array}{lll} 0 & & \\ & 0 \\ & 0 \end{array}$ | $0$ <br> 0 | $\begin{array}{lll} 0 & & \\ & 1 & \\ & & 0 \end{array}$ | 0 <br> 1 <br> 1 | $\begin{array}{llll} \hline 1 & & \\ & 0 & \\ & & 0 \\ \hline \end{array}$ | 1 <br> 0 <br> 1 | $\begin{array}{lll} \hline 1 & & \\ & 1 & \\ & & 0 \end{array}$ | 1 <br> 1 <br> 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | - |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  | $\longrightarrow$ |  |  |  |  |  |  |  |  |
| $\mathrm{B9}^{*} \mathrm{~B}_{8}$ | $B_{7}$ | $B_{6}$ | $\mathrm{B}_{5}$ | $B_{4}$ | $B_{3}$ | $\mathrm{B}_{2}$ | $B_{1}$ | $\underset{\text { ROW }}{\text { COL }}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | NUL | DLE | SP | 0 | @ | P |  | p |
|  |  |  |  | 0 | 0 | 0 | 1 | 1 | SOH | DC1 | ! | 1 | A | Q | a | q |
|  |  |  |  | 0 | 0 | 1 | 0 | 2 | STX | DC2 | " | 2 | B | R | b | r |
|  |  |  |  | 0 | 0 | 1 | 1 | 3 | ETX | DC3 | \# | 3 | C | S | c | s |
|  |  |  |  | 0 | 1 | 0 | 0 | 4 | EOT | DC4 | \$ | 4 | D | T | d | t |
|  |  |  |  | 0 | 1 | 0 | 1 | 5 | ENQ | NAK | \% | 5 | E | U | e | $u$ |
|  |  |  |  | 0 | 1 | 1 | 0 | 6 | ACK | SYN | \& | 6 | F | V | $f$ | $v$ |
|  |  |  |  | 0 | 1 | 1 | 1 | 7 | BEL | ETB | ' | 7 | G | W | g | w |
|  |  |  |  | 1 | 0 | 0 | 0 | 8 | BS | CAN | ( | 8 | H | X | h | $\times$ |
|  |  |  |  | 1 | 0 | 0 | 1 | 9 | HT | EM | ) | 9 | 1 | Y | i | y |
|  |  |  |  | 1 | 0 | 1 | 0 | 10 | LF | SUB | * | : | $J$ | Z | 1 | z |
|  |  |  |  | 1 | 0 | 1 | 1 | 11 | VT | ESC | + | ; | K | 〔 | k | 1 |
|  |  |  |  | 1 | 1 | 0 | 0 | 12 | FF | FS | , | < | L | $\lambda$ | 1 | ; |
|  |  |  |  | 1 | 1 | 0 | 1 | 13 | CR | GS | - | = | M | ) | m | 1 |
|  |  |  |  | 1 | 1 | 1 | 0 | 14 | SO | RS | - | $>$ | N | $\wedge$ | n | $\sim$ |
|  |  |  |  | 1 | 1 | 1 | 1 | 15 | SI | US | / | ? | 0 | - | $\bigcirc$ | DEL |

* $B_{8}$ is an even parity bit for the 8 -bit code $\left(B_{0} \sim B_{7}\right)$ : $B_{9} j$ is an odd parity bit.

Note 1: A ' 1 ' or ' 0 ' in the code table indicates that the output level goes high for ' 1 ' and low for ' 0 ' when input DSI and Pl are low-level.

INII SUBISHI LSIS
M58609－09P，S

KEYBOARD ENCODER（USASCII CODE STANDARD PRODUCT）

CODE ARRANGEMENT TABLE

| $Y_{i} \quad X_{i}$ | Mode | $\mathrm{X}_{0}$ | $\mathrm{X}_{1}$ | $X_{2}$ | $x_{3}$ | $X_{4}$ | $x_{5}$ | $x_{6}$ | $X_{7}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $Y_{0}$ | 1 | ／ | ； | P | 0 | － | 1 | 0 | 9 |
|  | 2 | ？ | $\pm$ | P | 0 | $>$ | L | 0 | ） |
|  | 3 | ／ | ； | DLE | 0 | $\cdot$ | FF | SI | 9 |
|  | 4 | ？ | ＋ | DLE | 0 | $>$ | FF | SI | ） |
| $Y_{1}$ | 1 | － | ： | ＠ | － | ， | k | i | 8 |
|  | 2 | － | ＊ | \} | ＝ | ＜ | K | 1 | （ |
|  | 3 | － | ： | ＠ | － | ， | VT | HT | 8 |
|  | 4 | － | ＊ | $\backslash$ | $=$ | ＜ | VT | HT | （ |
| $Y_{2}$ | 1 | ， | \} | ［ | 〕 | m | j | U | 7 |
|  | 2 | ， | 1 | 1 | 1 | M | $J$ | U | ， |
|  | 3 | ， | FS | ESC | GS | CR | LF | NAK | 7 |
|  | 4 | ， | FS | ESC | GS | CR | LF | NAK | ， |
| $Y_{3}$ | 1 | GS | LF | － | ヘ | n | h | y | 6 |
|  | 2 | GS | LF | － | $\sim$ | N | H | Y | \＆ |
|  | 3 | GS | LF | US | RS | SO | BS | EM | 6 |
|  | 4 | GS | LF | US | RS | SO | BS | EM | \＆ |
| $Y_{4}$ | 1 | FS | DEL | CR | BS | b | g | t | 5 |
|  | 2 | FS | DEL | CR | BS | B | G | T | \％ |
|  | 3 | FS | DEL | CR | BS | STX | BEL | DC4 | 5 |
|  | 4 | FS | DEL | CR | BS | STX | BEL | DC4 | \％ |
| $Y_{5}$ | 1 | RS | US | BEL | NUL | V | $f$ | $r$ | 4 |
|  | 2 | RS | US | BEL | NUL | V | F | $R$ | \＄ |
|  | 3 | RS | US | BEL | NUL | SYN | ACK | DC2 | 4 |
|  | 4 | RS | US | BEL | NUL | SYN | ACK | DC2 | \＄ |
| $Y_{6}$ | 1 | 0 | 1 | 4 | 7 | c | d | e | 3 |
|  | 2 | 0 | 1 | 4 | 7 | C | D | E | \＃ |
|  | 3 | 0 | 1 | 4 | 7 | ETX | EOT | ENQ | 3 |
|  | 4 | 0 | 1 | 4 | 7 | ETX | EOT | ENQ | \＃ |
| $Y_{7}$ | 1 | $\cdot$ | 2 | 5 | 8 | X | S | W | 2 |
|  | 2 | － | 2 | 5 | 8 | X | S | W | ＂ |
|  | 3 | － | 2 | 5 | 8 | CAN | DC3 | ETB | 2 |
|  | 4 | $\cdot$ | 2 | 5 | 8 | CAN | DC3 | ETB | ＂ |
| $Y_{8}$ | 1 | $=$ | 3 | 6 | 9 | Z | a | व | 1 |
|  | 2 | ＝ | 3 | 6 | 9 | Z | A | Q | $!$ |
|  | 3 | $=$ | 3 | 6 | 9 | SUB | SOH | DC1 | 1 |
|  | 4 | $=$ | 3 | 6 | 9 | SUB | SOH | DC1 | $!$ |
| $Y_{9}$ | 1 | ＋ | － | ＊ | ／ | SP | LF | ESC | HT |
|  | 2 | ＋ | － | ＊ | ／ | SP | LF | ESC | HT |
|  | 3 | $+$ | － | ＊ | ／ | SP． | LF | ESC | HT |
|  | 4 | $+$ | － | ＊ | ／ | SP | LF | ESC | HT |
| $Y_{10}$ | 1 | ENQ | ACK | SUB | EM | CR | DEL | FF | VT |
|  | 2 | ENQ | ACK | SUB | EM | CR | DEL | FF | VT |
|  | 3 | ENQ | ACK | SUB | EM | CR | DEL | FF | VT |
|  | 4 | ENQ | ACK | SUB | EM | CR | DEL | FF | VT |

## SYMBOLOGY

| Symbol | Code name | Col／Row <br> in code table | X／Y／Mode in code <br> arrangement table |
| :---: | :--- | :---: | :--- |
| SP | Space | $2 / 0$ | $4 / 9 / 1 \sim 4$ |
| $!$ | Exclamation mark | $2 / 1$ | $7 / 8 / 2.4$ |
| $"$ | Quotation mark，umlaut | $2 / 2$ | $7 / 7 / 2.4$ |
| $\#$ | Number sign | $2 / 3$ | $7 / 6 / 2.4$ |
| $\$$ | Dollar sign | $2 / 4$ | $7 / 5 / 2.4$ |
| $\%$ | Percentage | $2 / 5$ | $7 / 4 / 2.4$ |
| $\&$ | Ampersand | $2 / 6$ | $7 / 3 / 2.4$ |
| $\prime$ | Apostrophe，acute accent | $2 / 7$ | $7 / 2 / 2.4$ |
| $($ | Left parenthesis | $2 / 8$ | $7 / 1 / 2.4$ |
| $)$ | Right parenthesis | $2 / 9$ | $7 / 0 / 2.4$ |
| $*$ | Asterisk，multiplication sign | $2 / 10$ | $2 / 9 / 1 \sim 4,1 / 1 / 2.4$ |
| + | Positive sign，plus sign | $2 / 11$ | $0 / 9 / 1 \sim 4,1 / 0 / 2.4$ |
| , | Comma | $2 / 12$ | $0 / 2 / 1 \sim 4,4 / 1 / 1.3$ |
| - | Negative sign，subtraction sign | $2 / 13$ | $1 / 9 / 1 \sim 4,3 / 1 / 1.3$ |
| $\cdot$ | Period | $2 / 14$ | $0 / 1 / 1 \sim 4$, |
| $/$ | Slash，virgule，division sign，per | $2 / 15$ | $3 / 9 / 1 \sim 4,0 / 0 / 1.3$ |


| Symbol | Code name | in col／Row table | X／Y／Mode in code arrangement table |
| :---: | :---: | :---: | :---: |
| ： | Colon | 3／10 | 1／1／1， 3 |
| ； | Semicolon | 3／11 | 1／0／1．3 |
| $<$ | Less than sign | 3／12 | 4／1／2．4 |
| $=$ | Equal sign | 3／13 | 0／8／1～4，3／1／2．4 |
| $>$ | Greater than sign | 3／14 | 4／0／2．4 |
| ？ | Question mark | 3／15 | 0／0／2．4 |
| ＠ | At mark | 4／0 | 2／1／2．4 |
| 〔 | Left bracket | 5／11 | 2／2／1 |
| ） | Right bracket | 5／13 | 3／2／1 |
| へ | Circumflex accent | 5／14 | 3／3／1 |
| － | Underline | 5／15 | 2／3／1．2 |
| 1 | Left brace | 7／11 | 2／2／2 |
| 1 | Separate sign，logical add sign | 7／12 | 1／2／2 |
| 1 | Right brace | 7／13 | 3／2／2 |
| $\lambda$ | Reverse slant | 5／12 | 2／1／2．4，1／2／1 |
| $\sim$ | Swung dash | 7／14 | $3 / 3 / 2$ |

## DESCRIPTION

The M58620-001S is a keyboard encoder for solid-state switches and is fabricated with P -channel aluminum-gate MOS technology.

It contains a 3640-bit mask-programmable read-only memory, and the 7 -bit and 8-bit codes specified in JIS publication C-6220-1969 "Codes for Information Interchange" are stored in the ROM. The mode shift is selected by the combination of shift input, control input and shift control input. The output consists of a 9 -bit plus parity bit code. All inputs and outputs are TTL-compatible.

## FEATURES

- All inputs and outputs are TTL-compatible
- Output buffer register
- Strobe inhibit circuit for unused codes
- One shot output (the pulse width is variable) or static output for strobed output
- Chip enable terminal
- 2-key rollover capability ( N -key rollover is also available, if the logic output of the switches is pulsive)


## APPLICATION

- Encoder for full-keyboard terminal equipment


## FUNCTTION

The output of each keyboard switch is connected to 2-key inputs selected from $K_{1} \sim K_{14}$ (2 of 14) to form 91 addresses. Therefore, the character code for output is selected by 2 of 14 key inputs, shift input, control input and shift


## KEYBOARD ENCODER（JIS CODE STANDARD PRODUCT）

## FUNCTION（Data Output and Parity Output）

The relationships between $B_{1} \sim B_{8}$ in the code table and $B_{1}$ $\sim_{B_{8}}$ in data outputs are shown in Table 1，and those be－ tween the parity output（ $B_{10}$ or $B_{9}$ ）and the parity bit，in Tables 2 and 3 ．The parity bit in the tables is defined as a ＇ 0 ＇when the number of＇ 1 ＇s in the code（ $B_{1} \sim B_{8}$ or $B_{1} \sim B_{7}$ ） is odd and a＇ 1 ＇when it is even．

Mode selection is shown in Table 4.

Table 1 Relation between code table and outputs

| $B_{1} \sim B_{8}$ <br> in code table | Data invert input <br> DI | Data output <br> $B_{1} \sim B_{8}$ | Logic |
| :---: | :---: | :---: | :---: |
| 1 | L | H | Positive logic |
| 1 | H | L | Negative logic |
| 0 | L | L | Positive logic |
| 0 | $H$ | $H$ | Negative logic |

Table 2 Parity output of 8－bit code

| Parity bit | Parity invert output <br> PI | Parity output <br> $\mathrm{B}_{10}$ |
| :---: | :---: | :---: |
| 1 | L | H |
| 1 | H | L |
| 0 | L | L |
| 0 | H | H |

Table 3 Parity output of 7－bit code

| Parity bit | Data invert input <br> DI | Data output <br> B9 |
| :---: | :---: | :---: |
| 1 | L | H |
| 1 | H | L |
| 0 | L | L |
| 0 | H | H |

Table 4 Mode selection

| Shift input <br> S | Control input <br> C | Shift control input <br> SC | Selected mode |
| :---: | :---: | :---: | :---: |
| L | L | L | 1 |
| H | L | L | 2 |
| L | H | L | 3 |
| $H$ | $H$ | L | 4 |
| L | L | H | 4 |
| $H$ | L | H | - |
| L | H | H | - |
| $H$ | $H$ | $H$ | - |

CODE TABLE（JIS C－6220－1969）

| NUMBER OF BITS |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
|  |  |  |  |  |  |  |  |  | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
|  |  |  |  |  |  |  |  |  | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| $\mathrm{B}_{10}{ }^{+} \mathrm{B} 9 * \frac{1}{\mathrm{~B} 8}$ | B7 | B6 | B5 | B4 | B3 | $\mathrm{B}_{2}$ | B1 | Row ${ }^{\text {COL }}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| PARITYBIT |  |  |  | 0 | 0 | 0 | 0 | 0 | NUL | DLE | SP | 0 | （a | P | ， |  |  |  |  | － | 夕 | 三 |  |  |
|  |  |  |  | 0 | 0 | 0 | 1 | 1 | SOH | DC 1 | ！ | 1 | A | Q |  |  |  |  | － | ア | チ | 4 |  |  |
|  |  |  |  | 0 | 0 | 1 | 0 | 2 | STX | $\mathrm{DC}_{2}$ | ＂ | 2 | B | R |  |  |  |  | r | 1 | ツ | $x$ |  |  |
|  |  |  |  | 0 | 0 | 1 | 1 | 3 | ETX | DC3 | \＃ | 3 | C | S |  |  |  |  | 1 | ウ | テ | モ |  |  |
|  |  |  |  | 0 | 1 | 0 | 0 | 4 | EOT |  | \＄ | 4 | D | T |  |  |  |  | ， | エ | 卜 | ヤ |  |  |
|  |  |  |  | 0 | 1 | 0 | 1 | 5 | ENQ | NAK | \％ | 5 | E | U |  |  |  |  | ． | 才 | ナ | ㄱ |  |  |
|  |  |  |  | 0 | 1 | 1 | 0 | 6 | ACK | SYN | \＆ | 6 | F | V |  |  |  |  | 7 | 力 | 二 | 3 |  |  |
|  |  |  |  | 0 | 1 | 1 | 1 | 7 | BEL | ETB | ＇ | 7 | G | W |  |  |  |  | ア | キ | ヌ | ラ |  |  |
|  |  |  |  | 1 | 0 | 0 | 0 | 8 | BS | CAN | （ | 8 | H | $X$ |  |  |  |  | 1 | $ク$ | ネ | リ |  |  |
|  |  |  |  | 1 | 0 | 0 | 1 | 9 | HT | EM | ） | 9 | 1 | Y |  |  |  |  | ク | ケ | $\checkmark$ | ル |  |  |
|  |  |  |  | 1 | 0 | 1 | 0 | 10 | LF | SUB | ＊ | ： | J | Z |  |  |  |  | 工 | $コ$ | 八 | L |  |  |
|  |  |  |  | 1 | 0 | 1 | 1 | 11 | VT | ESC | ＋ | ； | K | ［ |  | \｛ |  |  | $\pm$ | サ | 匕 | ㅁ |  |  |
|  |  |  |  | 1 | 1 | 0 | 0 | 12 | FF |  | ， | $<$ | L | $\not \geqslant$ |  | 1 |  |  | ＋ | シ | フ | 7 |  |  |
|  |  |  |  | 1 | 1 | 0 | 1 | 13 | CR |  | － | $=$ | M | ） |  | \} |  |  | 2 | ス | へ | ン |  |  |
|  |  |  |  | 1 | 1 | 1 | 0 | 14 | SO |  | ． | $>$ | N | ヘ |  | － |  |  | $\exists$ | セ | ホ | ， |  |  |
|  |  |  |  | 1 | 1 | 1 | 1 | 15 | SI |  | ／ | ？ | 0 | － |  | DEL |  |  | $\because$ | ソ | マ | － |  |  |

$* B_{9}$ is an odd parity bit for the 7 －bit code $\left(B_{1} \sim B_{7}\right)$ ．
$+B_{10}$ is an odd parity bit for the 8－bit code $\left(B_{1} \sim B_{8}\right)$ ．
Note 1 ：When inputs DI and PI are low－level，a＇ 1 ＇in the code table indicates that the output level goes high，a＇ 0 ＇that it goes low．

CODE ARRANGEMENT TABLE

| $K_{n} \quad K m$ | Mode | K2 | K3 | K4 | K5 | K6 | K7 | K8 | K9 | K10 | K 11 | $K_{12}$ | K13 | $\mathrm{K}_{14}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| K． | 1 | Z | X | C | V | B | N | M | ， | ． | ／ |  | A | S |
|  | 2 |  |  |  |  |  |  |  | $<$ | $>$ | ？ | － |  |  |
|  | 3 | ッ | サ | ソ | t | $コ$ | ミ | モ | $\star$ | ル | $\pm$ | 口 | チ | － |
|  | 4 | シ |  |  |  |  |  |  |  | 。 | ． |  |  |  |
| $\mathrm{K}_{2}$ | 1 |  | D | F | G | H | J | K | L | ； | ： | J | Q | W |
|  | 2 |  |  |  |  | $\cdot$ |  |  |  | ＋ | ＊ | 1 |  |  |
|  | 3 |  | シ | 八 | キ | ク | 7 | J | リ | レ | ヶ | ム | 夕 | テ |
|  | 4 |  |  |  |  |  |  |  |  |  |  | 1 |  |  |
| K3 | 1 |  |  | E | R | T | Y | U | 1 | 0 | P | ＠ | ［ | 1 |
|  | 2 |  |  |  |  |  |  |  |  |  | ， | $\cdots$ | 1 | ！ |
|  | 3 |  |  | 1 | ス | 力 | ン | ナ | $=$ | $ラ$ | セ | $\cdots$ |  | ヌ |
|  | 4 |  |  | 1 |  |  |  |  |  |  |  |  | 「 |  |
| K4 | 1 |  |  |  | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | － |
|  | 2 |  |  |  |  | \＃ | \＄ | \％ | \＆ | ＇ | （ | ） |  | $=$ |
|  | 3 |  |  |  | 7 | ア | ウ | エ | 才 | ＋ | ユ | $\exists$ | 7 | ホ |
|  | 4 |  |  |  |  | $\bigcirc$ | ¢ | I | 才 | ＋ | 2 | ヨ | 7 |  |
| K5 | 1 |  |  |  |  | $\cdots$ | \＃ | DEL | SP | SOH | STX | ETX | EOT | ENQ |
|  | 2 |  |  |  |  | ＝ | 1 | DEL | SP | SOH | STX | ETX | EOT | ENQ |
|  | 3 |  |  |  |  | 人 | － | DEL | SP | SOH | STX | ETX | EOT | ENQ |
|  | 4 |  |  |  |  |  |  | DEL | SP | SOH | STX | ETX | EOT | ENO |
| K6 | 1 |  |  |  |  |  | ACK | BEL | BS | HT | LF | VT | FF | CR |
|  | 2 |  |  |  |  |  | ACK | BEL | BS | HT | LF | VT | FF | CR |
|  | 3 |  |  |  |  |  | ACK | BEL | BS | HT | LF | VT | FF | CR |
|  | 4 |  |  |  |  |  | ACK | BEL | BS | HT | LF | VT | FF | CR |
| K7 | 1 |  |  |  |  |  |  | SO | SI | DLE | DC 1 | $\mathrm{DC}_{2}$ | $\mathrm{DC}_{3}$ | NAK |
|  | 2 |  |  |  |  |  |  | So | SI | DLE | DC 1 | $\mathrm{DC}_{2}$ | DC3 | NAK |
|  | 3 |  |  |  |  |  |  | So | SI | DLE | $\mathrm{DC}_{1}$ | $\mathrm{DC}_{2}$ | DC3 | NAK |
|  | 4 |  |  |  |  |  |  | So | SI | DLE | $\mathrm{DC}_{1}$ | $\mathrm{DC}_{2}$ | $\mathrm{DC}_{3}$ | NAK |
| K8 | 1 |  |  |  |  |  |  |  | SYN | ETB | CAN | EM | SUB | ESC |
|  | 2 |  |  |  |  |  |  |  | SYN | ETB | CAN | EM | SUB | ESC |
|  | 3 |  |  |  |  |  |  |  | SYN | ETB | CAN | EM | SUB | ESC |
|  | 4 |  |  |  |  |  |  |  | SYN | ETB | CAN | EM | SUB | ESC |
| K9 | 1 |  |  |  |  |  |  |  |  | NUL | ＋ | － | ＝ | － |
|  | 2 |  |  |  |  |  |  |  |  | NUL | ＋ | － | $=$ | － |
|  | 3 |  |  |  |  |  |  |  |  | NUL | ＋ | － | $=$ | ． |
|  | 4 |  |  |  |  |  |  |  |  | NUL | ＋ | － | ＝ | ． |
| K 10 | 1 |  |  |  |  |  |  |  |  |  | 1 | 2 | 3 | 4 |
|  | 2 |  |  |  |  |  |  |  |  |  | 1 | 2 | 3 | 4 |
|  | 3 |  |  |  |  |  |  |  |  |  | 1 | 2 | 3 | 4 |
|  | 4 |  |  |  |  |  |  |  |  |  | 1 | 2 | 3 | 4 |
| K 11 | 1 |  |  |  |  |  |  |  |  |  |  | 5 | 6 | 7 |
|  | 2 |  |  |  |  |  |  |  |  |  |  | 5 | 6 | 7 |
|  | 3 |  |  |  |  |  |  |  |  |  |  | 5 | 6 | 7 |
|  | 4 |  |  |  |  |  |  |  |  |  |  | 5 | 6 | 7 |
| K 12 | 1 |  |  |  |  |  |  |  |  |  |  |  | 8 | 9 |
|  | 2 |  |  |  |  |  |  |  |  |  |  |  | 8 | 9 |
|  | 3 |  |  |  |  |  |  |  |  |  |  |  | 8 | 9 |
|  | 4 |  |  |  |  |  |  |  |  |  |  |  | 8 | 9 |
| K 13 | 1 |  |  |  |  |  |  |  |  |  |  |  |  | 0 |
|  | 2 |  |  |  |  |  |  |  |  |  |  |  |  | 0 |
|  | 3 |  |  |  |  |  |  |  |  |  |  |  |  | 0 |
|  | 4 |  |  |  |  |  |  |  |  |  |  |  |  | 0 |

## SYMBOLOGY

| Symbol | Code name | Col／Row in code table | $\mathrm{km} / \mathrm{kn} /$ Mode in code arrangement table | Symbol | Code name | Col／Row in code tab | $\mathrm{km} / \mathrm{kn} /$ Mode in code arrangement table |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SP | Space | 2／0 | $\mathrm{K}_{9} / \mathrm{K}_{5} / \mathrm{T}$－4 | ？ | Question mark， | 3／15 | $\mathrm{K}_{11} / \mathrm{K}_{1} / 2$ |
| ！ | Exclamation mark | 2／1 | $\mathrm{K}_{14} / \mathrm{K}_{3} / 2$ | ＠ | At mark | $4 / 0$ | $\mathrm{K}_{12} / \mathrm{K}_{3} / 1$ |
| ＂ | Quotation mark，umlaut | $2 / 2$ | $\mathrm{K}_{5} / \mathrm{K}_{4} / 2$ | ［ | Left bracket | $5 / 11$ | $\mathrm{K}_{13} / \mathrm{K}_{3} / 1$ |
| \＃ | Number sign | 2／3 | $\mathrm{K}_{6} / \mathrm{K}_{4} / 2$ | \＃ | Yen sign | 5／12 | $\mathrm{K}_{7} / \mathrm{K}_{5} / 1$ |
| \＄ | Dollar sign | 2／4 | $\mathrm{K}_{7} / \mathrm{K}_{4} / 2$ | ］ | Right bracket | $5 / 13$ | $\mathrm{K}_{12} / \mathrm{K}_{2} / 1$ |
| \％ | Percentage | 2／5 | $K_{8} / K_{4} / 2$ | $\wedge$ |  |  |  |
| \＆ | Ampersand | 2／6 | $K_{9} / K_{4} / 2$ |  | Circumflex accent | 5／14 | $\mathrm{K}_{6} / \mathrm{K}_{5} / 1$ |
| ＇ | Apostrophe，acute accent | 2／7 | $\mathrm{K}_{10} / \mathrm{K}_{4} / 2$ | － | Underline | 5／15 | $\mathrm{K}_{12} / \mathrm{K}_{1} / 2$ |
| （ | Left parenthesis | 2／8 | $\mathrm{K}_{11} / \mathrm{K}_{4} / 2$ | － | Grave accent | $6 / 0$ | $\mathrm{K}_{12} / \mathrm{K}_{3} / 2$ |
| ） | Right parenthesis | 2／9 | $\mathrm{K}_{12} / \mathrm{K}_{4} / 2$ | \｛ | Left brace | 7／11 | $\mathrm{K}_{13} / \mathrm{K}_{3} / 2$ |
| ＊ | Asterisk，multiplication sign | 2／10 | $\mathrm{K}_{11} / \mathrm{K}_{2} / 2$ | 1 | Separate sign．logical add sign | 7／12 | $\mathrm{K}_{7} / \mathrm{K}_{5} / 2$ |
| ＋ | Positive sign，plus sign | 2／11 | K10／K2／2＊ | \} | Right brace | 7／13 | $\mathrm{K}_{12} / \mathrm{K}_{2} / 2$ |
| ， | Comma | 2／12 | $\mathrm{Kg} / \mathrm{K} 1 / 1$ |  | Overline，logical not sign | 7／14 | $\mathrm{K}_{6} / \mathrm{K}_{5} / 2$ |
| － | Negative sign，subtraction sign | 2／13 | K $14 / K_{4} / 1$＊ | $\bigcirc$ | Japanese period | 10／1 | $\mathrm{K}_{10} / \mathrm{K}_{1} / 4$ |
| ． | Period | 2／14 | $\mathrm{K}_{10} / \mathrm{K}_{1} / 1$＊ | 「 | Japanese initial quotation mark | 10／2 | $\mathrm{K}_{13} / \mathrm{K}_{3} / 4$ |
| ／ | Slash，virgule division sign，per | 2／15 | $\mathrm{K}_{11} / \mathrm{K}_{1} / 1$ | 」 | Japanese final quotation mark | 10／3 | $\mathrm{K}_{12} / \mathrm{K}_{2} / 4$ |
| ： | Colon | 3／10 | $\mathrm{K}_{11} / \mathrm{K}_{2} / 1$ | ， | Japanese comma | 10／4 | Kg／K $\mathrm{K}_{1} / 4$ |
| ； | Semicolon | $3 / 11$ | $\mathrm{K}_{10} / \mathrm{K}_{2} / 1$ | － | Middle dot | 10／5 | $\mathrm{K}_{11} / \mathrm{K}_{1} / 4$ |
| ＜ | Less than sign | 3／12 | Kg／K $/$／ 2 | － | Long vowel mark | 11／0 | K7／K5／3 |
| ＝ | Equal sign | 3／13 | $K_{14} / K_{4} / 2 *$ | － | Voiced consonant mark | 13／14 | $K_{12} / K_{3} / 3$ |
| $>$ | Greater than sign | 3／14 | $K_{10} / K_{4} / 2$ | － | Semi－voiced consonant mark | 13／15 | $\mathrm{K}_{13} / \mathrm{K}_{3} / 3$ |

## KEYBOARD ENCODER (JIS CODE STANDARD PRODUCT)

## OPERATION

## 1. 2-Key Rollover (N-Key Lockout)

When more than 2 keyboard switches are depressed at the same time, all outputs $1 \sim 91$ of the address ROM go highlevel, and the 3640-bit ROM is not addressed. The internal key input signal also is not applied to the timing circuit; as a result, a strobe signal is not generated. Also, the coded outputs hold the preceding state. Then, if any one key (key 1 ) is not released while the other keys are, key 1 becomes valid.

## 2. N-Key Rollover

If the key input signals are pulsive, the primary depressed key (key 1 ) is read; after the coded output of key 1 is transferred to the buffer register, a strobe signal is generated and the coded output becomes valid. Then, if a second key is depressed while key 1 is in the depressed state, the second key (key 2) is read; and the coded output of key 2 is transferred to the buffer register succeeding the coded output of key 1 described above. A strobe signal is generated, and the coded output becomes valid. Then if a third, fourth . . Nth key is depressed while preceding keys are still in the depressed state, its code will become valid as described above.

## 3. Any-Key-Down Output

When any one or more of the 91 keys are depressed, an internal any-key signal is transferred from the address ROM to the timing circuit where an any-key-down signal (AKD) is generated.

## 4. Strobe Inhibit When an Unused Code Is Addressed

If either an unused mode of the 4 modes or an unused key is selected (its ROM code is 0000000000 ), the strobe output is inhibited and it makes the key invalid. The data output still holds the preceding state.

## 5. Repeat Function

When a repeat signal is applied to the repeat control input ( RC ), a strobe signal is repeatedly generated so that any character can be repeated. The strobe signal is inhibited when the RC terminal is high.

## 6. Data Acknowledge Input

The strobe output is reset by applying a data acknowledge input. The pulse width of the strobe signal output can be adjusted with a resistor and a capacitor connected between the strobe output terminal (STO) and the data acknowledge input terminal (DAK).

## 7. Data Invert and Parity Invert Inputs

The level of each output $\mathrm{B}_{1} \sim \mathrm{~B}_{9}$ and $\mathrm{B}_{10}$ can be inverted when data invert input (DI) and parity invert input (PI) are high-level.

## 8. Chip Enable Input

Data outputs $B_{1} \sim B_{10}$, strobe output and any-key-down output are in the floating state when chip enable input (CE) is high.

This floating state means a high-impedance state and is equivalent to an open-circuit output.

## 9. Inpuit Control Input

When input control input (IC) is high, key inputs ( $\mathrm{K}_{1} \sim \mathrm{~K}_{14}$ ) can be operated with high-level signals.

## 10. Strobe Control Input

The strobe delay time can be set by the strobe control input STC terminal. The delay time is set to $\mathrm{t}_{\mathrm{d}(\mathrm{ST}-\mathrm{B})}$, which depends on the internal delay circuit when the strobe control input terminal is connected to $V_{\text {ss }}$.

## 11. Test Input

Data outputs ( $B_{1} \sim B_{10}$ ) can be independently set either high or low irrespective of the 3640 -bit ROM outputs. When test input (TEST) is high, $\mathrm{B}_{1} \sim \mathrm{~B}_{10}$ goes high if both DI and PI are low, and $\mathrm{B}_{1} \sim \mathrm{~B}_{10}$ goes low if both DI and PI are high.

## 12. Pull-up Resistors

External resistors are not required because pull-up resistors are built-in at all input terminals. But if the strobe control input terminal is not used, it should be connected to Vss. To determine the value of the resistor required, see Electrical Characteristics.

Pull-up resistors


Table 1 Data-output level in relation to data invert (DI), parity invert (PI) and chip enable (CE)

| ROM CODE | DI, PI | CE | $B_{1} \sim B_{10}$ |
| :---: | :---: | :---: | :---: |
| 1 | $H$ | $L$ | $L$ |
|  | $L$ | $L$ | $H$ |
| 0 | $H$ | $L$ | $H$ |
|  | $L$ | $L$ | $L$ |
| 1 | $H$ | $H$ | $Z$ |
|  | $L$ | $H$ | $Z$ |
| 0 | $H$ | $H$ | $Z$ |
|  | $L$ | $H$ | $Z$ |

Table 2 Function table of the mode select circuit

| $S$ | $C$ | SC | MODE |
| :---: | :---: | :---: | :---: |
| $H$ | $H$ | $H$ | - |
| $L$ | $H$ | $H$ | - |
| $H$ | $L$ | $H$ | - |
| $L$ | $L$ | $H$ | $M_{4}$ |
| $H$ | $H$ | $L$ | $M_{4}$ |
| $L$ | $H$ | $L$ | $M_{3}$ |
| $H$ | $L$ | $L$ | $M_{2}$ |
| $L$ | $L$ | $L$ | $M_{1}$ |

Note 2: Z indicates a floating state.
3 : The code table is described in positive logic, for outputs $B_{1}$ $\sim \mathrm{B}_{10}$, when DI and Pl are low

MITSUBISHI LSIs
M58620-001S

KEYBOARD ENCODER (JIS CODE STANDARD PRODUCT)

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VGG | Supply voltage | With respect to $V_{\text {ss }}$ | 0.3--20 | V |
| VDD | Supply voltage |  | 0.3~-20 | V |
| $V_{1}$ | Input voltage |  | 0.3~-20 | V |
| Pd | Power dissipation | Ta $=25^{\circ} \mathrm{C}$ | 1.0 | W |
| Topr | Operating free-air temperature range |  | $-20 \sim 75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=-20 \sim 75^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{\text {GG }}$ | Supply voltage | $-10.8$ | -12 | -13.2 | $\checkmark$ |
| VDD | Supply voltage |  | 0 |  | V |
| $V$ Ss | Supply voltage | 4.5 | 5 | 5.5 | V |
| VIH | High-level input voltage, all inputs except STC | Vss-1.5 |  | V Ss | V |
| VIL | Low-level input voltage | VDD |  | $V s s-3.5$ | V |
| $\mathrm{tr}_{r}$ | Rise time ( $10 \sim 90 \%$ ), all inputs except DAK |  |  | 1 | $\mu \mathrm{S}$ |
| $t \mathrm{f}$ | Fall time ( $10 \sim 90 \%$ ) |  |  | 1 | $\mu \mathrm{s}$ |
| $\operatorname{tr}$ (DAK) | Rise time ( $10 \sim 90 \%$ ), DAK |  |  | 100 | $\mu \mathrm{s}$ |
| $t f$ (DAK) | Fall time ( $10 \sim 90 \%$ ), DAK |  |  | 100 | $\mu \mathrm{s}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=-20 \sim 75^{\circ} \mathrm{C}, \mathrm{VGG}_{\mathrm{GG}}=-12 \mathrm{~V} \pm 10 \%$, $\mathrm{VDD}=0 \mathrm{~V}, \mathrm{VSS}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VOH | High-level output voltage | $1 \mathrm{OH}=-100 \mu \mathrm{~A}$ | Vss-1 |  |  | V |
| Vol | Low-level input voltage | $1 \mathrm{OL}=1.6 \mathrm{~mA}$, (Note 2) |  |  | 0.4 | V |
| $11(1)$ | Input current, TEST, IC, DI, PI, and DAK | $\mathrm{V}_{1}=\mathrm{VGG}$ |  | $-0.01$ | - 10 | $\mu \mathrm{A}$ |
| 11(2) | Input current, $\mathrm{K}_{1} \sim \mathrm{~K}_{14}$ | $V_{1}=V_{D D}, V_{1(1 C)}=V_{1 H}$ |  | -0.02 | -20 | $\mu \mathrm{A}$ |
| $R_{1(1)}$ | Input resistance, IC, PI, DI, DAK, and TEST | $\mathrm{V}_{1}=\mathrm{Vss}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 100 | 180 | 300 | k $\Omega$ |
| $R_{1}(2)$ | ' Input resistance, S, C, SC, CE, and RC | $\mathrm{V}_{1}=\mathrm{VDD}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 5 |  | 30 | k $\Omega$ |
| $R_{1}(3)$ | Input resistance, $\mathrm{K}_{1} \sim \mathrm{~K}_{14}$ | $V_{1}=V_{\text {SS }}, V_{1}(1 \mathrm{C})=\mathrm{V}_{1} \mathrm{H}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 10 | 20 | 40 | k $\Omega$ |
| $\mathrm{R}_{1}(4)$ | Input resistance. $\mathrm{K}_{1} \sim \mathrm{~K}_{14}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {DD }}, \mathrm{V}_{1}(\mathrm{IC})=\mathrm{V}_{1} \mathrm{~L}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 2 | 5 | 15 | k $\Omega$ |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 350 | 500 | mW |
| Ci | Input capacitance | All terminals except the tested terminal are OV . $V_{1}=0 \mathrm{~V}, \mathrm{Vrms}=25 \mathrm{mV}, \mathrm{f}=1 \mathrm{MHz}$ |  |  | 15 | pF |

Note 4 : Current flowing into an IC is positive; out is negative.
5 : When all outputs are at IOL $=1.6 \mathrm{~mA}, \mathrm{~V}$ OLmax $=0.6 \mathrm{~V}$

## KEYBOARD ENCODER (IS CODE STANDARD PRODUCT)

SWITCHING CHARACTERISTICS ( $T_{a}=25^{\circ} \mathrm{C}, \mathrm{V}_{G G}=-12 \mathrm{~V} \pm 10 \%, \mathrm{VDD}=0 \mathrm{~V}, \mathrm{VSS}_{\mathrm{S}}=5 \mathrm{~V} \pm 10 \%$. unless otherwise noted)


Note 6 : See the Timing Diagram for ' tw ' and ' $\mathrm{t} \times$ '. Numbers 1 through 13 in the diagram correspond to $* 1$ through $* 13$ above.

TIMING DIAGRAM


DI, PI $\qquad$

CE


Note 7 :


Center line indicates the floating state

TYPICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{GG}}=-12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=5 \mathrm{~V}$ )


MITSUBISHI LSIs
M58620-001S

## KEYBOARD ENCODER (JIS CODE STANDARD PRODUCT)

TYPICAL APPLICATION CIRCUIT


Note 8: Use a key switch having outputs that are open-collector,
or mutually separated by diodes.

## DESCRIPTION

The M58741P is a color TV interface device designed for use with an 8-bit parallel M5L 8080AP CPU as a graphic display controller using an NTSC home color television set. This device is fabricated using N -channel silicon gate ED-MOS technology for a single supply voltage.

## FEATURES

- Graphic display interface for NTSC color TV sets
- 64 by 64 color elements
- Every element can be displayed in 8 colors (including black and white)
- Every element can be blinked by external hardware
- Compatible with M5L8080AP, S and M5L8085AP, S CPUs
- Single 5V power supply


## APPLICATION

- Home computers, TV games


## FUNCTION

The M58741P and a MELPS 8 or similar 8-bit microcomputer can display the 64 by 64 color elements on the



MITSUBISHI LSIs
M58741P

TV INTERFACE

PIN DESCRIPTION


## MITSUBISHI

## ELECTRIC

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage | With respect to GND | -0.5-7 | V |
| $V_{1}$ | Input voltage |  | $-0.5 \sim 7$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | $-0.5 \sim 7$ | V |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 600 | mW |
| Topr | Operating free-air ambient temperature range |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(T_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}\right.$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{\text {cc }}$ | Supply voltage | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | V |
| $V_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 | V |
| tc (CLK) | Clock cycle time |  | 558.7 |  | ns |

ELECTRICAL CHARACTERISTICS ${ }_{\left(T_{a}=0 \sim 70 \%\right.}, V_{C C}=5 \mathrm{~V} \pm 5 \%$. unless otherwise noted)

| Symbol | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Icc | Supply current from VCC |  |  |  | 100 | mA |
| V OH | High-level output voltage | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| VOL | Low-level output voltage | $10 \mathrm{~L}=1 \mathrm{~mA}$ |  |  | 0.4 | v |
| VSYNC | Video sync level voltage | (Note 2) |  | $0.8 \bullet \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| VPED | Video pedestal level voltage |  |  | $0.7 \bullet \mathrm{VCC}$ |  | V |
| V DARK | Video dark level voltage |  |  | $0.6 \bullet \mathrm{VCC}$ |  | V |
| VBRIGHT | Video bright level voltage |  |  | $0.5 \cdot \mathrm{VCC}$ |  | V |
| $\mathrm{V}_{\text {CHO }}$ | Color signal 0 level voltage |  |  | $0.6 \cdot \mathrm{VCC}$ |  | V |
| $\mathrm{V}_{\mathrm{CH} 1}$ | Color signal 1 level voltage |  |  | $0.68 \cdot \mathrm{~V}_{\mathrm{CC}}$ |  | $\checkmark$ |
| $\mathrm{V}_{\mathrm{CH} 2}$ | Color signal 2 level voltage |  |  | $0.76 \cdot \mathrm{~V}_{\mathrm{CC}}$ |  | $\checkmark$ |
| VCHREF | Color reference signal level voltage |  |  | $0.68 \bullet V_{C C}$ |  | V |

Note 2 : Measurement circuit 1.


MITSUBISHI LSIs
M58741P

TV INTERFACE

TIMING REQUIREMENTS $\left(T_{a}=0 \sim 70^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V} \pm 5 \%\right.$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{C}}^{(\phi)}$ | Clock cycle time |  |  | 558.7 |  | ns |
| $t_{W(\phi)}$ | Clock pulse width |  | 120 |  | 300 | ns |
| tsu(CLR-CLK) | Color signal setup time before clock |  | 50 |  |  | ns |
| th (CLK-CLR) | Color signal hold time after clock |  | 100 |  |  | ns |
| tsu(BRIG-CLK) | Blinking control setup time before clock |  | 50 |  |  | ns |
| th(CLK - BRIG) | Blinking control hold time after clock |  | 100 |  |  | ns |

SWITCHING CHARACTERISTICS $\left(T_{a}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%\right.$. unless otherwise noted)

| Symbol | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $t p(A)$ | Propagation time from clock to address | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Load 1LSTTL |  |  | 200 | ns |
| $t \mathrm{p}(\mathrm{CH})$ | Propagation time from clock to color | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \Omega$ |  |  | 150 | ns |
| tp(VIDEO) | Propagation time from clock to video | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \Omega$ |  |  | 150 | ns |
| $\mathrm{t}_{\text {P(DBIN-ROM) }}$ | Propagation time from DBIN to program memory select | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Load 1LSTTL |  |  | 250 | ns |
| $t_{p(A-S E L)}$ | Propagation time from address to external memory select | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Load 1LSTTL |  |  | 200 | ns |

TIMING DIAGRAM


## DESCRIPTION

The M5L 8041A-XXXP is a general-purpose, programmable interface device designed for use with a variety of 8 -bit microcomputer systems. This device is fabricated using N -channel silicon-gate ED-MOS technology.

## FEATURES

- Mask ROM:

1024-word by 8-bit

- Static RAM: 64-word by 8-bit
- 18 programmable I/O pins
- Asynchronous data register for interface to master processor
- 8-bit CPU, ROM, RAM, I/O, timer, clock and low power standby mode
- Single 5V supply
- Alternative to custom LSI
- Interchangeable with Intel's 8041A in function, electrical characteristics and pin configuration


## APPLICATION

- Alternative to custom LSI for peripheral interface


## FUNCTION

The M5L8041A-XXXP contains a small stand-alone microcomputer.

When it is used as a peripheral controller, it is called the slave computer in contrast to the master processor. These two devices can transfer the data alternatively through the buffer register between them. The M5L 8041A-XXXP contains the buffer register to use this LSI as a slave computer, and can be accessed the same as other standard peripheral devices. Because M5L 8041A-XXXP is a

complete microcomputer, it is easy to develop a useroriented mask-programmed peripheral LSI only by changing control software.


MITSUBISHI LSIs
M5L 8041 A-XXXP

## UNIVERSAL PERIPHERAL INTERFACE

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage | With respect to Vss | $-0.5 \sim 7$ | V |
| $V_{1}$ | Input voitage. |  | $-0.5 \sim 7$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | $-0.5 \sim 7$ | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1000 | mW |
| Topr | Operating free-air temperature range |  | $-20 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Limits. |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $\mathrm{V}_{\text {cc }}$ | Supply voltage | 4.5 | 5 | 5.5 | V |
| $V_{\text {ss }}$ | Supply voltage |  | 0 |  | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  |  | V |
| $V_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 | V |
| $f(\phi)$ | Operating frequency | 1 |  | 6 | MHz |

ELECTRICAL CHARACTERISTICS $\left(T_{a}=-20 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\right.$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{\text {IL }}$ | Low-level input voltage (all except $\mathrm{X}_{1}, \mathrm{X}_{2}$ ) |  | -0.5 |  | 0.8 | $\checkmark$ |
| $\mathrm{V}_{1+1}$ | High-level input voltage (all except $\mathrm{X}_{1}, \mathrm{X}_{2}, \overline{\text { RESET }}$ ) |  | 2 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{1 \mathrm{H} 2}$ | High-level input voltage ( $X_{1}, X_{2}, \overline{\text { RESET }}$ ) |  | 3 |  | $\mathrm{V}_{\mathrm{Cc}}$ | V |
| Voli | Low-level output voltage ( $\left.\mathrm{D}_{0} \sim \mathrm{D}_{7} . \mathrm{SYNC}\right)$ | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |  |  | 0.45 | V |
| Vol2 | Low-level output voltage (all except $\mathrm{D}_{0} \sim \mathrm{D}_{7}$, SYNC, PROG) | $1 \mathrm{OL}=1.6 \mathrm{~mA}$ |  |  | 0.45 | V |
| Vol3 | Low-level output voltage (PROG) | $1 \mathrm{OL}=1 \mathrm{~mA}$ |  |  | 0.45 | V |
| VOH 1 | High-level output voltage ( $\mathrm{D}_{0} \sim \mathrm{D}_{7}$ ) | $\mathrm{IOH}^{\prime}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| VOH2 | High-level output voltage (all other outputs) | $\mathrm{IOH}^{\mathrm{O}}=-50 \mu \mathrm{~A}$ | 2.4 |  |  | $\checkmark$ |
| 11 | Input leakage current ( $T_{0}, T_{1}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \mathrm{A}_{0}$ ) | $\mathrm{V}_{S S} \leqq \mathrm{~V}_{1} \leqq \mathrm{~V}_{\mathrm{CC}}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| lozl | Off-state output leakage current ( $\mathrm{D}_{0} \sim \mathrm{D}_{7}$ ) | $\mathrm{V}_{\text {SS }}+0.45 \leqq \mathrm{~V}_{0} \leqq \mathrm{~V}_{\text {CC }}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ILI | Low-level input current ( $\mathrm{P}_{10} \sim \mathrm{P}_{17}, \mathrm{P}_{20} \sim \mathrm{P}_{27}$ ) | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ |  |  | 0.5 | mA |
| ILL2 | Low-level input current ( $\overline{\mathrm{RESET}}, \overline{\mathrm{SS}}$ ) | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ |  |  | 0.2 | mA |
| IDD | Supply current from VDD |  |  |  | 20 | mA |
| $1 \mathrm{lCC}+\mathrm{I}_{\text {D }}$ | Total supply current |  |  |  | 135 | mA |

Note 2 : AC test conditions
Input pulse level:
Input pulse rise time $\operatorname{tr}(10 \% \sim 90 \%)$ :
$0.45 \sim 2.4 \mathrm{~V}$
20 ns
Reference voltage for switching characteristic measurement:

| Input VIH: | 2 V | VIL: | 0.8 V |
| :--- | :--- | :--- | :--- |
| Output VOH: | 2 V | VOL | 0.8 V |

TIMING REQUIREMENTS ( $\mathrm{Ta}=-20 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$. unless otherwise noted)

## DBB Read

| Symbol | Parameter | Alternative symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| to ( $\phi$ ) | Cycle time | tor |  | 2.5 |  | 15 | $\mu \mathrm{s}$ |
| tw (R) | Read pulse width | trR | $\operatorname{tc}(\phi)=2.5 \mu \mathrm{~s}$ | 250 |  |  | ns |
| tsu(Cs-R) | Chip-select setup time before read | tar |  | 0 |  |  | ns |
| $\operatorname{th}(\mathrm{R}-\mathrm{CS})$ | Chip-select hold time after read | tra |  | 0 |  |  | ns |
| trec (RW) | Recovery time between read and/or write | trv |  | 300 |  |  | ns |

DBB Write

| Symbol | Parameter | Alternative symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $t w(w)$ | Write pulse width | tww |  | 250 |  |  | ns |
| $\begin{array}{\|l\|} \hline \operatorname{tsu}(C S-W R) \\ \operatorname{tsu}\left(A_{0}-W R\right) \\ \hline \end{array}$ | $\overline{\mathrm{CS}} . \mathrm{A}_{0}$ setup time before write | taw |  | 0 |  |  | ns |
| $\begin{aligned} & \operatorname{th}(w-C S) \\ & \operatorname{th}\left(w-A_{0}\right) \\ & \hline \end{aligned}$ | $\overline{\mathrm{CS}} . \mathrm{A}_{0}$ hold tie after write | twa |  | 0 |  |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{DQ}-\mathrm{W})$ | Data setup time before write | tow |  | 150 |  |  | ns |
| th( $W-D Q)$ | Data hold time after write | two |  | 0 |  |  | ns |

## Port 2

| Symbol | Parameter | Alternative symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | typ | Max |  |
| tw (PR) | PROG pulse width | tpp |  | 1400 |  |  | ns |
| $t_{\text {Su }}(P \mathrm{PC}-\mathrm{PR})$ | Port control setup time before PROG | tcp |  | 110 |  |  | ns |
| th( $P R-P C$ ) | Port control hold time after PROG | tpc |  | 140 |  |  | ns |
| tsu( $\mathrm{Q}-\mathrm{PR}$ ) | Output data setup time before PROG | top |  | 220 |  |  | ns |
| tsu( $D-P R$ ) | Input data hold time before PROG | tps |  | 700 |  |  | ns |
| th(PR-D) | Input data hold time after PROG | tpF |  | 110 |  |  | ns |

DMA

| Symbol | Parameter | Alternative symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| tsu(DACK - R) | Data acknowledge time before read | $t_{\text {acc }}$ |  | 0 |  |  | ns |
| th(Fi-DACK) | Data hold time after read | tcac |  | 0 |  |  | ns |
| tsu(DACK-w) | Data setup time before write | $t_{\text {ACC }}$ |  | 0 |  |  | ns |
| th(w-DACK) | Data hold time after write | tcac |  | 0 |  |  | ns |

SWITCHING CHARACTERISTICS $\left(T a=-20 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\right.$, unless otherwise noted)

## DBB Read

| Symbol | Parameter | Alternative symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $t_{\text {PZX }}(\operatorname{cs-DQ})$ | Data enable time after $\overline{\mathrm{CS}}$ | $t_{\text {AD }}$ | $C_{L}=150 \mathrm{pF}$ |  |  | 225 | ns |
| $\operatorname{tPzX}\left(A_{0}-D^{\prime}\right)$ | Data enable time after address | $t_{\text {AD }}$ | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ |  |  | 225 | ns |
| tpzx(R-DQ) | Data enable time after read | $\mathrm{t}_{\text {RD }}$ | $C_{L}=150 \mathrm{pF}$ |  |  | 225 | ns |
| tpxz(R-DQ) | Data disable time after read | $\mathrm{t}_{\text {RDF }}$ |  |  |  | 100 | ns |

## DMA

| Symbol | Parameter | Alternative symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| tPZX(DACK-DQ) | Data enable time after DACK | $t_{\text {ACD }}$ | 100pF Load |  |  | 225 | ns |
| tPHL(R-DRQ) | DRQ disable time after read | tcre | 100pF Load |  |  | 200 | ns |
| tPhL ( W - DRQ) | DRQ disable time after write | tcre | 100pF Load |  |  | 200 | ns |

MITSUBISHI LSIs
M5L 8041 A-XXXP

UNIVERSAL PERIPHERAL INTERFACE

TIMING DIAGRAMS
Read


Write


Port 2


DMA


## DESCRIPTION

The M5L8212P is an input/output port consisting of an 8 -bit latch with 3 -state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to a microprocessor. It is fabricated using bipolar Schottky TTL technology.

## FEATURES

- Parallel 8-bit data register and buffer
- Service request flip-flop for interrupt generation
- Three-state outputs
- Low input load current: $I_{\text {IL }}=$ absolute $250 \mu \mathrm{~A}(\max )$
- High output sink current: Iol $=16 \mathrm{~mA}$ (max)
- High-level output voltage for direct interface to a M5L8080AP, S CPU: $\mathrm{V}_{\mathrm{OH}}=3.65 \mathrm{~V}(\mathrm{~min})$
- Interchangeable with Intel's 8212 in terms of electrical characteristics and pin configuration


## APPLICATION

- Input/output port for a M5L 8080AP, S
- Latches, gate buffers or multiplexers
- Peripheral and input/output functions for microcomputer systems


## FUNCTION

Device select $1\left(\overline{\mathrm{DS}_{1}}\right)$ and device select $2\left(\mathrm{DS}_{2}\right)$ are used for chip selection when the mode input MD is low. When $\overline{\mathrm{DS}_{1}}$ is low and $\mathrm{DS}_{2}$ is high, the data in the latches is transferred to the data outputs $\mathrm{DO}_{1} \sim \mathrm{DO}_{8}$; and the service

## PIN CONFIGURATION (TOP VIEW)



## Outline 24P1

request flip-flop $S R$ is set. Also, the strobed input STB is active, the data inputs $\mathrm{DI}_{1} \sim \mathrm{DI}_{8}$ are latched in the data latches, and the service request flip-flop SR is reset.

When MD is high, the data in the data latches is transferred to the data outputs. When $\overline{\mathrm{DS}_{1}}$ is low and $\mathrm{DS}_{2}$ is high, the data inputs are latched in the data latches. The low-level clear input $\overline{\operatorname{CLR}}$ resets the data latches and sets the service request flip-flop SR, but the state of the output buffers is not changed.


MITSUBISHI BIPOLAR DIGITAL ICs M5L 8212P

## 8-BIT INPUT/OUTPUT PORT WITH 3-STATE OUTPUT

ABSOLUTE MAXIMUM RATINGS $\left(\mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C} \ldots\right.$ unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage |  | 7.0 | V |
| $\mathrm{V}_{1}$ | Input voltage. $\overline{\text { DSI, }}$ MD inputs |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $V_{1}$ | Input voltage, all other inputs except $\overline{\mathrm{DSI}}, \mathrm{MD}$ |  | 5.5 | V |
| Vo | Output voltage |  | $\mathrm{V}_{\mathrm{CC}}$ | $\checkmark$ |
| Pd | Power dissipation |  | 800 | mW |
| Topr | Operating free-air temperature range |  | 0-75 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | -55-125 | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VCC | Supply voltage | 4.75 | 5.0 | 5.25 | V |
| IOH | High-level output current |  |  | -1 | mA |
| IOL | Low-level output current |  |  | 16 | mA |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VIH | High-level input voltage |  | 2 |  |  | V |
| $V_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.85 | V |
| $\mathrm{V}_{\text {IC }}$ | Input clamp voltage | $\mathrm{V}_{C C}=4.75 \mathrm{~V}, \mathrm{lı}$ C $=-5 \mathrm{~mA}$ |  |  | -1 | V |
| VOH | High-level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \quad \mathrm{~V}_{1 \mathrm{H}}=2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IL}}=0.85 \mathrm{~V}, \quad 10 \mathrm{H}=-1 \mathrm{~mA} \end{aligned}$ | 3.65 |  |  | V |
| VoL | Low-level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \quad \mathrm{~V}_{1 \mathrm{H}}=2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IL}}=0.85 \mathrm{~V}, \quad 1 \mathrm{~L}=16 \mathrm{~mA} \end{aligned}$ |  |  | 0.5 | V |
| loz | Three-state output current | $\begin{aligned} & V_{\mathrm{CC}}=5.25 \mathrm{~V}, \quad V_{I H}=2 \mathrm{~V}, \\ & V_{I L}=0.85 \mathrm{~V}, \quad V_{C}=5.25 \mathrm{~V} \end{aligned}$ |  |  | 20 | $\mu \mathrm{A}$ |
| loz | Three-state output current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{HH}}=2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IL}}=0.85 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V} \end{aligned}$ |  |  | -20 | $\mu \mathrm{A}$ |
| IIH | High-level input current. STB, DS2, $\overline{\mathrm{CLR}}$, $\mathrm{DI} 1 \sim \mathrm{D} 8$ inputs | $V_{C C}=5.25 \mathrm{~V}, V_{1}=5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IIH | High-level input current. MD input | $V_{C C}=5.25 \mathrm{~V}, V_{1}=5.25 \mathrm{~V}$ |  |  | 30 | $\mu \mathrm{A}$ |
| IIH | High-level input current, $\overline{\mathrm{DS} 1}$ input | $V_{C C}=5.25 \mathrm{~V}, V_{1}=5.25 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| IIL | Low-level input current. STB, DS2, $\overline{\mathrm{CLR}}$, DI 1 ~ DI 8 inputs | $V_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{1}=0.5 \mathrm{~V}$ |  |  | -0.25 | mA |
| IIL | Low-level input current, MD input | $V_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{1}=0.5 \mathrm{~V}$ |  |  | $-0.75$ | mA |
| IIL | Low-level input current, $\overline{\mathrm{DS1}}$ input | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{1}=0.5 \mathrm{~V}$ |  |  | -1 | mA |
| los | Short-circuit output current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ | -20 |  | -65 | mA |
| Icc | Supply current from V cc | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  |  | 130 | mA |

Note 1: All voltages are with respect to GND terminal. Reference voltage ( pin 12 ) is considered as OV and all maximum and minimum values are defined in absolute values.
2 : Current flowing into an IC is positive: out is negative. The maximum and minimum values are defined in absolute values.
3 : All measurements should be done quickly, and two outputs should not be measured at the same time.

TIMING REQUIREMENTS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$. unless otherwise noted)

| Symbol | Paramėter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| tw (DS2) | Input pulse width, $\overline{\mathrm{DS1}}$. DS2 and STB |  | 30 |  |  | ns |
| $t w(C L R)$ | Input pulse width $\overline{C L R}$ |  | 45 |  |  | ns |
| $t_{\text {su }}(\mathrm{DA})$ | Data setup time with respect to $\overline{\mathrm{DS1}}$, DS2 and STB |  | 15 |  |  | ns |
| th (DA) | Data hold time with respect to $\overline{\mathrm{DS} 1}$, DS2 and STB |  | 20 |  |  | ns |

SWITCHING CHARACTERISTICS $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V}\right.$, unless otherwise noted)

| Symbol | Parameter | Test conditions (Note 4) | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\begin{aligned} & \mathrm{tPHL}(\mathrm{D} \mid \cdot \mathrm{DO}) \\ & \mathrm{tPLH}(\mathrm{D} \mid-\mathrm{DO}) \end{aligned}$ | High-to-low-level and low-to-high-level output propagation time, from input DI to output DO | $C_{L}=30 \mathrm{pF}, \mathrm{RLL}^{\prime}=300 \Omega, \mathrm{RL2}^{2}=600 \Omega$ |  |  | 35 | ns |
| tPHL(DSZDO) <br> tPLH(DS2-DO) | High-to-low-level and low-to-high-level output propagation time, from inputs $\overline{\mathrm{DS}}$, DS2 and STB to output DO |  |  |  | 50 | ns |
| tPhL (STB-INT) | - High-to-low-level output propagation time, from input STB to output $\overline{\mathbb{N T}}$ |  |  |  | 40 | ns |
| $\begin{aligned} & \mathrm{t} \text { PZL }(\mathrm{MD}-\mathrm{DO}) \\ & \mathrm{t} \text { PZH }(\mathrm{MD}-\mathrm{DO}) \end{aligned}$ | Z-to-low-level and Z-to-high-level output propagation time, from inputs MD, $\overline{\mathrm{DS} 1}$ and DS2 to output DO | $C L=30 p F, R L 1=1 \mathrm{k} \Omega, \mathrm{RLL2}^{2}=1 \mathrm{k} \Omega$ |  |  | 70 | ns |
| tPHZ(MD-DO) <br> tplZ(MD-DO) | High-to-Z-level and low-to-Z-level output propagation time, from inputs MD, $\overline{\mathrm{DS} 1}$ and DS2 to output DO | $C_{L}=5 p F, R L 1=1 \mathrm{k} \Omega, \mathrm{RLL}^{2}=1 \mathrm{k} \Omega$ |  |  | 45 | ns |
| $\mathrm{t}_{\text {PHL }}(\overline{C L L R}-\mathrm{DO})$ | 'High-to-low-level output propagation time, from input $\overline{C L R}$ to output DO | $\mathrm{CL}=30 \mathrm{pF}, \mathrm{RL} 1=300 \Omega, \mathrm{RL} 2=600 \Omega$ |  |  | 55 | ns |

Note 4 : Measurement circuit


TIMING DIAGRAMS Reference level $=1.5 \mathrm{~V}$
DI1~D) 8


DI $1 \sim$ DI 8

DS1, DS2, STB

$D S_{1}, D S_{2}, M D$


STB
$\overline{\text { INT }}$


DO1~DO8

MITSUBISHI BIPOLAR DIGITAL ICs

## M5L 8212P

## 8-BIT INPUT/OUTPUT PORT WITH 3-STATE OUTPUT

## APPLICATION CIRCUIT



## 4-BIT PARALLEL BIDIRECTIONAL BUS DRIVERS

## DESCRIPTION

The M5L8216P and M5L8226P are 4-bit bidirectional bus drivers and suitable for the 8 -bit parallel CPU M5L 8080AP, S (8080A). They are fabricated by using bipolar Schottky TTL technology, and have high fan-out.

## FEATURES

- Parallel 8-bit data bus buffer driver
- Low input current $\overline{\mathrm{DIEN}}, \overline{\mathrm{CS}}: \quad \mathrm{I}_{\mathrm{L}}=-500 \mu \mathrm{~A}(\max )$
DI, DB:

IIL $=-250 \mu \mathrm{~A}(\max )$

- High output current M5L 8216P

$$
\begin{array}{ll}
\text { DB: } & 1 O L=55 \mathrm{~mA}(\max ) \\
& 1 O H=-10 \mathrm{~mA}(\max ) \\
\text { DO: } & 10 \mathrm{IOH}=-1 \mathrm{~mA}(\max )
\end{array}
$$

M5L 8226P

$$
\begin{array}{ll}
\text { DB: } & \mathrm{IOL}=50 \mathrm{~mA}(\max ) \\
& \mathrm{IOH}=-10 \mathrm{~mA}(\max ) \\
\text { DO: } & \mathrm{IOH}=-1 \mathrm{~mA}(\max )
\end{array}
$$

- Outputs can be connected with
the CPU M5L 8080AP, S: $\quad \mathrm{V}_{\mathrm{OH}}=3.65 \mathrm{~V}(\mathrm{~min})$
- Three-state output
- The M5L 8216P has interchangeability with Intel's 8216 in pin configuration and electrical characteristics, and the M5L 8226P with Intel's 8226.


## APPLICATION

Bidirectional bus driver/receiver for various types of microcomputer systems.


When the terminal $\overline{\mathrm{CS}}$ is high-level, all outputs are in high-impedance state, and when low-level, the direction of the bidirectional bus can be controlled by the terminal $\overline{\text { DIEN. }}$

The terminal $\overline{\mathrm{DIEN}}$ controls the data flow. The data flow control is performed by placing one of a pair of buffers in high-impedance state and allowing the other to transfer the data.

## FUNCTION

The M5L8216P is a noninverting and the M5L 8226P is an inverting 4-bit bidirectional bus driver.


MITSUBISHI BIPOLAR DIGITAL ICs M5L 8216P, M5L 8226P

4-BIT PARALLEL BIDIRECTIONAL BUS DRIVERS

ABSOLUTE MAXIMUM RATINGS ( $T_{a}=0 \sim 75^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage | With respect to GND | 7 | $\checkmark$ |
| $V_{1}$ | Input voltage, $\overline{\mathrm{CS}}, \overline{\text { DIEN, }}$, DI inputs |  | 5.5 | V |
| $V_{1}$ | Input voltage, DB input |  | $V_{\text {cc }}$ | V |
| Vo | High-level output voltage |  | $V_{\text {CC }}$ | $\checkmark$ |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 700 | mW |
| Topr | Operating free-air temperature range |  | $0 \sim 75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperaturerange |  | $-55 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(T_{a}=0 \sim 75^{\circ} \mathrm{C}\right.$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{C C}$ | Supply voltage | 4.75 | 5 | 5.25 | V |
| IOH | High-level output current, DO output |  |  | $-1$ | mA |
| IOH | High-level output current, DB output |  |  | $-10$ | mA |
| IOL | Low-level output current. DO output |  |  | 15 | mA |
| IOL | Low-level output current, DB output |  |  | 25 | mA |

ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{a}}=0 \sim 75^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Conditions |  |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  |  |  |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  |  |  | 0.95 | V |
| $V_{\text {IC }}$ | Input clamp voltage |  | $V_{C C}=4.75 \mathrm{~V}, \mathrm{l}_{1 \mathrm{C}}=-5 \mathrm{~mA}$ |  |  |  | -1 | V |
| V OH | High-level output voltage. DO output |  | $\begin{aligned} & V_{C C}=4.75 \mathrm{~V} \\ & V_{I H}=2 \mathrm{~V} \\ & V_{I L}=0.95 \mathrm{~V} \end{aligned}$ | $\mathrm{IOH}=-1 \mathrm{~mA}$ | 3.65 |  |  | V |
| VOH | High-level output voltage. DB output |  |  | $1 \mathrm{IOH}=-10 \mathrm{~mA}$ | 2.4 |  |  | V |
| VoL1 | Low-level output voltage, DO output |  |  | $\mathrm{IOL}^{\prime}=15 \mathrm{~mA}$ |  |  | 0.5 | $\checkmark$ |
| VOL1 | Low-level output voltage, DB output |  |  | $1 \mathrm{OL}=25 \mathrm{~mA}$ |  |  | 0.5 | V |
| Vol2 | Low-level output voltage. DB output | M5L 8216P |  | $\mathrm{IOL}=55 \mathrm{~mA}$ |  |  | 0.7 | $\checkmark$ |
|  |  | M5L 8226P |  | $1 \mathrm{OL}=50 \mathrm{~mA}$ |  |  | 0.7 | $\checkmark$ |
| lozh | Off-state output current. DO output. |  | $V_{C C}=5.25 \mathrm{~V}$ | $V_{0}=5.25 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| lozh | Off-state output current, DB output |  |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| lozl | Off-state output current. DO output |  |  | $V_{0}=0.5 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| lozl | Off-state output current, DB output |  |  | $V_{0}=0.5 \mathrm{~V}$ |  |  | $-100$ | $\mu \mathrm{A}$ |
| IIH | High-level input current, $\overline{\text { DIEN, }} \overline{\mathrm{CS}}$ inputs |  | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, \quad V_{I H}=4.5 \mathrm{~V} \\ & V_{I L}=0 \mathrm{~V}, \quad V_{I}=5.25 \mathrm{~V} \end{aligned}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | High-level input current, DI, DB inputs |  |  |  |  |  | 10 | $\mu \mathrm{A}$ |
| IIL | Low-level input current. $\overline{\text { DIEN }} \overline{\text { CS }}$ intputs |  | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, \quad V_{I H}=4.5 \mathrm{~V} \\ & V_{\mathrm{IL}}=0 \mathrm{~V}, \quad V_{\mathrm{I}}=0.5 \mathrm{~V} \end{aligned}$ |  |  |  | $-500$ | $\mu \mathrm{A}$ |
| IIL | Low-level input current, DI, DB input |  |  |  |  |  | -250 | $\mu \mathrm{A}$ |
| los | Short-circuit output DO output (Note 2) |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}$ |  | -15 |  | -65 | mA |
| los | Short-circuit-output, DB output (Note 2) |  |  |  | -30 |  | -120 | mA |
| Icc | Supply current |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  |  |  | 130 | mA |

Note 1:Current flowing into an IC is positive, out is negative.
2 : All measurements should be done quickly, and not more than one output should be shorted at a time.

SWITCHING CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \quad \mathrm{Ta}_{\mathrm{C}}=25^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter |  | Conditions (Note 3) | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\text {PHL ( }}$ (DB-DO) <br> $t_{\text {PLH (DB-DO) }}$ | High-to-low-and low-to-high output propagation time. from input $D B$ to output DO |  |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \quad \mathrm{R}_{\mathrm{L} 1}=300 \Omega, \quad \mathrm{R}_{\mathrm{L} 2}=600 \Omega$ |  |  | 25 | ns |
| $t_{\text {PHL }}$ (DI-DB) <br> $t_{\text {PLH }}$ (DI-DB) | High-to-low and low-to-high output propagation time. from input DI to output DB |  | $\mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}, \mathrm{R}_{\mathrm{L} 1}=90 \Omega, \mathrm{R}_{\mathrm{L} 2}=180 \Omega$ |  |  | 30 | ns |
| $\mathrm{t}_{\text {PHZ }}(\overline{C S}-\mathrm{DO})$ | High-to-Z and low-to-Z output propagation time. from inputs $\overline{\mathrm{DIEN}}, \overline{\mathrm{CS}}$, to output DO |  | $C_{L}=5 \mathrm{pF}, \quad R_{L 1}=10 \mathrm{k} \Omega, \quad R_{L 2}=1 \mathrm{k} \Omega$ |  |  | 35 | ns |
| $\mathrm{t}_{\mathrm{PLZ}}(\overline{C S}-\mathrm{DO})$ |  |  | $C_{L}=5 \mathrm{pF}, \quad \mathrm{R}_{\mathrm{L} 1}=300 \Omega, \quad R_{L 2}=600 \Omega$ |  |  |  |  |
| $\mathrm{t}_{\text {PZH }}(\overline{\mathrm{CS}}-\mathrm{DO})$ | Output enable time. from inputs $\overline{\text { DIEN }}, \overline{C S}$ to output DO | M5L 8216P | $C_{L}=30 \mathrm{pF}, R_{L 1}=10 \mathrm{k} \Omega, \quad R_{L 2}=1 \mathrm{k} \Omega$ |  |  | 65 | ns |
|  |  | M5L 8226P |  |  |  | 54 | ns |
| $\mathrm{t}_{\mathrm{PZL}}(\overline{\mathrm{CS}}-\mathrm{DO})$ |  | M5L 8216P | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \quad \mathrm{R}_{\mathrm{L} 1}=300 \Omega, \quad \mathrm{R}_{\mathrm{L} 2}=600 \Omega$ |  |  | 65 | ns |
|  |  | M5L 8226P |  |  |  | 54 | ns |
| $\mathrm{t}_{\mathrm{PHZ}(\overline{\mathrm{CS}}-\mathrm{DB})}$ | Output disable time, from inputs $\overline{\mathrm{DIEN}}, \overline{\mathrm{CS}}$, to output DB |  | $C_{L}=5 \mathrm{pF}, \quad R_{L 1}=10 \mathrm{k} \Omega, \quad \mathrm{R}_{\mathrm{L} 2}=1 \mathrm{k} \Omega$ |  |  | 35 | ns |
| $\mathrm{t}_{\mathrm{PLZ}}(\overline{\mathrm{CS}}$ - dB) |  |  | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L} 1}=90 \Omega, \mathrm{R}_{\mathrm{L} 2}=180 \Omega$ |  |  |  |  |
| $\mathrm{t}_{\mathrm{PZH}(\overline{\mathrm{CS}}-\mathrm{DB})}$ | Output enable time, from inputs $\overline{\text { DIEN, }} \overline{C S}$ to output DB | M5L 8216P | $\mathrm{C}_{\mathrm{L}}=300 \mathrm{p} F, \mathrm{R}_{\mathrm{L} 1}=10 \mathrm{k} \Omega, \quad \mathrm{R}_{\mathrm{L} 2}=1 \mathrm{k} \Omega$ |  |  | 65 | ns |
|  |  | M5L 8226P |  |  |  | 54 | ns |
| $\mathrm{t}_{\mathrm{PZL}}(\overline{\mathrm{CS}}-\mathrm{DB})$ |  | M5L 8216P | $\mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}, \mathrm{R}_{\mathrm{L} 1}=90 \Omega, \mathrm{R}_{\mathrm{L} 2}=180 \Omega$ |  |  | 65 | ns |
|  |  | M5L 8226P |  |  |  | 54 | ns |

TIMING DIAGRAM (Reference level $=\mathbf{1 . 5 V}$ )

$\overline{\mathrm{DIEN}}, \overline{\mathrm{CS}}$

$\mathrm{DO}_{0}-\mathrm{DO}_{3}$ $\mathrm{DB}_{0} \sim \mathrm{DB}_{3}$

Fig. 1 Data bus buffer

## TYPICAL APPLICATIONS

Fig. 1 shows a pair of M5L 8216PS or M5L 8226PS which are directly connected with the M5L 8080A CPU data bus, and their control signal. Fig. 2 shows an example circuit in which the M5L8216P or M5L8226P is used as an interface for memory and $\mathrm{I} / \mathrm{O}$ to a bidirectional bus.


MITSUBISHI BIPOLAR DIGITAL ICs
M5L 8216P, M5L 8226P

4-BIT PARALLEL BIDIRECTIONAL BUS DRIVERS

Fig. 2 Memory and I/O interface to bidirectional data bus


## DESCRIPTION

The M5L8243P is an input/output expander fabricated using N-channel silicon-gate ED-MOS technology. This device is designed specifically to provide a low-cost means of I/O expansion for the MELPS 8-48 single-chip microcomputer and M5L 8041A-XXXP.

## FEATURES

- 16 Input/output pins ( 1 ol $=5.0 \mathrm{~mA}(\mathrm{max})$ )
- Simple interface to MELPS 8-48 microcomputers
- Single 5V power supply
- Low power dissipation: 50 mW (typ)
- Interchangeable with Intel's 8243 in pin configuration and electrical characteristics


## APPLICATION

- I/O expansion for the MELPS 8-48 single-chip microcomputers.


## FUNCTION

The M5L 8243P is designed to provide a low-cost means of $\mathrm{I} / \mathrm{O}$ expansion for the M5L 8041A-XXXP universal peripheral interface and the M5L 8048 and M5L 8049 single-chip microcomputers. The M5L 8243P consists of four 4-bit bidirectional static I/O ports and one 4-bit port which serves as an interface to the M5L 8041A-XXXP and M5L8048/9. Thus multiple M5L8243Ps can be added to a single master.

Using the original instruction set of the master, the M5L 8243P serves as the in resident I/O facility. Its I/O ports are accessed by instructions MOV, ANL and ORL.


Outline 24P1


MITSUBISHI LSIs M5L $2243 P$

## INPUT/OUTPUT EXPANDER

PIN DESCRIPTION

| Symbol | Name | Input or output | Function |
| :---: | :---: | :---: | :---: |
| PROG | Program | in | A high-to-low transition on PROG signifies that address (PORT 4-7) and control are available on PORT 2, and a low-to-high transition signifies that the designated data is available on the disignated port through PORT 2. The designation is shown in Table 1. |
| $\overline{\mathrm{CS}}$ | Chip select | In | Chip select input. A high on $\overline{C S}$ causes PROG input to be regarded high inside the M5L 8243P, then this inhibits any change of output or internal status. |
| $\mathrm{P}_{20} \sim \mathrm{P}_{23}$ | Input/output port 2 | in/out | The 4-bit bidirectional port contains the address and control bits shown in Table 1 on a high-to-low transition of PROG. During a low-to-high transition it contains the input (output) data on this port. |
| $\begin{aligned} & P_{40} \sim P_{43} \\ & P_{50} \sim P_{53} \\ & P_{60} \sim P_{63} \\ & P_{70} \sim P_{73} \end{aligned}$ | Input/output port 4 Input/output port 5 Input/output port 6 Input/output port 7 | In/out | The 4-bit bidirectional I/O port. May be programmed to be input. low-impedance latched output or a three-state. This port is automatically set output mode when it is written, ANLed or ORLed, then continues its mode until next read operation. After reset on a read operation, this port is in high-impedance and input mode. |

## OPERATION

The M5L8243P is an input/output expander designed specifically for the M5L 8014A-XXXP and MELPS 8-48 single-chip 8-bit microcomputer. The M5L 8041A-XXXP and MELPS 8-48 already have instructions and PROG pin to communicate with the M5L 8243P.

An example of the M5L 8243P and the M5L 8041AXXXP is shown in Fig. 1. The following description of the M5L 8243P basic operation is made according to Fig. 1.

Upon initial application of power supply to the device, and then about 50 ms after, resident bias circuits become stable and each device is ready to operate. And each port of the M5L 8243P is set input mode (high-impedance) by means of a resident power-on initialization circuit.

When the microcomputer begins to execute a transfer instruction

$$
\text { MOVD } \quad \mathbf{A}, \mathbf{P i} \quad i=4,5,6,7
$$

which means the value on the port Pi is transferred to the accumulator, then the signals are sent out on the pins PROG and $\mathrm{P}_{20} \sim \mathrm{P}_{23}$ as shown in Timing Diagram.

On the high-to-low transition of the pin PROG, the M5L 8243P latches the instructions (ex. 0000) into itself from pins $\mathrm{P}_{20} \sim \mathrm{P}_{23}$ and transfers them to the instruction register ( ${ }^{1}$ ) in Timing Diagram). During the low-level of PROG, the M5L 8243P continuously outputs the contents of the specified input (output) port (in this case port $\mathrm{P}_{4}$ ) to pins $P_{20} \sim P_{23}$ (2) in Timing Diagram). The microcomputer, at an appropriate time, latches the level of pins $P_{20} \sim P_{23}$ and resumes high-level of PROG.

The next example is the case in which the microcomputer executes

$$
\text { MOVD } \quad \mathbf{P i}, \mathbf{A} \quad i=4,5,6,7
$$

the transfer (output) instruction.
In this case, as in the previous case, on the high-tolow transition of the pin PROG, the M5L 8243P latches
the instructions (ex. 0110) into itself from pins $\mathrm{P}_{20} \sim \mathrm{P}_{23}$ and transfers them to the instruction register (1) in Timing Diagram).

After this, the microcomputer sends out high to the pin PROG, transferring the data to pins $\mathrm{P}_{20} \sim \mathrm{P}_{23}$ which is an output data to input/output port. Then the M5L 8243P transfers the data of pins $P_{20} \sim P_{23}$ to the port latch of the designated input/output port (in this case $P_{6}$ ). In a few seconds after a low-to-high transition on the PROG, the designated port $\left(\mathrm{P}_{6}\right)$ becomes in an output mode and the data of the port latch are transferred to the port pins ( (3) in Timing Diagram).

When instructions
ANLD $\quad \mathrm{Pi}, \mathrm{A}$
ORLD Pi,A
$i=4,5,6,7$
are executed, the microcomputer generally operates as same function as MOVD Pi, A.

It only differs in that the data of port latch after (4) in the Timing Diagram is ANDed or ORed with the data of port latch before (4) and the data of pins $\mathrm{P}_{20} \sim \mathrm{P}_{23}$.

When instructions

| MOVD | Pi, A |
| :--- | :--- |
| ANLD | Pi, A |
| ORLD | Pi, A $\quad i=4,5,6,7$ |

are executed toward the port in an output mode, the outputs are generated on the port as soon as low-to-high transition on the PROG occurs.

When the mode of the output port is going to be changed during the execution and the instruction

MOVD $\quad \mathrm{A}, \mathrm{Pi} \quad i=4,5,6,7$
is executed, it is preferable to execute one dummy instruction. Because it takes a little time to turn the designated port into a high-impedance state after high-to-low transition on the PROG, the result may be that the first instruction is not read correctly.

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | With respect to VSS | $-0.5 \sim 7$ | V |
| $V_{1}$ | Input voltage |  | -0.5-7 | $\checkmark$ |
| Vo | Output voltage |  | $-0.5 \sim 7$ | $\checkmark$ |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 600 | mW |
| Topr | Operating free-air temperature range |  | $-20 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=-20 \sim 70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{C C}$ | Supply voltage | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {SS }}$ | Supply :oltage |  | 0 |  | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  |  | V |
| $V_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 | V |

## ELECTRICAL CHARACTERISTICS $\left(T_{a}=-20 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\right.$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VIL | Low-level input voltage |  | $-0.5$ |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2 |  | $V_{C C}+0.5$ | V |
| $\mathrm{V}_{\text {OL } 1}$ | Low-level output voltage, ports 4~7 | $\mathrm{IOL}=5 \mathrm{~mA}$ |  |  | 0.45 | V |
| VOL2 | Low-level output voltage, port 7 | $10 \mathrm{~L}=20 \mathrm{~mA}$ |  |  |  | $\checkmark$ |
| VOL 3 | Low-level output voltage, port 2 | $\mathrm{IOL}=0.6 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{VOH}_{\mathrm{OH}}$ | High-level output voltage, ports 4~7 | $\mathrm{IOH}^{2}=200 \mu \mathrm{~A}$ | 2.4 |  |  | $\checkmark$ |
| $\mathrm{VOH}_{2}$ | High-level output voltage, port 2 | $\mathrm{I}_{\mathrm{OH}}=100 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| 111 | Input leakage current, ports 4~7 | $0 \mathrm{~V} \leqq \mathrm{in} \leqq \mathrm{V}_{\mathrm{CC}}$ | $-10$ |  | 20 | $\mu \mathrm{A}$ |
| 112 | Input leakage current. port 2. CS, PROG | $0 \mathrm{~V} \leqq \mathrm{Vin} \leqq \mathrm{VCC}$ | $-10$ |  | 10 | $\mu \mathrm{A}$ |
| ICO | Supply current from $V_{\text {cc }}$ |  |  | 10 | 20 | mA |
| IOL | Sum of all IOL from 16 outputs | $1 \mathrm{OL}=5 \mathrm{~mA}$ Each pin |  |  | 80 | mA |

Table 1 Instruction and address codes

| Instruction code | $P_{23}$ | $P_{22}$ | Address code | $P_{21}$ | $P_{20}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Read | 0 | 0 | port 4 | 0 | 0 |
| Write | 0 | 1 | port 5 | 0 | 1 |
| ORLD | 1 | 0 | port 6 | 1 | 0 |
| ANLD | 1 | 1 | port 7 | 1 | 1 |

Fig. 1 Basic connection


## MITSUBISHI LSIs

 M5L 8243P
## INPUT/OUTPUT EXPANDER

TIMING REQUIREMENTS $\left(T_{a}=-20 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\right.$, $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}_{\mathrm{V}}$, unless otherwise noted)

| Symbol | Parameter | Alternative symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| tsu (INST-PR) | Instruction code setup time before PROG | $t_{A}$ | 80pF Load | 100 |  |  | ns |
| th (PR-INST) | Instruction code hold time after PROG | $t_{B}$ | 20pF Load | 60 |  |  | ns |
| $t_{\text {Su }}(\mathrm{DQ}-\mathrm{PR}$ ) | Data setup time before PROG | tc | 80pF Load | 200 |  |  | ns |
| th (PR-DQ) | Data hold time after PROG | to | 20pF Load | 20 |  |  | ns |
| tw (PR) | PROG pulse width | tk |  | 700 |  |  | ns |
| tsu (CS-PR) | Chip-select setup time before PROG | tos |  | 50 |  |  | ns |
| th (PR-CS) | Chip-select hold time after PROG | tos |  | 50 |  |  | ns |
| tsu (PORT-PR) | Port setup time before PROG | $\mathrm{t}_{\mathrm{IP}}$ |  | 100 |  |  | ns |
| th (PR-PORT) | Port hold time after PROG | $\mathrm{t}_{\mathrm{I} P}$ |  | 100 |  |  | ns |

## SWITCHING CHARACTERISTICS

| Symbol | Parameter | Alternative symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | typ | Max |  |
| ta (PR) | Data access time after PROG | tacc | 80pF Load | 0 |  | 650 | ns |
| $t d v(P R)$ | Data valid time after PROG | $\mathrm{t}_{\mathrm{H}}$ | 20pF Load | 0 |  | 150 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHL}}(\mathrm{PR}) \\ & \left.\mathrm{t}_{\mathrm{PLH}} \mathrm{PR}\right) \\ & \hline \end{aligned}$ | Output valid time after PROG | tPo | 100pF : Load |  |  | 700 | ns |
| $\begin{aligned} & t_{P Z X(P R)} \\ & \text { tPXZ(PR) } \end{aligned}$ | Input/output switching time | - |  |  |  | 800 | ns |

TIMING DIAGRAM


Note 1 : AC test conditions
Input pulse level
$0.45 \sim 2.4 \mathrm{~V}$
Input pulse rise time $\operatorname{tr}(10 \% \sim 90 \%)$ : $\quad 20 \mathrm{~ns}$
Input pulse fall time $\mathrm{tf}(10 \% \sim 90 \%)$ : 20 ns
Reference voltage for switching characteristic measurement:

$$
\begin{array}{llll}
\text { Input VIH: } & 2 \mathrm{~V} & \text { VIL: } & 0.8 \mathrm{~V} \\
\text { Output } \mathrm{VOH}: & 2 \mathrm{~V} & \mathrm{VOL}: & 0.8 \mathrm{~V}
\end{array}
$$

## DESCRIPTION

The M5L 8251AP is a universal synchronous/asynchronous receiver/transmitter (USART) IC chip designed for data communications use. It is produced using the N -channel silicon-gate ED-MOS process and is mainly used in combination with 8-bit microprocessors.

## FEATURES

- Single 5V power supply
- Synchronous and asynchronous operation

Synchronous:
5~8-bit characters
Internal or external synchronization
Automatic SYNC character insertion
Asynchronous system:
5~8-bit characters
Clock rate-1, 16 or 64 times the baud rate
$1,1 \frac{1}{2}$, or 2 stop bits
False-start-bit detection
Automatic break-state detection

- Baud rate: DC~64K-baud
- Full duplex, double-buffered transmitter/receiver
- Error detection: parity, overrun, and framing
- Pin connection and electrical characteristics compatible with Intel's 8251A


## APPLICATIONS

- Modem control of data communications using microcomputers
- Control of CRT, TTY and other terminal equipment


## FUNCTION

The M5L 8251AP is used in the peripheral circuits of a CPU. It permits assignments, by means of software, of operations in all the currently used serial-data transfer systems including IBM's 'bi-sync.'


The M5L 8251AP receives parallel-format data from the CPU, converts it into a serial format, and then transmits via the $T_{x} D$ pin. It also receives data sent in via the $R_{x} D$ pin from the external circuit, and converts it into a parallel format for sending to the CPU.

On receipt of parallel-format data for transmission from the CPU or serial data for the CPU from external devices, the M5L 8251AP informs the CPU using the $T_{x} R D Y$ or RxRDY pin. In addition, the CPU can read the M5L 8251 AP status at any time.

The M5L8251AP can detect the data received for errors and inform the CPU of the presence of errors as status information. Errors include parity, overrun and frame errors.


## MITSUBISHI LSIs

 M5L 8251AP
## PROGRAMMABLE COMMUNICATION INTERFACE

## OPERATION

The M5L 8251AP interfaces with the system bus as shown in Fig. 1, positioned between the CPU and the modem or terminal equipment, and offers all the functions required for data communication.

Fig. 1 M5L8251AP interface to 8080A standard system bus


When using the M5L 8251AP, it is necessary to program, as the initial setting, assignments for synchronous/asynchronous mode selection, baud rate, character length, parity check, and even/odd parity selection in accordance with the communication system used. Once programming is completed, functions appropriate to the communication system can be carried out continuously.

When initial setting of the USART is completed, data communication becomes possible. Though the receiver is always in the enable state, the transmitter is placed in the transmitter-enable state ( $\mathrm{T}_{\mathrm{x}} \mathrm{EN}$ ) by a command instruction, and the application of a low-level signal to the $\overline{\mathrm{CTS}}$ pin prompts data-transfer start-up. Until this condition is satisfied, transmission is not executed. On receiving data, the receiver informs the CPU that reading of the receiver data in the USART by the CPU has become possible (the RxRDY terminal has turned to ' 1 '). Since data reception and the entry of the CPU into the data-readable state are output as status information, the CPU can assess USART status without accessing the RxRDY terminal.

During receiving operation, the USART checks errors and gives out status information. There are three types of errors: parity, overrun, and frame. Even though an error occurs, the USART continues its operations, and the error state is retained until error reset (ER) is effected by a command instruction. The M5L 8251AP access methods are listed in Table 1.

Table 1 M5L8251AP Access Methods

| C/D | $\overline{R D}$ | $\overline{W R}$ | $\overline{C S}$ | Function |
| :---: | :---: | :---: | :---: | :---: |
| $L$ | $L$ | $H$ | $L$ | Data bus $\leftarrow$ Data in USART |
| $L$ | $H$ | $L$ | $L$ | USART $\leftarrow$ Data bus |
| $H$ | $L$ | $H$ | $L$ | Data bus $\leftarrow$ Status |
| $H$ | $H$ | $L$ | $L$ | Control $\leftarrow$ Data bus |
| X | $H$ | $H$ | $L$ | 3-State $\leftarrow$ Data bus |
| X | X | X | $H$ | 3-State $\leftarrow$ Data bus |

## Data-Bus Buffer

This is an 8-bit, 3-state bidirectional bus buffer through which control words, command words, status information, and transfer data are transferred. Fig. 2 shows the structure of the data-bus buffer.

Fig. 2 Data-bus-buffer structure


## Read/Write Control Logic

This logic consists of a control word register and command word register. It receives signals from the CPU control bus and generates internal-control signals for the elements.

## Modem Control Circuit

This is a general-purpose control-signal circuit designed to simplify the interface to the modem. Four types of control signal are available: output signals $\overline{\mathrm{DTR}}$ and $\overline{\mathrm{RTS}}$ are controlled by command instructions, input signal $\overline{\mathrm{DSR}}$ is given to the CPU as status information and input signal $\overline{\mathrm{CTS}}$ controls direct transmission.

## Transmit Buffer

This buffer converts parallel-format data given to the databus buffer into serial data with addition of a start bit, stop bits and a parity bit, and sends out the converted data through the $T_{x D}$ pin based on the control signal.

## Transmit-Control Circuit

This circuit carries out all the controls required for serialdata transmission. It controls transmitter data and outputs the signals required by external devices in accordance with the instructions of the read/write control logic.

## MITSUBISHI LSIs

 M5L 8251AP
## Receive Buffer

This buffer converts serial data given via the $R_{x} D$ pin into a parallel format, checks the bits and characters in accordance with the communication format designated by mode setting, and transfers the assembled characters to the CPU via the data-bus buffer.

## Receive Control Circuit

This circuit offers all the controls required for normal reception of the input serial data. It controls receiver data and outputs signals for the external devices in accordance with the instructions of the read/write control logic.

## Clock Input (CLK)

This system-clock input is required for internal-timing generation and is usually connected to the clock-output $\left(\phi_{2(T L L}\right)$ pin of the M5L8224P. Although there is no direct relation with the data-transfer baud rate, the clockinput (CLK) frequency is more than 30 times the $\overline{T_{x} C}$ or $\overline{R_{x} C}$ input frequency in the case of the synchronous system and more than 4.5 times in the case of the asynchronous system.

## Reset Input (RESET)

Once the USART is shifted to the idle mode by a high-level input, this state continues until a new control word is set. Since this is a master reset, it is always necessary to load a control word following the reset process. The reset input requires a minimum 6 -clock pulse width.

## Data-Set Ready Input ( $\overline{\mathrm{DSR}}$ )

This is a general-purpose input signal, but is usually used as a data-set ready signal to test modem status. Its status can be known from the status reading process. The $D_{7}$ bit of the status information equals ' 1 ' when the $\overline{\mathrm{DSR}}$ pin is in the low state, and ' 0 ' when in the high state.
$\overline{\mathrm{DSR}}=\mathrm{L} \rightarrow \mathrm{D}_{7}$ bit of status information $=1$
$\overline{\mathrm{DSR}}=\mathrm{H} \rightarrow \mathrm{D}_{7}$ bit of status information $=0$
Note: DSR indicates modem status as follows:
ON means the modem can transmit and receive; OFF means it cannot.

## Data-Terminal Ready Output ( $\overline{\mathrm{DTR}}$ )

This is a general-purpose output signal, but is usually used as a data-terminal ready or rate-select signal to the modem. The $\overline{\mathrm{DTR}}$ pin is controlled by the $\mathrm{D}_{1}$ bit of the command instruction; if $D_{1}=1, \overline{D T R}=L$, and if $D_{1}=0, \overline{D T R}=H$.
$D_{1}$ of the command register $=1 \rightarrow \overline{\mathrm{DTR}}=\mathrm{L}$
$D_{1}$ of the command register $=0 \rightarrow \overline{\mathrm{DTR}}=\mathrm{H}$

## Chip-Select Input ( $\overline{\mathbf{C S}}$ )

This is a device-select signal that enables the USART by a low-level input. Usually, it is connected to the address bus directly or via the decoder. When this signal is in the high state, the M5L 8251AP is disabled.

## Write-Data Control Input ( $\overline{\mathbf{W R}}$ )

Data and control words output from the CPU by the lowlevel input are written in the M5L 8251AP. This terminal is usually used in a form connected with the control bus $\overline{\text { I/OW }}$ of the CPU.

## Read-Data Control Input ( $\overline{\mathrm{RD}}$ )

Receiver data and status information are output from the CPU by a low-level input for the CPU data bus.

## Control/Data Control Input (C/D)

This signal shows whether the information on the USART data bus is in the form of data characters or control words, or in the form of status information, in accordance with the $\overline{R D}$ and $\overline{W R}$ inputs while the CPU is accessing the M5L8251AP. The high level identifies control words or status information, and the low level, data characters.

## Request-To-Send Output ( $\overline{\mathrm{RTS}}$ )

This is a general-purpose output signal but is used as a request-to-send signal for the modem. The $\overline{\mathrm{RTS}}$ terminal is controlled by the $\mathrm{D}_{3}$ bit of the command instruction. When $D_{3}$ is equal to ' 1 ', $\overline{R T S}=L$, and when $D_{3}$ is $0, \overline{R T S}$ $=\mathrm{H}$.

Command register $D_{3}=1 \rightarrow \overline{R T S}=L$
Command register $D_{3}=0 \rightarrow \overline{R T S}=H$
Note: RTS controls the modem transmission carrier as follows:
ON means carrier dispatch;
OFF means carrier stop.

## Clear-To-Send Input (CTS)

When the $T_{x} E N$ bit ( $D_{0}$ ) of the command instruction has been set to ' 1 ' and the $\overline{\text { CTS }}$ input is low, serial data is sent out from the $T_{x D}$ pin. Usually this is used as a clear-tosend signal for the modem.
Note: CTS indicates the modem status as follows:
ON means data transmission is possible;
OFF means data transmission is impossible.

## Transmission-Data Output ( $\mathrm{T}_{\mathbf{x}} \mathrm{D}$ )

Parallel-format transmission characters loaded on the M5L 8251 AP by the CPU are assembled into the format designated by the mode instruction and sent in serial-data form via the $T_{x} D$ pin. Data is output, however, only in cases where the $D_{0}$ bit ( $T \times E N$ ) of the command instruction is ' 1 ' and the CTS terminal is in the low state. Once reset, this pin is kept at the mark status (high level) until the first character is sent.

## Transmitter-Ready (TXRDY)

This signal shows that the data is ready for transmission. It is possible to confirm the status of serial-data transmission by using it as an interruption signal for the CPU or by allowing the CPU to read the $D_{0}$ bit of the status information by polling. Since the $T_{x} R D Y$ signal shows that

MITSUBISHI LSIs
M5L 8251AP

## PROGRAMMABLE COMMUNICATION INTERFACE

the data buffer is empty, it is automatically reset when a transmission character is loaded by the CPU. The TxRDY bit of the status information means that the transmit-data buffer shown in Fig. 2 has become empty, while the TxRDY pin enters the high-level state only when the transmit-data buffer is empty, $\mathrm{T}_{\mathrm{x}} \mathrm{EN}$ equals ' 1 ', and a lowlevel input has been applied to the $\overline{C T S}$ pin.

Status ( $\mathrm{D}_{0}$ ): Transmit-data buffer (TDB) is empty and ' 1 '.
TxRDY terminal: When (TDB is empty) $(\operatorname{TxEN}=1)$.
(CTS $=0$ ) $=1$ or resetting, it becomes active.

## Transmitter-Empty Output (TxEMPTY)

When no transmisison characters are left in the transmit buffer, this pin enters the high state. In the asynchronous mode, the following transmission character is shifted to the transmit buffer when it is loaded from the CPU. Thus, it is automatically reset. In the synchronous mode, a SYNC character is loaded automatically on the transmit buffer when no transfer-data characters are left. In this case, however, the $T_{x} E M P T Y$ does not enter the low state when a SYNC character has been sent out, since $T_{x} E M P T Y=H$ denotes the state in which there is no transfer character and one or two SYNC characters are being transferred or the state in which a SYNC character is being transferred as a filler. $T_{x} E M P T Y$ is unrelated to the $T_{x} E N$ bit of the command instruction.

## Transmitter-Clock Input ( $\overline{T_{x} \mathrm{C}}$ )

This clock controls the baud rate for character transmission from the $T_{x} D$ pin. Serial data is shifted by the rising edge of the $\overline{T_{x} C}$ signal. In the synchronous mode, the $\overline{T_{x} C}$ frequency is equal to the actual baud rate. In the asynchronous mode, the frequency is specified as 1,16 , or 64 times the baud rate by the mode setting.
Example When the baud rate is 110 bauds:

$$
\begin{aligned}
& \overline{T_{x} C}=110 \mathrm{~Hz}(1 \mathrm{X}) \\
& \overline{T_{x} C}=1.76 \mathrm{kHz}(16 \mathrm{X}) \\
& \overline{T_{x} C}=7.04 \mathrm{kHz}(64 X)
\end{aligned}
$$

## Receiver-Data Input ( $\mathbf{R}_{\mathbf{x}} \mathrm{D}$ )

Serial characters sent from another device are input to this pin and converted to a parallel-character format to serve as data for the CPU. Unless the ' 1 ' state is detected after a chip-master reset procedure (this resetting is carried out to prevent spurious operation such as that due to faulty connection of the $\mathrm{R}_{\mathrm{x}} \mathrm{D}$ to the line in a break state), the serial characters are not received. This applies to only the asynchronous mode. When the $R_{x} D$ line enters the low state instantaneously because of noise, etc., the mis-start prevention function starts working. That is, the start bit is detected by its falling edge but in order to make sure that it
is the correct start bit, the $\mathrm{R}_{\mathrm{x}} \mathrm{D}$ line is strobed at the middle of the start bit to reconfirm the low state. If it is found to be high, a faulty-start judgment is made.

## Receiver-Ready Output ( $\mathbf{R}_{\mathbf{x}}$ RDY)

This signal indicates that the received characters have entered the receiver buffer, and further, the receiver-data buffer in the data-bus buffer shown in Fig. 2. It is possible to confirm the RxRDY status by using this signal as an interruption signal for the CPU or by allowing the CPU to read the $D_{1}$ bit of the status information by polling. The $R_{X} R D Y$ is automatically reset when a character is read by the CPU. Even in the break state in which the $\mathrm{R}_{\mathrm{x}} \mathrm{D}$ line is held at low, the $R_{x} R D Y$ remains active. It can be masked by making the $R_{x} E\left(D_{2}\right)$ of the command instruction ' 0 '. Receiver-Clock Input ( $\overline{\mathbf{R}_{\mathbf{x}} \mathbf{C}}$ )
This clock signal controls the baud rate for the sending in of characters via the $\overline{R_{x} D}$ pin. The data is shifted in by the rising edge of the $\overline{\mathrm{R}_{\mathrm{X}} \mathrm{C}}$ signal. In the synchronous mode, the $\overline{R_{X} C}$ frequency is equal to the actual baud rate. In the asynchronous mode, the frequency is specified as 1,16 , or 64 times the baud rate by mode setting. This relationship is parallel to that of $\overline{T_{x} C}$, and in usual communication-line systems the transmission and reception baud rates are equal. The $\overline{T_{x} C}$ and $\overline{R_{x} C}$ terminals are, therefore, used connected to the same baud-rate generator.

## Sync Detect/Break Detect Output-Input (SYNDET/BD)

In the synchronous mode this pin is used for input and output operations. When it is specified for the internal synchronous mode by mode setting, this pin works as an output terminal. It enters the high state when a SYNC character is received through the $R_{x} D$ pin. If the M5L 8251AP has been programmed for double SYNC characters (bi-sync), a high is entered in the middle of the last bit of the second SYNC character. This signal is automatically reset by reading the status information.

On designation of the M5L8251AP to the external synchronous mode, this pin begins to serve for input operations. Applying a high signal to this pin prompts the M5L 8251AP to begin assembling data characters at the next rising edge of the $\overline{R_{x} C}$. For the width of a high-level signal to be input, a minimum $\overline{R_{x} C}$ period is required.

Designation of the asynchronous mode causes this pin to function as a BD (output) pin. When the start, data, and parity bits and a stop bit are all in the low state, a high is entered. The BD (break detect) signal can also be read as the $D_{6}$ bit of the status information. This signal is reset by resetting the chip master or by the $\mathrm{R}_{\mathrm{x}} \mathrm{D}$ line's recovering the high state.

## PROGRAMMING

It is necessary for the M5L 8251AP to have the control word loaded by the CPU prior to data transfer. This must always be done following any resetting operation (by external RESET pin or command instruction IR). There are two types of control words: mode instructions specifying general operations required for communications and command instructions to control the M5L 8251AP's actual operations.

Following the resetting operation, a mode instruction must be set first. This instruction sets the synchronous or asynchronous system to be used. In the synchronous system, a SYNC character is loaded from the CPU. In the case of the bi-sync system, however, a second SYNC character must be loaded in succession.

Loading a command instruction makes data transfer possible. This operation after resetting must be carried out for initializing the M5L 8251AP. The USART command instruction contains an internal-reset $I R$ instruction ( $D_{6}$ bit) that makes it possible to return the M5L 8251AP to its reset state. The initialization flowchart is shown in Fig. 3 , and the mode-instruction and command-instruction formats are shown in Figs. 4 and 5.

Fig. 3 Initialization flow chart


Fig. 4 Mode-instruction format


Fig. 5 Command-instruction format


MITSUBISHI LSIs
M5L 8251AP

## PROGRAMMABLE COMMUNICATION INTERFACE

## Asynchronous Transmission Mode

When data characters are loaded on the M5L 8251AP after initial setting, the USART automatically adds a start bit (low), an odd or even parity bit specified by the mode instruction during initialization, and a specified number of stop bits (high). After that, the assembled data characters are transferred as serial data via the $T_{x} D$ pin if transfer is enabled ( $T x E N=1 \cdot \overline{\mathrm{CTS}}=\mathrm{L}$ ). In this case, the transfer data (baud rate) is shifted by the mode instruction at a rate of $1 \mathrm{X}, 1 / 16 \mathrm{X}$, or $1 / 64 \mathrm{X}$ the $\overline{T_{X} C}$ period.

If the data characters are not loaded on the M5L 8251AP, the $T_{x} D$ pin enters a mark state (high). When SBRK is programmed by the command instruction, break characters (low) are output continuously through the $T_{x} \mathrm{D}$ pin.

## Asynchronous Reception Mode

The $R_{x} D$ line usually starts operations in a mark state (high), triggered by the falling edge of a low-level pulse when it comes to this line. This signal is again strobed at the middle of the bit to confirm that it is a perfect start bit. The detection of a second low indicates the validity of the start bit (restrobing is carried out only in the case of 16X and 64 X ). After that, the bit counter inside the M5L 8251AP starts operating; each bit of the serial information on the $R_{x} D$ line is shifted in by the rising edge of $\overline{R_{x} C}$, and the data bit, parity bit (when necessary), and stop bit are sampled at the middle position.

The occurrence of a parity error causes the setting of a parity-error flag. If the stop bit is in the low state, a frameerror flag is set. Attention should be paid to the fact that the receiver requires only one stop bit even though the program has designated $11 / 2$ or 2 stop bits.

Reception up to the stop bit means reception of a complete character. This character is then transferred to the receiver-data buffer shown in Fig. 2, and the $R_{x} R D Y$

Fig. 6 Asynchronous transmission format I (transmission)

becomes active. In cases where this character is not led by the CPU and where the next character is transferred to the receiver-data buffer, the preceding character is destroyed and an overrun-error flag is set.

These error flags can be read as the M5L 8251AP status information. The occurrence of an error does not stop USART operations. The error flags are cleared by the ER ( $\mathrm{D}_{4} \mathrm{bit}$ ) of the command instruction.

The asynchronous-system transfer formats are shown in Figs. 6 and 7.

## Synchronous Transmission Mode

In this mode the $T_{x} D$ pin remains in the high state until initial setting by the CPU is completed. After initialization, the state of $\overline{C T S}=L$ and $T_{x} E N=1$ causes serial transmission of SYNC characters through the $T_{x} D$ pin. Then, data characters are sent out and shifted by the falling edge of the $\overline{T_{x} C}$ signal. The transmission rate equals the $\overline{T_{x} C}$ rate.

Thus, once data-character transfer starts, it must continue through the $T_{x D}$ pin at the same rate as that of $T_{x} C$. Unless data characters are provided from the CPU before the transmitter buffer becomes empty, one or two SYNC characters are automatically output from the $\mathrm{T}_{\mathrm{x}} \mathrm{D}$ pin. In this case, it should be noted that the TxEMPTY pin enters the high state when there are no data characters left in the M5L 8251AP to be transferred, and that the low state is not entered until the USART is provided with the next data character from the CPU. Care should also be taken over the fact that merely setting a command instruction does not effect SYNC-character insertion, because the SYNC character is sent out after loading of the data characters.

In this mode, too, break characters are sent out in succession from the $T_{x} D$ pin when SBRK is designated ( $D_{3}=1$ ) by a command instruction.

Fig. 7 Asynchronous transmission format II (reception)


Note : When the data character is 5 , 6 , or 7 bits/character length. the unused bits (for USART $\rightarrow$ CPU) are set to zero.

## MITSUBISHI LSIs

 M5L 8251AP
## Synchronous Reception Mode

Character synchronization in this mode is carried out internally or externally by initial-setting designation.

Programming in the internal synchronous mode requires that an EH instruction ( $D_{7}=1$, enter hunt mode) is included in the first command instruction. Data on the $\mathrm{RxD}^{\mathrm{p}}$ pin is sampled by the rising $\overline{\mathrm{R}_{\mathrm{x}} \mathrm{C}}$ signal, and the receiver-buffer contents are compared with the SYNC character each time a bit is input. Comparison continues until an agreement is reached. When the M5L 8251AP has been programmed in the bi-sync mode, data received in further succession is compared. The detection of two SYNC characters in succession makes the USART end the hunt mode, setting the SYNDET pin to the high state. This reset operation is prompted by the reading of the status information. When the parity has been programmed, SYNDET is not set in the middle of the last data bit but in the middle of the parity bit.

In the external synchronous mode, the M5L 8251AP gets out of the hunt mode when a high synchronization signal is given to the SYNDET pin. The high signal requires a minimum duration of one $\overline{\mathrm{R}_{\mathrm{X}} \mathrm{C}}$ cycle. In the asynchronous mode, however, the EH signal does not affect the operation at all.

Parity and overrun errors are checked in the same way as in the asynchronous system. During hunt-mode operations the parity bit is not checked, but parity checking is carried out even when the receiver is disabled.

The CPU can command the receiver to enter the hunt mode, if synchronization is lost. This prevents the SYNC character from erroneously becoming equal to the received data when all the data in the receiver buffer is set to ' 1 '. Attention should be paid to the fact that the SYNDET F/F

Fig. 8 Synchronous transmission format I (transmission)

is reset each time status information is read irrespective of the synchronous mode's being internal or external. This, however, does not return the M5L 8251AP to the hunt mode. Synchronism detection is carried out even though it is not the hunt mode. The synchronous transfer formats are shown in Figs. 8 and 9.

## Command Instruction

This instruction defines actual operations in the communication mode designated by mode setting. Command instructions include transmitter/receiver enable error-reset, internal-reset, modem-control, enter-hunt and break transmission instructions.

The mode is set following the reset operation. A SYNC character is set as required, and the writing of high-level signals on the control/data pin (C/ $\overline{\mathrm{D}}$ ) that follows it is regarded as a command instruction. When the mode is set all over again from the beginning, the M5L 8251AP can be reset by using inputting via the reset terminal or by internal resetting based on the command instruction.
Note 1: The command error reset (ER), internal reset (IR) and enter-hunt-mode (EH) operations are only effective when the command instruction is loaded, so that these bits need not be returned to ' 0 '.
2: When a break character is sent out by a command, the $T_{x D}$ enters the low state immediately irrespective of whether or not the USART has sent out data.
3: Operations of the USART's receiver section which is always in the enable state cannot be inhibited. The command instruction $R_{X} E=0$ does not mean that data reception via the $R_{x} D$ pin is inhibited; it means that the $R_{x} R D Y$ is masked and error flags are inhibited.

Fig. 9 Synchronous transmission format II (reception)


Note : When the data character is 5,6 , or 7 bits/character length. the unused bits (for USART $\rightarrow$ CPU) are set to zero.

MITSUBISHI LSIs M5L 8251AP

## Status Information

The CPU can always read USART status by setting the $\mathrm{C} / \overline{\mathrm{D}}$ to ' 1 ' and $\overline{\mathrm{RD}}$ to ' 0 '.

The status information format is shown in Fig. 10. In this format $R_{x}$ RDY, $T_{x} E M P T Y$ and SYNDET have the same definitions as those of the pins. This means that these three pieces of status information become ' 1 ' when each pin is in the high state. The other status information is defined as follows:
DSR: When the $\overline{\mathrm{DSR}}$ pin is in the low state, status information DSR becomes ' 1 '.

Fig. 10 Status information

## APPLICATION EXAMPLES

Fig. 11 shows an application example for the M5L 8251AP in the asynchronous mode. When the port addresses of the M5L 8251AP are assumed to be 00\# and 01\# in this figure, initial setting in the asynchronous mode is carried out in the following manner:

| MVI | A, B6 \# | Mode setting |
| :--- | :--- | :--- |
| OUT | $01 \#$ |  |
| MVI | A, 27\# | Command instruction |
| OUT | $01 \#$ |  |

In this case, the following are set by mode setting:
Asynchronous mode
6 bits/character
Parity enable (even)
$11 / 2$ stop bits
Baud rate: 16X
Command instructions set the following:
RTS $=1 \rightarrow \overline{\mathrm{RTS}}$ pin $=\mathrm{L}$
$R_{x} E=1$
DTR $=1 \rightarrow \overline{\text { DTR }}$ pin $=L$
$T_{x} E N=1$
When the initial setting is complete, transfer operations are allowed. The $\overline{\mathrm{RTS}}$ pin is initially set to the low-level by setting RTS to ' 1 ', and this serves as a $\overline{\mathrm{CTS}}$ input with

FE: The occurrence of a frame error in the receiver section makes the status information FE ' 1 '.
OE: The occurrence of an overrun error in the receiver section makes the status information OE ' 1 '.
PE: The occurrence of a parity error in the receiver section makes this status information PE ' 1 '.
TXRDY: This information becomes ' 1 ' when the transmitdata buffer is empty. Be careful because this has a different meaning from the $T_{x} R D Y$ pin that enters the high state only when the transmitter buffer is empty, when the $\overline{\mathrm{CTS}}$ pin is in the low state, and when $T_{x} E N$ is ' 1 '.


Fig. 11 Example of circuit using the asynchronous mode


Fig. 12 Example of data transmission


MITSUEISHI LSIS
M5L 8251AP

PROGRAMMABLE COMMUNICATION INTERFACE

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power-supply voltage | With respect to $\mathrm{V}_{\text {SS }}$ | -0.5~7 | V |
| $V_{1}$ | Input voltage |  | $-0.5 \sim 7$ | $\checkmark$ |
| $V_{0}$ | Output voltage |  | -0.5-7 | $\checkmark$ |
| $\mathrm{Pd}_{\mathrm{d}}$ | Power dissipation |  | 1000 | mW |
| Topr | Operating free-air temperature range |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 70^{\circ}$. unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VCC | Supply voltage | 4.75 | 5 | 5.25 | V |
| $V_{S S}$ | Power-supply voltage |  | 0 |  | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-level input voltage | 2.2 |  | $V_{\text {cc }}$ | V |
| $V_{\text {IL }}$ | Low-level input voltage | -0.5 |  | 0.8 | V |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{Ta}=0 \sim 70 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$. unless otherwise noted.)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VOH | High-level output voltage | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| VoL | Low-level output voltage | $\mathrm{IOL}=2.2 \mathrm{~mA}$ |  |  | 0.45 | V |
| Icc | Supply current from V ${ }_{\text {CC }}$ | All outputs are high. |  |  | 100 | mA |
| 1 IH | High-level input current | $V_{1}=V_{C C}$ | $-10$ |  | 10 | $\mu \mathrm{A}$ |
| I/L | Low-level input current | $V_{1}=0.45 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| Ioz | Off-state input current | $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0.45 \sim 5.25 \mathrm{~V}$ | $-10$ |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{Ci}_{i}$ | Input capacitance | $V_{C C}=V_{\text {SS }}, f=1 \mathrm{MHz}, 25 \mathrm{mVrms}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | 10 | pF |
| $\mathrm{Ci} / \mathrm{o}$ | Input/output capacitance | $\mathrm{V}_{\text {CC }}=\mathrm{V}_{\text {SS }}, \mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mVrms}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | 20 | pF |

TIMING REQUIREMENTS $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$. unless otherwise noted.)

| Symbol | Parameter |  | Alternative symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min |  | Typ | Max |  |
| tc ( $\phi$ ) | Clock cycie time (Notes 1, 2) |  |  | tey |  | 320 |  | 1350 | ns |
| tw ( $\phi$ ) | Clock high pulse width |  | $\mathrm{t}_{\phi}$ |  | 150 |  | $t_{(\phi)}-90$ | ns |
| $\operatorname{tw}(\bar{\phi})$ | Clock low pulse width |  | t/ ${ }_{\text {¢ }}$ |  | 90 |  |  | ns |
| tr | Clock rise time |  | $t_{R}$ |  | 5 |  | 20 | ns |
| tf | Clock fall time |  | $t_{F}$ |  | 5 |  | 20 | ns |
| $\mathrm{f}_{T} \mathrm{X}$ | Transmitter input clock frequency | $1 \times$ baud rate $16 \times$ baud rate $64 \times$ baud rate | $\mathrm{f}_{T X}$ |  | DC |  | 64 | kHz |
|  |  |  | $f_{T X}$ |  | DC |  | 310 | kHz |
|  |  |  | $f_{T X}$ |  | DC |  | 615 | kHz |
| tw(TPWL) | Transmitter input clock low pulse width | 1X baud rate <br> 16X, 64X baud rate | tTPW |  | 12 |  |  | $t_{0}(\phi)$ |
|  |  |  | tTPW |  | 1 |  |  | $\mathrm{t}_{\mathrm{C}}^{(\phi)}$ |
| tw(TPWH) | Transmitter input clock high pulse width | 1X baud rate 16X, 64X baud rate | tTPD |  | 15 |  |  | $t_{C}(\phi)$ |
|  |  |  | tTPD |  | 3 |  |  | $t_{C(\phi)}$ |
| $\mathrm{ffR}^{\text {P }}$ | Receiver input clock frequency | 1X baud rate <br> 16X baud rate <br> $64 X$ baud rate | $\mathrm{f}_{\mathrm{RX}}$ |  | DC |  | 64 | kHz |
|  |  |  | $f_{\text {RX }}$ |  | DC |  | 310 | kHz |
|  |  |  | $\mathrm{f}_{\mathrm{RX}}$ |  | DC |  | 615 | kHz |
| tw(RPWL) | Receiver input clock low pulse width | 1X baud rate 16X, 64X baud rate | trpw |  | 12 |  |  | $\mathrm{t}_{\mathrm{C}(\phi)}$ |
|  |  |  | trPW |  | 1 |  |  | $\mathrm{t}_{\mathrm{C}}(\phi)$ |
| tw (RPWH) | Receiver input clock high pulse width | 1X baud rate 16X, 64X baud rate | trPD |  | 15 |  |  | $\mathrm{t}_{\mathrm{C}}(\phi)$ |
|  |  |  | trPD |  | 3 |  |  | $\mathrm{t}_{\mathrm{c}(\phi)}$ |
| tsu( $A-R$ ) | Address setup time before read ( $\overline{\mathrm{CS}}, \mathrm{C} / \overline{\mathrm{D}}$ ) (Note 3) |  | tar |  | 50 |  |  | ns |
| $\operatorname{th}(R-A)$ | Address hold time after read ( $\overline{\mathrm{CS}}, \mathrm{C} / \overline{\mathrm{D}}$ ) (Note 3) |  | tra |  | 50 |  |  | ns |
| $t w(R)$ | Read pulse width |  | trR |  | 250 |  |  | ns |
| $\mathrm{t}_{\text {su }}(A-W)$ | Address setup time before write |  | taw |  | 50 |  |  | ns |
| $\operatorname{th}(W-A)$ | Address hold time after write |  | twa |  | 50 |  |  | ns |
| $t_{w}(w)$ | Write pulse width |  | tww |  | 250 |  |  | ns |
| $t_{\text {su }}(D Q-w)$ | Data setup time before write |  | tow |  | 150 |  |  | ns |
| $\operatorname{th}(W-D Q)$ | Data hold time after write |  | twD |  | 80 |  |  | ns |
| tsu(ESD-RxC) | E.SYNDET setup time before RxC |  | tes |  | 16 |  |  | $\mathrm{t}_{\mathrm{c}(\phi)}$ |
| tsu(C-R) | Control setup time before read |  | tcr |  | 20 |  |  | $\mathrm{t}_{\mathrm{C}}^{(\phi)}$ |
| trv | Write recovery time between writes (Note 4) |  | trv |  | 6 |  |  | $\mathrm{t}_{\mathrm{c}}(\phi)$ |
| tsu( $\mathrm{R}_{\times} \mathrm{D}-\mathrm{IS}$ ) | R×D setup time before internal sampling pulse |  | tsRx |  | 2 |  |  | $\mu \mathrm{s}$ |
| th( $15-R \times D$ ) | $R \times D$ hoid time after internal sampling pulse |  | thRx |  | 2 |  |  | $\mu \mathrm{s}$ |

Note 1: The $\overline{\mathrm{T} \times \mathrm{C}}$ and $\overline{\mathrm{R} \times \mathrm{C}}$ frequencies have the following limitations with respect to CLK.
For $1 X$ baud rate $f_{T X}, f_{R X} \leqq 1 /\left(30 \operatorname{tc}_{(\phi)}\right)$. For $16 \mathrm{X}, 64 \mathrm{X}$ baud rate $\mathrm{f}_{\mathrm{TX}}, \mathrm{f}_{\mathrm{RX}} \leqq 1 /\left(4.5 \mathrm{tc}_{(\phi)}\right)$
2 : Reset pulse width= $6 \mathrm{t}_{\mathrm{C}(\phi)}$ minimum; system clock must be running during reset.
$3: \overline{C S}, C / \bar{D}$ are considered as address.
4 : This recovery time is for mode initialization only. Write data is allowed only when TxRDY=1. Recovery time between writes for asynchronous mode is $8 \mathrm{tc}(\phi)$. and that for synchronous mode is $16 \mathrm{tc}(\phi)$
SWITCHING CHARACTERISTICS ( $\mathrm{Ta}_{\mathrm{a}}=0 \sim 70 \mathrm{c}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 5 \%$, $\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}$. unless otherwise noted.)

| Symbol | Parameter | Alternative symbol | Test conditions (Note 7) | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $\operatorname{tPzV}(\mathrm{R}-\mathrm{DQ})$ | Output data enable time after read (Note 5) | tri | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ |  |  | 200 | ns |
| $\operatorname{tPvz}(\mathrm{R}-\mathrm{DQ})$ | Output data disable time afer read | tbF |  | 10 |  | 100 | ns |
| $\operatorname{tPzV}(T \times C-T \times D)$ | T×D enable time after falling edge of $\overline{\mathrm{T} \times \mathrm{C}}$ | $\mathrm{t}_{\text {DTX }}$ |  |  |  | 1 | $\mu \mathrm{s}$ |
| TPLH(CLB-TXR) | Propagation time from center of last bit to TxRDY clear (Note 6) $\mathrm{t}_{\mathrm{T}_{x} R D Y}$ |  |  |  |  | 8 | $\mathrm{t}_{\mathrm{c}(\phi)}$ |
| tphl ( $W$ - TxR) | Propagation time from write data to TxRDY (Note 6) | $t_{\text {TXRDY }}$ clear |  |  |  | 180 | ns |
| tPLH(CLB-Rxa) | Propagation time from center of last bit to RxRDY (Note 6) | $t_{\text {PXRDY }}$ |  |  |  | 24 | $t \mathrm{c}(\phi)$ |
| tPhL (R-RxR) | Propagation time from read data to R×RDY clear (Note 6) | trxRDY CLEAR |  |  |  | 150 | ns |
| TPLH $\mathrm{R} \times \mathrm{C}-\mathrm{SYD}$ ) | Propagation time from rising edge of $\mathrm{R} \times \mathrm{C}$ to internal SYNDET (Note 6) | $\mathrm{t}_{1}$ |  |  |  | 24 | $\mathrm{t}_{\mathrm{c}(\phi)}$ |
| TPLH (CLB-TXE) | Propagation time from center of last bit to TxEMPTY (Note 6) | $t_{\text {TXEMPTY }}$ |  |  |  | 20 | $\mathrm{t}_{\mathrm{c}}(\phi)$ |
| tpHL $(\mathrm{W}-\mathrm{C})$ | Propagation time from rising edge of $\overline{\mathrm{WR}}$ to control (Note 6) | twc |  |  |  | 8 | $\mathrm{t}_{\mathrm{c}(\phi)}$ |

Note 5 : Assumes that address is valid before falling edge of $\overline{\mathrm{RD}}$.
6 : Status-up data can have a maximum delay of 28 clock periods from the event affecting the status.
7 : Input pulse level $0.45 \sim 2.4 \mathrm{~V}$ Reference level Input
Input pulse rise time
20ns
Output $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}$
Input pulse fall time
20 ns
Load $V_{O H}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}$


MITSUBISHI LSIs
M5L 8251AP

PROGRAMMABLE COMMUNICATION INTERFACE

TIMING DIAGRAMS
System Clock (CLK)

CLK


Transmitter Clock \& Data


Receiver Clock \& Data


Write Control Cycle (CPU $\rightarrow$ USART)


Read Control Cycle


MITSUBISHI LSIs
M5L 8251AP

PROGRAMMABLE COMMUNICATION INTERFACE

Write Data Cycle


Read Data Cycle

RXRDY


PROGRAMMABLE COMMUNICATION INTERFACE

Transmitter Control \& Flag Timing (Async Mode)


Receiver Control \& Flag Timing (Async Mode)


Note 11 : Example format $=7$ bits/character with parity \& 2 stop bits

M5L 8251AP

Transmitter Control \& Flat Timing (Sync Mode)


Note 12 : Example format $=5$ bits/character with parity, bi-sync characters.

Receiver Control \& Flag Timing (Sync Mode)


Note 13 : Example format $=5$ bits/character with parity, bi-sync characters.

## DESCRIPTION

The M5L 8253P is a programmable general-purpose timer device developed by using the N -channel silicon-gate ED-MOS process. It offers counter and timer functions in systems using an 8 -bit parallel-processing CPU. The use of the M5L 8253P frees the CPU from the execution of looped programs, count-operation programs and other simple processing involving many repetitive operations, thus contributing to improved system throughputs. The M5L 8253P works on a single power supply, and both its input and output can be connected to a TTL circuit.

## FEATURES

- M5L 8253P-5 is suitable for use with MELPS 85
- 3 independent built-in 16-bit down counters
- Clock period: DC~2MHz
- 6 counter modes freely assignable for each counter
- Binary or decimal counts
- Single 5V power supply
- Pin connection and electric characteristics compatible with Intel's 8253


## APPLICATIONS

Delayed-time setting, pulse counting and rate generation in microcomputers.

## FUNCTION

Three independent 16 -bit counters allow free programming based on mode-control instructions from the CPU. When roughly classified, there are 6 modes ( $0 \sim 5$ ). Mode 0 is mainly used as an interruption timer and event counter, mode 1 as a digital one-shot, modes 2 and 3 as rate gene-

rators, mode 4 for a software triggered strobe, and mode 5 for a hardware triggered strobe.

The count can be monitored and set at any time. The counter operates with either the binary or BCD system.


MITSUBISHI LSIs
M5L 8253P, P-5

## PROGRAMMABLE INTERVAL TIMER

## DESCRIPTION OF FUNCTIONS

## Data-Bus Buffer

This 3-state, bidirectional, 8-bit buffer is used to interface the M5L 8253P to the system-side data bus. Transmission and reception of all the data including control words for mode designation and values written in, and read from, the counters are carried out through this buffer.

## Read/Write Logic

The read/write logic accepts control signals ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ ) from the system and generates control signals for each counter. It is enabled or disabled by the chip-select signal ( $\overline{\mathrm{CS}}$ ); if CS is at the high-level the data-bus buffer enters a floating (high-impedance) state.
Read Input ( $\overline{\mathrm{RD}}$ )
The count of the counter designated by address inputs $\mathrm{A}_{0}$ and $\mathrm{A}_{1}$ on the low-level is output to the data bus.
Write Input ( $\overline{\mathbf{W R}}$ )
Data on the data bus is written in the counter or controlword register designated by address inputs $\mathrm{A}_{0}$ and $\mathrm{A}_{1}$ on the low-level.

## Address Inputs ( $\mathrm{A}_{0}, \mathrm{~A}_{1}$ )

These are used for selecting one of the 3 internal counters and either of the control-word registers.

## Chip-Select Input ( $\overline{\mathbf{C S}}$ )

A low-level on this input enables the M5L 8253P. Changes in the level of the CS input have no effect on the operation of the counters.

## Control-Word Register

This register stores information required to give instructions about operational modes and to select binary or BCD counting. Unlike the counters, it allows no reading, only writing.

## Counters 0, 1, and 2

These counters are identical in operation and independent of each other. Each is a 16-bit, presettable, down counter, and has clock-input, gate-input and output pins. The counter can operate in either binary or BCD using the falling edge of each clock. The mode of counter operation and the initial value from which to start counting can be designated by software. The count can be read by input instruction at any time, and there is a "read-on-the-fly" function which enables stable reading by latching each instantaneous count to the registers by a special counter-latch instruction.

Table 1 Basic Functions

| $\overline{\mathrm{CS}}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | $\mathrm{A}_{1}$ | $\mathrm{~A}_{0}$ | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | Data bus $\rightarrow$ Counter 0 |
| 0 | 1 | 0 | 1 | Data bus $\rightarrow$ Counter 1 |  |
| 0 | 1 | 0 | 1 | 1 | Data bus $\rightarrow$ Counter 2 |
| 0 | 0 | 1 | 0 | 0 | Data bus $\rightarrow$ Control-word register |
| 0 | 0 | 1 | 0 | 1 | Data bus $\leftarrow$ Counter 0 |
| 0 | 0 | 1 | 1 | Data bus $\leftarrow$ Counter 1 |  |
| 0 | 0 | 1 | 1 | Data bus $\leftarrow$ Counter 2 |  |
| 1 | $\times$ | $\times$ | $\times$ | 1 | 3-state |
| 0 | 1 | 1 | $\times$ | 3 -state |  |

## CONTROL WORD AND INITIAL-VALUE LOADING

The function of the M5L 8253P depends on the system software. The operational mode of the counters can be specified by writing control words $\left(A_{0}, A_{1}=1,1\right)$ into the control-word registers.

The programmer must write out to the M5L 8253P the programmed number of count register bytes ( 1 or 2 ) prior to actually using the selected counter.

Table 2 shows control-word format, which consists of 4 fields. Only the counter selected by the $D_{7}$ and $D_{6}$ bits of the control word is set for operation. Bits $D_{5}$ and $D_{4}$ are used for specifying operations to read values in the counter and to initialize. Bits $D_{3} \sim D_{1}$ are used for mode designation, and $D_{0}$ for specifying binary or $B C D$ counting. When $D_{0}=0$, binary counting is employed, and any number from $\mathbf{0 0 0 0}_{16}$ to $\mathrm{FFFF}_{16}$ can be loaded into the count register. The counter is counted down for each clock. The counting of $0000_{16}$ causes the transmission of a time-out signal from the count-output pin.

The maximum number of counts is obtained when $0000_{16}$ is set as the initial value. When $D_{0}=1, B C D$ counting is employed, and any number from $0000_{10}$ to $9999_{10}$ can be loaded on the counter.

Neither system resetting nor connecting to the power supply sets the control word to any specific value. Thus to bring the counters into operation, the above-mentioned control words for mode designation must be given to each counter, and then 1~2 byte initial counter values must be set. The following is an example of this programming step.

To designate mode 0 for counter 1 , with initial value $8253_{16}$ set by binary count, the following program is used:

| MVI | $\mathbf{A}, \mathbf{7 0 1 6}$ | Control word $70_{16}$ |
| :--- | :--- | :--- |
| OUT | $\mathbf{n}_{1}$ | $n_{1}$ is control-word-register address |
| MVI | $\mathbf{A}, \mathbf{5 3 _ { 1 6 }}$ | Low-order 8 bits |
| OUT | $\mathbf{n}_{\mathbf{2}}$ | $n_{2}$ is counter 1 address |
| MVI | $\mathbf{A}, \mathbf{8 2 1 6}$ | High-order $\mathbf{8}$ bits |
| OUT | $\mathbf{n}_{\mathbf{2}}$ | $n_{2}$ is counter 1 address |

Thus, the program generally has the following sequence:
(1) Control-word output to counter $i(i=0,1,2)$.
(2) Initialization of low-order 8 counter bits
(3) Initialization of high-order 8 counter bits

The three counters can be executed in any sequence. It is possible, for instance, to designate the mode of each counter and then load initial values in a different order. Initialization of the counters designated by RL1 and RLO must be executed in the order of the low-order 8 bits and then the high-order 8 bits for the counter in question.

Table 2 Control-Word Format

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SC1 | SC0 | RL1 | RL0 | M2 | M1 | M0 | BCD |

- SC (Select Counter)

| SCO 1 |  |  |
| :---: | :---: | :--- |
| 0 | 0 | Select counter 0 |
| 0 | 1 | Select counter 1 |
| 1 | 0 | Select counter 2 |
| 1 | 1 | Prohibited combination |

## - RL (Read/Load)

PL1 RL0

| 0 | 0 | Operation. |
| :---: | :---: | :--- |
| 0 | 1 | Read/load low-order 8 bits only |
| 1 | 0 | Read/load high-order 8 bits only |
| 1 | 1 | Read/load low-order 8 bits and then high-order 8 bits |

## - M (Mode)

| M2 | M1 |  |  |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Mode 0 |
| 0 | 0 | 1 | Mode 1 |
| $\times$ | 1 | 0 | Mode 2 |
| $\times$ | 1 | 1 | Mode 3 |
| 1 | 0 | 0 | Mode 4 |
| 1 | 0 | 1 | Mode 5 |

## - BCD

| 0 | Binary counter (16 bits) |
| :--- | :--- |
| $\mathbf{1}$ | Binary-coded decimal counter (4 decades) |

## MODE DEFINITION

## Mode 0 (Interrupt on Terminal Count)

Mode set and initialization cause the counter output to go low-level (see Fig. 1). When the counter is loaded with an initial value, it will start counting the clock input. When the terminal count is reached, the output will go high and remain high until the selected count register is reloaded with the mode. This mode can be used when the CPU is to be interrupted after a certain period or at the time of counting up.

Fig. 1 shows a setting of 4 as the initial value. If gate input goes low, counting is inhibited for the duration of the low-level period.

Reloading of the initial value during count operation will stop counting by the loading of the first byte and start the new count by the loading of the second byte.

## Mode 1 (Programmable One-Shot)

The gate input functions as a trigger input. A gate-input rising edge causes the generation of low-level one-shot output with a predetermined clock length starting from the next clock. Fig. 2 shows an initial setting of 4 . While the counter output is at the low-level (during one-shot), loading of a new value does not change the one-shot pulse width, which has already been output. The current count can be read at any time without affecting the width of the one-shot pulse being output. This mode permits retriggering.

## Mode 2 (Rate Generator)

Low-level pulses during one clock operation are generated from the counter output at a rate of one per n clock inputs (where n is the value initially set for the counter). When a new value is loaded during the counter operation, it is reflected on the output after the pulses by the current count have been output. In the example shown in Fig. 3, $n$ is given as 4 at the outset and is then changed to 3 .

In this mode, the gate input provides a reset function. While it is on the low-level, the output is maintained high; the counter restarts from the initial value, triggered by a rising gate-input edge. This gate input, therefore, makes possible external synchronization of the counter by hardware.

After the mode is set, the counter does not start counting until the rate n is loaded into the count register, with the counter output remaining at the high-level.

## Mode 3 (Square Rate Generator)

This is similar to Mode 2 except that it outputs a square wave with the half count of the set rate. When the set value $n$ is odd, the square-wave output will be high for ( $n+1$ )/2 clock-input counts and low for ( $n-1$ )/2 counts. When a
new rate is reloaded into the count register during its operation, it is immediately reflected on the count directly following the output transition (high-to-low or low-to-high) of the current count. Gate-input operations are exactly the same as in Mode 2. Fig. 4 shows an example of Mode 3 operation.

## Mode 4 (Software Triggered Strobe)

After the mode is set, the output will be high. By loading a number on the counter, however, clock-input counts can be started and on the terminal count, the output will go low for one input-clock period and then will go high again. Mode 4 differs from Mode 2 in that pulses are not output repeatedly with the same set count. The pulse output is delayed one clock period in Mode 2, as shown in Fig. 5. When a new value is loaded into the count register during its count operation, it is reflected on the next pulse output without affecting the current count. The count will be inhibited while the gate input is low-level.

## Mode 5 (Hardware Triggered Strobe)

This is a variation of Mode 1. The gate input provides a trigger function, and the count is started by its rising edge. On the terminal count, the counter output goes low for on one clock period and then goes high. As in Mode 1, retriggering by the gate input is possible. An example of timing in Mode 5 is shown in Fig. 6.

As mentioned above, the gate input plays different roles according to the mode. The functions are summarized in Table 3.

Table 3 Gate Operations

| Gate | Low or going low | Rising | High |
| :---: | :---: | :---: | :---: |
| 0 | Disables counting |  | Enables <br> counting |
| 1 |  | (1) Initiates counting <br> (2) Resets output <br> after next clock |  |
| 2 | (1) Disables counting <br> (2) Sets output high <br> immediately | Initiates counting | Enables <br> counting |
| 3 | (1) Disables counting <br> (2) Sets output high <br> immediately | Initiates counting | Enables <br> counting |
| 4 | Disables counting |  |  |
| 5 |  | Initiates counting |  |

Fig. 1 Mode 0


Fig. 2 Mode 1


Fig. 3 Mode 2


## COUNTER MONITORING

Sometimes the counter must be monitored by reading its count or using it as an event counter. The M5L 8253P offers the following two methods for count reading:

## Read Operation

The count can be read by designating the address of the counter to be monitored and executing a simple I/O read operation. In order to ensure correct reading of the count, it is necessary to cause the clock input to pause by external logic or prevent a change in the count by gate input. An example of a program to read the counter 1 count is shown below. If RL1, RLO = 1, 1 has been specified in the control word, the first IN instruction enables the low-order 8 bits to be read and the second $I N$ instruction enables the highorder 8 bits.
IN $n_{2} \ldots n_{2}$ is the counter 1 address
MOV D, A
IN $n_{2}$
MOV E, A
The IN instruction should be executed once or twice by the RL1 and RLO designations in the control-word register.

Fig. 4 Mode 3


Fig. 5 Mode 4


Fig. 6 Mode 5


## Read-on-the-Fly Operation

This method makes it possible to read the current count without affecting the count operation at all. A special counter-latch command is first written in the control-word register. This causes latching of all the instantaneous counts to the register, allowing retention of stable counts. An example of a program to execute this operation for counter 2 is given below.
MVI $A, 1000 \times x x x \cdots D_{5}=D_{4}=0$ designates counter
OUT $n_{1} \ldots n_{1}$ is the control-word-register address
IN $n_{3} \ldots n_{3}$ is the counter 2 address
MOV D, A
IN $n_{3}$
MOV E, A
In this example, the IN instruction is executed twice. Due to the internal logic of the M5L8253P it is absolutely essential to complete the entire reading procedure. If two bytes are programmed to be read, then two bytes must be read before any OUT instruction can be executed to the same counter.

MITSUBISHI LSIs
M5L 8253P, P-5

PROGRAMMABLE INTERVAL TIMER

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Power supply voltage | With respect to GND | -0.5-7 | V |
| $V_{1}$ | Input voltage |  | $-0.5 \sim 7$ | $V$ |
| $V_{0}$ | Output voltage |  | $-0.5 \sim 7$ | V |
| Pd | Maximum power dissipation | $\mathrm{T} a=25^{\circ} \mathrm{C}$ | 1000 | mW |
| Topr | Operating free-air temperature range |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{C C}$ | Power supply voltage | 4.75 | 5 | 5.25 | $\checkmark$ |
| GND | Supply voltage |  | 0 |  | $\checkmark$ |
| $V_{\text {IH }}$ | High-level input voltage | 2.2 |  | $V_{C C}$ | $\checkmark$ |
| VIL | Low-level input voltage | $-0.5$ |  | 0.8 | V |

ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise noted.)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Tyo | Max |  |
| V OH | High-level output voltage | GND $=0 \mathrm{~V} \quad($ Note 1) | 2.4 |  |  | V |
| VoL | Low-level output voltage | GND $=0 \mathrm{~V} \quad$ (Note 2) |  |  | 0.45 | $\checkmark$ |
| $\mathrm{IIH}^{\text {H }}$ | High-level input current | $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{1}=5.25 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ILL | Low-level input current | $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{1}=0 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| loz | Off-state output current | $\mathrm{GND}=0 \mathrm{~V}, \quad \mathrm{~V}_{1}=0 \sim \mathrm{~V}_{\mathrm{CC}}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Icc | Power supply current | $\mathrm{GND}=0 \mathrm{~V}$ |  |  | 140 | mA |
| $\mathrm{Ci}_{i}$ | Input capaçitance | $\mathrm{V}_{\text {IL }}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mV}$ rms, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | 10 | pF |
| $\mathrm{Ci}_{1} \mathrm{O}$ | Input/output capacitance | $\mathrm{V}_{1 / \mathrm{OL}}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mV} \mathrm{Vms}^{\text {, }} \mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ |  |  | 20 | pF |

Note 1: M5L 8253P : $\mathrm{IOH}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$, M5L 8253P-5: $\mathrm{IOH}_{\mathrm{O}}=-400 \mu \mathrm{~A}$
2 : M5L 8253P : $\mathrm{IOL}_{\mathrm{OL}}=1.6 \mathrm{~mA}, \mathrm{M} 5 \mathrm{~L} 8253 \mathrm{P}-5: \mathrm{IOL}_{\mathrm{OL}}=2.2 \mathrm{~mA}$

TIMING REQUIREMENTS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, $\mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.) (Note 3) Read Cycle

| Symbol | Parameter | Alternative symbol | M5L 8253P |  |  | M5L 8253P-5 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  |  | Limits |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| tw(R) | Read pulse width | trR | 400 |  |  | 300 |  |  | ns |
| $t_{\text {su }}(A-R)$ | Address setup time before read | tar | 50 |  |  | 50 |  |  | ns |
| th (R-A) | Address hold time after read | tra | 5 |  |  | 5 |  |  | ns |
| trec (R) | Read recovery time | $t_{\text {RV }}$ | 1000 |  |  | 1000 |  |  | ns |

## Write Cycle

| Symbol | Parameter | Alternative symbol | M5L 8253P |  |  | M5L 8253P-5 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  |  | Limits |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{W}}(\mathrm{W})$ | Write pulse width | tww | 400 |  |  | 300 |  |  | ns |
| $\mathrm{t}_{\text {Su }}(A-W)$ | Address setup time before write | taw | 50 |  |  | 50 |  |  | ns |
| $\operatorname{th}(W-A)$ | Address hold time after write | twa | 30 |  |  | 30 |  |  | ns |
| $\mathrm{t}_{\text {Su }}(\mathrm{DQ}-\mathrm{W})$ | Data setup time before write | tow | 300 |  |  | 250 |  |  | ns |
| $\operatorname{th}(W-D Q)$ | Data hold time after write | twD | 40 |  |  | 30 |  |  | ns |
| trec (w) | Write recovery time | trv | 1000 |  |  | 1000 |  |  | ns |

Clock and Gate Timing

| Symbol | Parameter | Alternative symbol | M5L 8253P |  |  | M5L 8253P-5 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  |  | Limits |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{W}}(\phi \mathrm{H})$ | Clock high pulse width | tpwh | 230 |  |  | 230 |  |  | ns |
| $t_{W}(\phi L)$ | Clock low pulse width | tpwL | 150 |  |  | 150 |  |  | ns |
| $\mathrm{t}_{\mathrm{C}}(\phi)$ | Clock cycle time | tclk | 380 |  | DC | 380 |  | DC | ns |
| $\mathrm{t}_{\mathrm{W}}(\mathrm{GH})$ | Gate high pulse width | taw | 150 |  |  | 150 |  |  | ns |
| $\mathrm{t}_{\mathrm{W}}(\mathrm{GL})$ | Gate low pulse width | tGL | 100 |  |  | 100 |  |  | ns |
| $t_{\text {su }}(G-\phi)$ | Gate setup time before clock | tgs | 100 |  |  | 100 |  |  | ns |
| $\operatorname{th}(\phi-G)$ | Gate hold time after clock | $\mathrm{t}_{\text {GH }}$ | 50 |  |  | 50 |  |  | ns |

[^11]MITSUBISHI LSIs
M5L 8253P, P-5

PROGRAMMABLE INTERVAL TIMER

SWITCHING CHARACTERISTICS $\left(T_{a}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=\mathrm{oV}\right.$, unless otherwise noted.) (Note 4)

| Symbol | Parameter | Alternative symbol | M5L 8253P |  |  | M5L 8253P-5 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  |  | Limits |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| tPzX(R-DQ) | Propagation time from read to output | $t_{\text {RD }}$ |  |  | 300 |  |  | 250 | ns |
| tPXZ $(R-D Q)$ | Propagation time from read to output floating | tbF | 25 |  | 125 | 25 |  | 100 | ns |
| tPZX(G-DQ) | Propagation time from gate to output | $\mathrm{t}_{\text {ODG }}$ |  |  | 300 |  |  | 300 | ns |
| tPzx( $\phi-\mathrm{DQ}$ ) | Propagation time from clock to output | $\mathrm{t}_{\text {OD }}$ |  |  | 400 |  |  | 400 | ns |

Note 4 : Test conditions: M5L 8253P: $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, M5L 8253P-5: $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$

TIMING DIAGRAMS (Reference Voltage : $\mathrm{High}=2.2 \mathrm{~V}$, Low $=0.8 \mathrm{~V}$ )
Read Cycle


Write Cycle


Clock and Gate Cycle


## DESCRIPTION

This is a family of general-purpose programmable input/ output devices designed for use with the M5L 8085A 8-bit parallel CPU as input/output ports. These devices are fabricated using $N$-channel silicon-gate ED-MOS technology for a single supply voltage. They are simple input and output interfaces for TTL circuits, having 24 input/output pins which correspond to three 8-bit input/output ports.

## FEATURES

- 24 programmable I/O pins
- Single 5 V supply voltage
- TTL-compatible Iol $=2.5 \mathrm{~mA}$ (max)
- Fully compatible with MELPS 8 microprocessor series
- Direct bit set/reset capability
- Interchangeable with Intel's 8255A in terms of function, electrical characteristics and pin configuration


## APPLICATION

- Input/output ports for MELPS 85 microprocessor


## FUNCTION

These PPIs have 24 input/output pins which may be individually programmed in two 12 -bit groups $A$ and $B$ with mode control commands from a CPU. They are used in three major modes of operation, mode 0 , mode 1 and mode 2.

Operating in mode 0 , each group of 12 pins may be programmed in sets of 4 to be inputs or outputs. In mode 1, the 24 I/O terminals may be programmed in two 12 -bit groups, group A and group B. Each group contains one 8bit data port, which may be programmed to serve as input

or output, and one 4-bit control port used for handshaking and interrupt control signals. Mode 2 is used with group A only, as one 8 -bit bidirectional bus port and one 5 -bit control port.

Bit set/reset is controlled by CPU. A high-level reset input (RESET) clears all internal registers, and all ports are set to the input mode (high-impedance state).


## MITSUBISHI LSIs

M5L 8255AP, P-5,

## PROGRAMMABLE PERIPHERAL INTERFACE

## FUNCTIONAL DESCRIPTION

## Data Bus Buffer

This three-state, bidirectional, eight-bit buffer is used to transfer the data when an input or output instruction is executed by the CPU. Control words and status information are also transferred through the data bus buffer.

## Read/Write Control Logic

The function of this block is to control transfers of both data and control words. It accepts the address signals $\left(\mathrm{A}_{0}\right.$, $\left.A_{1}, \overline{\mathrm{CS}}\right)$ from the CPU, I/O control bus outputs ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ ) from the system controller, and RESET signals, and then issues commands to both of the control groups in the PPI.

## $\overline{\mathrm{CS}}$ (Chip-Select) Input

At low-level, the communication between the PPI and the CPU is enabled. While at high-level, the data bus is kept in the high-impedance state, so that commands from the CPU are ignored. Then the previous data is kept at the output port.

## $\overline{\mathrm{RD}}$ (Read) Input

At low-level, the status or data at the port is transferred to the CPU from the PPI. In essence, it allows the CPU to read data from the PPI.

## $\overline{W R}$ (Write) Input

At low-level, the data or control words are transferred from the CPU and written in the PPI.

## Ao, A1 (Port Address) Input

These input signals are used to select one of the three ports: port $A$, port $B$, and port $C$, or the control register. They are normally connected to the least significant two bits of the address bus.

## RESET (Reset) Input

At high-level, all internal registers, including the control register, are cleared. Then all ports are set to the input mode (high-impedance state).

## Group A and Group B Control

Accepting commands from the read/write control logic, the control blocks (Group A, Group B) receive 8 -bit control words from the internal data bus and issue the proper commands for the associated ports. Control group A is accociated with port $A$ and the four high-order bits of port C. Control group B is associated with port B and the four low-order bits of port C. The control register, which stores control words, can only be written into.

## Port A, Port B and Port C

The PPI contains three 8-bit ports whose modes and input/ output settings are programmed by the system software.

Port A has an output latch/buffer and an input latch. Port B has an I/O latch/buffer and an input buffer. Port C has an output latch/buffer and an input buffer. Port $C$ can
be divided into two 4-bit ports which can be used as ports for control signals for port $A$ and port $B$.
The basic operations are shown in Table 1.
Table 1 Basic Operations

| $A_{1}$ | $A_{0}$ | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | Operation |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | 1 | Data bus $\leftarrow$ Port $A$ |
| 0 | 1 | 0 | 0 | 1 | Data bus $\leftarrow$ Port B |
| 1 | 0 | 0 | 0 | 1 | Data bus $\leftarrow$ Port C |
| 0 | 0 | 0 | 1 | 0 | Port $A \leftarrow$ Data bus |
| 0 | 1 | 0 | 1 | 0 | Port $\mathrm{B} \leftarrow$ Data bus |
| 1 | 0 | 0 | 1 | 0 | Port $\mathrm{C} \leftarrow$ Data bus |
| 1 | 1 | 0 | 1 | 0 | Control register $\leftarrow$ Data bus. |
| $X$ | $X$ | 1 | $X$ | $X$ | Data bus is in high-impedance state. |
| 1 | 1 | 0 | 0 | 1 | Illegal condition |

Where, " 0 " indicates low level
" 1 " indicates high level

## Bit Set/Reset

When port C is used as an output port, any one bit of the eight bits can be set (high) or reset (low) by a control word from the CPU. This bit set/reset can be operated in the same way as the mode set, but the control word format is different. This operation is also used for INTE set/reset in mode 1 and mode 2.

Fig. 1 Control word format for port C set/reset


MITSUBISHI LSIs M5L 8255AP, P-5

## BASIC OPERATING MODES

The PPI can operate in any one of three selected basic|modes.
Mode 0: Basic input/output
(group A, group B)
Mode 1: Strobed input/output (group A, group B)
Mode 2: Bidirectional bus (group A only)
The mode of both group A and group B can be selected independently. The control word format for mode set is shown in Fig. 2.

Fig. 2 Control word format for mode set.


## 1. Mode 0 (Basic Input/Output)

This functional configuration provides simple input and output operations for each of the three ports. No "handshaking" is required; data is simply written in, or read from, the specified port. Output data from the CPU to the port can be held, but input data from the port to the CPU cannot be held. Any one of the 8 -bit ports and 4 -bit ports can be used as an input port or an output port. The diagrams following show the basic input/output operating modes.



MITSUBISHI LSIs
M5L 8255AP, P-5,

## 2. Mode 1 (Strobed Input/Output)

This function can be set in both group $A$ and $B$. Both groups are composed of one 8 -bit data port and one 4-bit control data port. The 8 -bit port can be used as an input port or an output port. The 4 -bit port is used for control and status signals affecting the 8 -bit data port. The following shows operations in mode 1 for using input ports.

## STB (Strobed Input)

A low-level on this input latches the output data from the terminal units into the input register of the port. In short, this is a lock for data latching. The data from the terminal units can be latched by the PPI independent of the control signal from the CPU. This data is not sent to the data bus until the instruction IN is executed.

## IBF (Input Buffer Full Flag Output)

A high-level on this output indicates that the data from the terminal units has been latched into the input register. IBF is set to high-level by the falling edge of the $\overline{\text { STB }}$ input, and is reset to low-level by the rising edge of the $\overline{\mathrm{RD}}$ input.

INTR (Interrupt Request Output)
This can be used to interrupt the CPU when an input device is requesting service. When INTE (interrupt enable flag) of the PPI is high-level, INTR is set to high-level by the rising edge of the $\overline{\text { STB }}$ input and is reset to low-level by the falling edge of $\overline{\mathrm{RD}}$ input.
$I N T E_{A}$ of group $A$ is controlled by bit setting of $\mathrm{PC}_{4}$. $\mathrm{INTE}_{\mathrm{B}}$ of group B is controlled by bit setting of $\mathrm{PC}_{2}$.

Mode 1 input state is shown in Fig. 3, and the timing chart is shown in Fig. 4.

Fig. 3 An example of mode 1 input state


Fig. 4 Timing chart


The following shows operations using mode 1 for output ports.

## $\overline{\text { OBF }}$ (Output Buffer Full Flag Output)

This is reset to low-level by the rising edge of the $\overline{W R}$ signal and is set to high-level by the falling edge of the $\overline{\text { ACK }}$ (acknowledge input). In essence, the PPI indicates to the terminal units by the $\overline{\mathrm{OBF}}$ signal that the CPU has sent data to the port.

## $\overline{\mathrm{ACK}}$ (Acknowledge Input)

Receiving this signal from a terminal unit can indicate to the PPI that the terminal unit has accepted data from a port.

## INTR (Interrupt Request)

When a peripheral unit is accepting data from the CPU, setting INTR to high-level can be used to interrupt the CPU. When INTE (interrupt enable flag) is high and $\overline{O B F}$ is set to high-level by the rising edge of an $\overline{\mathrm{ACK}}$ signal, then $\overline{\text { INTR }}$ will also be set to high-level by the rising edge of the $\overline{\mathrm{ACK}}$ signal. Also, $\overline{\text { NTR }}$ is reset to low-level by the falling edge of the $\overline{W R}$ signal when the PPI has been receiving data from the CPU.

INTE $_{A}$ of group $A$ is controlled by bit setting of $\mathrm{PC}_{6}$.
$\mathrm{INTE}_{\mathrm{B}}$ of group B is controlled by bit setting of $\mathrm{PC}_{2}$.
Mode 1 output state is shown in Fig. 5, and the timing chart is shown in Fig. 6.

Combinations for using port $A$ and port $B$ as input or output in mode 1 are shown in Fig. 7 and Fig. 8.

Fig. 5 Mode 1 output example


Fig. 7 Mode 1 port A and port B I/O example


Fig. 6 Timing diagram


Fig. 8 Mode 1 port A and port B I/O example


## 3. Mode 2 (Strobed Bidirectional Bus Input/Output)

Mode 2 can provide bidirectional operations, using one 8 -bit bus for communicating with terminal units. Mode 2 is only valid with group $A$ and uses one 8 -bit bidirectional bus port (port A) and a 5 -bit control port (high-order five bits of port $C$ ). The bus port (port $A$ ) has two internal registers, one for input and the other for output. On the other hand, the control port (port C ) is used for communicating control signals and bus-status signals. These control signals are similar to mode 1 and can also be used to control interruption of the CPU. When group $A$ is programmed as mode 2 , group $B$ can be programmed independently as mode 0 or mode 1 . When group $A$ is in mode 2, the following five control signals can be used.

## $\overline{\text { OBF }}$ (Output Buffer Full Flag Output)

The $\overline{\mathrm{OBF}}$ output will go low-level to indicate that the CPU has sent data to the internal register of port $A$. This signal lets the terminal units know that the data is ready for transfer from the CPU. When this occurs, port A remains in the floating (high-impedance) state.

## $\overline{\text { ACK }}$ (Acknowledge Input)

A low-level $\overline{\mathrm{ACK}}$ input will cause the data of the internal register to be transferred to port A. For a high-level ACK input, the output buffer will be in the floating (highimpedance) state.

## STB (Strobed Input)

When the STB input is low-level, the data from terminal units will be held in the internal register; and the data will be sent to the system data bus with an $\overline{\mathrm{RD}}$ signal to the PPI.
IBF (Input Buffer Full Flag Output)
When data from terminal units is held on the internal register, IBF will be high level.

## $\overline{\text { INTR }}$ (Interrupt Request Output)

This output is used to interrupt the CPU and its operations the same as in mode 1. There are two interrupt enable flags that correspond to $\mathrm{INTE}_{\mathrm{A}}$ for mode 1 output and mode 1 input.
INTE $_{1}$ is used in generating INTR signals in combination with $\overline{\mathrm{OBF}}$ and $\overline{\mathrm{ACK}}$. INTE 1 is controlled by bit setting of $\mathrm{PC}_{6}$.
INTE $_{2}$ is used in generating INTR signals in combination with $\overline{\mathrm{IBF}}$ and $\overline{\mathrm{STB}}$. $\mathrm{INTE}_{2}$ is controlled by bit setting of $\mathrm{PC}_{4}$.
Fig. 9 shows the timing diagram of mode 2, and Fig. 10 is an example of mode 2 operation.

Fig. 9 Mode 2 timing diagram


Note $3: \operatorname{INTR}=\mathrm{IBF} \cdot \overline{\mathrm{MASK}} \cdot \overline{\mathrm{STB}} \cdot \overline{\mathrm{RD}}+\overline{\mathrm{OBF}} \cdot \overline{\mathrm{MASK}} \cdot \overline{\mathrm{ACK}} \cdot \overline{\mathrm{WR}}$

Fig. 10 An example of mode 2 operation


## 4. Control Signal Read

In mode 1 or mode 2 when using port $C$ as a control port, by CPU execution of an IN instruction, each control signal and bus status from port C can be read.

## 5. Control Word Tables

Control word formats and operation details for mode 0 , mode 1 , mode 2 and set/reset control of port $C$ are given in Tables 3, 4, 5 and 6, respectively.

Table 2 Read-out control signals

| Mode | D7 | $\mathrm{D}_{6}$ | D5 | D4 | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | D 1 | Do |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode 1, input | 10 | 10 | $\mathrm{IBF}_{\mathrm{A}}$ | INTE $_{\text {a }}$ | INTRAI | NTE $_{B}$ | $1 \mathrm{BF}_{\mathrm{B}}$ | INTR ${ }_{B}$ |
| Mode 1, output | $\overline{O B F_{A}}$ | $\mathrm{INTE}_{A}$ | 10 | 10 | intral | NTEB | $\overline{\mathrm{OBFB}}$ | INTR ${ }_{8}$ |
| Mode 2 | $\overline{O B F_{A}}$ | INTE 1 | $\mathrm{IBF}_{\text {A }}$ | INTE2 | $I N T R_{A}$ | By gr | roup B m | mode |

Table 3 Mode 0 control words

| Control words |  |  |  |  |  |  |  |  |  | Group A |  | Group B |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | Do | Hexad | ecimal | Port A | Port C (high order 4 bits) | Port C (low order 4 bits) | Port B |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 8 | 0 | OUT | OUT | OUT. | OUT |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 8 | 1 | OUT | OUT | IN | OUT |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 8 | 2 | OUT | OUT | OUT | IN |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 8 | 3 | OUT | OUT | IN | IN |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 8 | 8 | OUT | IN | OUT | OUT |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 8 | 9 | OUT | IN | IN | OUT |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 8 | A | OUT | IN | OUT | IN |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 8 | B | OUT | IN | IN | IN |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 9 | 0 | IN | OUT | OUT | OUT |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 9 | 1 | IN | OUT | IN | OUT |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 9 | 2 | IN | OUT | OUT | IN |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 9 | 3 | IN | OUT | IN | IN |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 9 | 8 | IN | IN | OUT | OUT |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 9 | 9 | IN | IN | IN | OUT |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 9 | A | IN | IN | OUT | IN |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 9 | B | IN | IN | IN | IN |

Note 4 : OUT indicates output port, and $I N$ indicates input port.

Table 4 Mode 1 control words

| Control words |  |  |  |  |  |  |  |  |  | Group A |  |  |  |  |  | Group B |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $D_{7} D_{6} \quad D_{5} \quad D_{4} D_{3} D_{2} D_{1} D_{0}$ |  |  |  |  |  |  |  |  | Hexadecimal | Port A | Port C |  |  |  |  | Port C |  |  | Port B |
|  |  |  |  |  |  |  |  |  | $\mathrm{PC}_{7}$ |  | $\mathrm{PC}_{6}$ | $\mathrm{PC}_{5}$ | $\mathrm{PC}_{4}$ | $\mathrm{PC}_{3}$ | $\mathrm{PC}_{2}$ | PC 1 | PCo |  |
|  | 0 |  |  |  |  | 1 | 0 |  |  | $\begin{aligned} & \text { A } 4 \\ & \text { A } 5 \end{aligned}$ | OUT | $\overline{\text { OBFA }}$ | $\overline{\text { ACK }}{ }^{\text {a }}$ | OUT |  | INTRA | $\overline{\text { ACKB }}$ | $\overline{O B F_{B}}$ | INTR $_{B}$ | OUT |
|  | 0 |  |  |  |  | 1 | 1 | X | $\begin{aligned} & \text { A } 6 \\ & \text { A } 7 \end{aligned}$ | OUT | $\overline{\text { OBFA }}$ | $\overline{\text { ACK }}$ A | OUT |  | INTRA | $\overline{S T B B}$ | $\mathrm{IBF}_{\text {B }}$ | INTR $_{\text {B }}$ | IN |
|  | 0 |  |  |  | 1 | 1 | 0 | X | $\begin{aligned} & A C \\ & A D \end{aligned}$ | OUT | $\overline{\text { OBFA }}$. | $\overline{\text { ACK }}$ A | IN |  | $I_{\text {INTRA }}$ | $\overline{A C K B}$ | $\overline{\text { OBF }}$ | INTR $_{\text {B }}$ | OUT |
|  | 0 |  |  |  | 1 | 1 | 1 | X | $\begin{aligned} & A E \\ & A F \end{aligned}$ | OUT | $\overline{\text { OBFA }}$ | $\overline{\mathrm{ACK}_{A}}$ | IN |  | $\mathrm{INTR}_{\text {A }}$ | $\overline{\text { STB }}$ | $\mathrm{IBF}_{\text {B }}$ | INTR ${ }_{\text {B }}$ | IN |
|  | 0 |  |  |  | 0 | 1 | 0 | X | $\begin{aligned} & \text { B } 4 \\ & \text { B } 5 \end{aligned}$ | IN | OUT |  | $\mathrm{IBF}_{A}$ | $\overline{\text { STBA }}$ | INTR $_{\text {A }}$ | $\overline{A C K B}$ | $\overline{\text { OBF }}$ | INTR $_{\text {B }}$ | OUT |
|  | 0 |  |  |  | , | 1 | 1 | X | $\begin{aligned} & \text { B } 6 \\ & \text { B } 7 \end{aligned}$ | IN | OUT |  | $\mathrm{IBF}_{\text {A }}$ | $\overline{\text { STBA }}$ | INTRA | $\overline{\text { STB }}$ | $18 F_{B}$ | INTR $_{\text {B }}$ | IN |
|  | 0 |  |  |  | 1 | 1 | 0 | X | $\begin{aligned} & \mathrm{BC} \\ & \mathrm{BD} \end{aligned}$ | IN | IN |  | $\mathrm{IBF}_{\text {A }}$ | $\overline{\text { STBA }}$ | INTR $_{A}$ | $\overline{\mathrm{ACKB}}$ | $\overline{\text { OBF B }}$ | INTR $_{\text {b }}$ | OUT |
|  | 0 |  |  |  |  | 1 | 1 | X | $\begin{aligned} & \mathrm{BE} \\ & \mathrm{BF} \end{aligned}$ | IN | IN |  | $\mathrm{IBF}_{\text {A }}$ | $\overline{\text { STBA }}$ | INTRA | $\overline{\text { STB }}$ | $18 F_{\text {B }}$ | INTR $_{\text {B }}$ | IN |

Note 5 : Mode of group $A$ and group $B$ can be programmed independently.
6 : It is not necessary for both group $A$ and group $B$ to be in mode 1 .

MITSUBISHI LSIs
M5L 8255AP, P-5,

## PROGRAMMABLE PERIPHERAL INTERFACE

Table 5 Mode 2 control words

| Control words |  |  |  |  |  |  |  |  | Group A |  |  |  |  |  | Group B |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | Hexadecimal (Ex.) | Port A | Port C |  |  |  |  | Port C |  |  | Port B |
|  |  |  |  |  |  |  |  | $\mathrm{PC}_{7}$ |  | $\mathrm{PC}_{6}$ | PC5 | $\mathrm{PC}_{4}$ | $\mathrm{PC}_{3}$ | $\mathrm{PC}_{2}$ | PC ${ }_{1}$ | $P C_{0}$ |  |
| 1 | 1 | X |  | X | 0 | 0 | 0 |  | C0 | $\begin{gathered} \text { Bidirectional } \\ \text { bus } \end{gathered}$ | $\mathrm{OBF}_{\text {A }}$ | $\mathrm{ACK}_{A}$ | $\mathrm{IBF}_{A}$ | STBA $^{\text {a }}$ | INTR $_{A}$ | OUT |  |  | OUT |
| 1 | 1 | X | $x$ | $x$ | 0 | 0 | 1 | C 1 | $\begin{gathered} \text { Bidirectional } \\ \text { bus } \\ \hline \end{gathered}$ | $\mathrm{OBF}_{\text {A }}$ | $\mathrm{ACK}_{A}$ | $\mathrm{IBF}_{A}$ | STBA | INTR $_{A}$ | IN |  |  | OUT |
| 1 | 1 | X | $x$ | $x$ | 0 | 1 | 0 | C2 | $\begin{aligned} & \text { Bidirectional } \\ & \text { bus } \\ & \hline \end{aligned}$ | $\mathrm{OBF}_{\text {A }}$ | $\mathrm{ACK}_{A}$ | $\mathrm{IBF}_{A}$ | $S T S B A$ | INTR $_{A}$ | OUT |  |  | IN |
| 1 | 1 | $x$ | $x$ | $x$ | 0 | 1 | 1 | C3 | $\begin{aligned} & \text { Bidirectional } \\ & \text { bus } \end{aligned}$ | $\mathrm{OBF}_{\text {A }}$ | $\mathrm{ACK}_{A}$ | IBFA | STBA | INTRA | IN |  |  | IN |
| 1 | 1 | X | $x$ | $x$ | 1 | 0 | X | C4 | $\begin{aligned} & \text { Bidirectional } \\ & \text { bus } \end{aligned}$ | $\mathrm{OBF}_{\text {A }}$ | $A C K_{A}$ | $\mathrm{IBF}_{\text {A }}$ | STBA | $I_{\text {INTR }}$ | $\overline{\text { ACK }}$ | $\overline{\mathrm{OBF}_{\text {B }}}$ | $\mathrm{INTR}_{\mathrm{B}}$ | OUT |
| 1 | 1 | X | X | X | 1 | 1 | X | C6 | $\begin{gathered} \text { Bidirectional } \\ \text { bus } \end{gathered}$ | $\mathrm{OBF}_{\text {A }}$ | ACKA | $\mathrm{IBF}_{A}$ | $S T S B A^{\text {S }}$ | INTRA | $\overline{\text { STB }}$ | $1 \mathrm{IBF}_{\text {B }}$ | $\mathrm{INTR}_{\text {B }}$ | IN |

Table 6 Port C set/reset control words

| Control words |  |  |  |  |  |  |  |  | Port C |  |  |  |  |  |  |  | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D6 | $\mathrm{D}_{5}$ | D4 |  | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | Do | Hexa- decimal | $\mathrm{PC}_{7}$ | $\mathrm{PC}_{6}$ | PC5 | $\mathrm{PC}_{4}$ | $\mathrm{PC}_{3}$ | $\mathrm{PC}_{2}$ | PC 1 | $\mathrm{PC}_{0}$ |  |
| 0 | $X$ | $x$ | X | 0 | 0 | 0 | 0 | 00 |  |  |  |  |  |  |  | 0 |  |
| 0 | X | X | X | 0 | 0 | 0 | 1 | 01 |  |  |  |  |  |  |  | 1 |  |
| 0 | $x$ | X | X | 0 | 0 | 1 | 0 | 02 |  |  |  |  |  |  | 0 |  |  |
| 0 | X | X | X | 0 | 0 | 1 | 1 | 03 |  |  |  |  |  |  | 1 |  |  |
| 0 | $x$ | $X$ | $x$ | 0 | 1 | 0 | 0 | 04 |  |  |  |  |  | 0 |  |  | INTE ${ }_{B}$ set/reset for mode 1 input |
| 0 | X | $\times$ | $\times$ | 0 | 1 | 0 | 1 | 05 |  |  |  |  |  | 1 |  |  | INTE ${ }_{\text {B }}$ set/reset for mode 1 output |
| 0 | $x$ | $x$ | X | 0 | 1 | 1 | 0 | 06 |  |  |  |  | 0 |  |  |  |  |
| 0 | X | X | X | 0 | 1 | 1 | 1 | 07 |  |  |  |  | 1 |  |  |  |  |
| 0 | $x$ | X | X | 1 | 0 | 0 | 0 | 08 |  |  |  | 0 |  |  |  |  | INTE $A_{A}$ set/reset for mode 1 input |
| 0 | $\times$ | X | $x$ | 1 | 0 | 0 | 1 | 09 |  |  |  | 1 |  |  |  |  | INTE 2 set/reset for mode 2 |
| 0 | X | X | X | 1 | 0 | 1 | 0 | 0 A |  |  | 0 |  |  |  |  |  |  |
| 0 | X | $\times$ | X | 1 | 0 | 1 | 1 | 0 B |  |  | 1 |  |  |  |  |  |  |
| 0 | X | X | X | 1 | 1 | 0 | 0 | 0 C |  | 0 |  |  |  |  |  |  | INTEA set/reset for mode 1 output |
| 0 | X | X | X | 1 | 1 | 0 | 1 | OD |  | 1 |  |  |  |  |  |  | INTE 1 set/reset for mode 2 |
| 0 | $x$ | X | X | 1 | 1 | 1 | 0 | OE | 0 |  |  |  |  |  |  |  |  |
| 0 | X | X | X | 1 | 1 | 1 | 1 | OF | 1 |  |  |  |  |  |  |  |  |

Note 7 : The terminals of port $C$ should be programmed for the output mode, before the bit set/reset operation is executed.
8 : Also used for controlling the interrupt enable flag (INTE).

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{Cc}}$ | Supply voltage | With respect to GND | -0.5~7 | V |
| $V_{1}$ | Input voltage |  | -0.5-7 | V |
| $\mathrm{V}_{0}$ | Output voltage |  | $-0.5 \sim 7$ | V |
| $\mathrm{P}_{\mathrm{d}}$ | Power dissipation | $\mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ | 1000 | mW |
| Topr | Operating free-air temperature range |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{C C}$ | Supply voltage | 4.75 | 5 | 5.25 | V |
| GND | Supply voltage |  | 0 |  | V |
| $V_{I H}$ | High-level input voltage | 2 |  | $V_{C C}$ | V |
| $\mathrm{~V}_{\text {IL }}$ | Low-level input voltage | -0.5 |  | 0.8 | V |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, $\mathrm{GND}=0 \mathrm{~V}$. unless otherwise noted)

| Symbol | Parameter |  | Conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VOH | High-level output voltage | Data bus |  |  | $\mathrm{GND}=0 \mathrm{~V}$ | $\mathrm{IOH}^{\text {O }}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | $\checkmark$ |
|  |  | Port | $\mathrm{IOH}^{\text {O }}=-200 \mu \mathrm{~A}$ |  |  |  |  |  |  |
| VoL | Low-level output voltage | Data bus | $\mathrm{GND}=0 \mathrm{~V}$ | $1 \mathrm{OL}=2.5 \mathrm{~mA}$ |  |  | 5 | V |  |
|  |  | Port |  | $1 \mathrm{OL}=1.7 \mathrm{~mA}$ |  |  |  |  |  |
| IOH | High-level output current (Note 10) |  | $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V}, \mathrm{R}_{\text {EXT }}=750 \Omega$ |  | -1 |  | -4 | mA |  |
| Icc | Supply current from Vcc |  | GND $=0 \mathrm{~V}$ |  |  |  | 120 | mA |  |
| $\mathrm{IIH}^{\text {H }}$ | High-level input voltage |  | $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{1}=5.25 \mathrm{~V}$ |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| IIL | Low-level input voltage |  | $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{1}=0 \mathrm{~V}$ |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| loz | Off-state output current |  | $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{1}=0 \sim 5.25 \mathrm{~V}$ |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| $\mathrm{Ci}^{\text {}}$ | Input capacitance |  | $\mathrm{V}_{\text {IL }}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mVrms} \mathrm{Ta}^{2}=25^{\circ} \mathrm{C}$ |  |  |  | 10 | pF |  |
| C i/o | Input/output terminal capacitance |  | $\mathrm{V}_{1 / \mathrm{OL}}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mVrms} \mathrm{Ta}^{2}=25^{\circ} \mathrm{C}$ |  |  |  | 20 | pF |  |

Note 9 : Current flowing into an IC is positive; out is negative
10 : It is valid only for any 8 input/output pins of PB and PC.

TIMING REQUIREMENTS $\left(\mathrm{Ta}=0-70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, G \mathrm{GND}=0 \mathrm{~V}\right.$. unless otherwise noted)

| Symbol | Prameter | Alternative symbol | Limits |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | M5L 8255AP |  |  | M5L 8255AP-5 |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $t_{W}(\mathrm{R})$ | Read pulse width | $\mathrm{t}_{\mathrm{RR}}$ | 300 |  |  | 300 |  |  | ns |
| $t_{\text {Su(PER }}$ | Peripheral setup time before read | $t_{\text {IR }}$ | 0 |  |  | 0 |  |  | ns |
| th(R-PE) | Peripheral hold time after read | $t_{\text {HR }}$ | 0 |  |  | 0 |  |  | ns |
| $t_{\text {Su }}(A-R)$ | Address setup time before read | $\mathrm{t}_{\text {AR }}$ | 0 |  |  | 0 |  |  | ns |
| $\operatorname{th}(R-A)$ | Address hold time after read | $\mathrm{t}_{\text {RA }}$ | 0 |  |  | 0 |  |  | 0 ns |
| $t_{W}(\mathrm{~W})$ | Write pulse width | $t_{\text {ww }}$ | 400 |  |  | 300 |  |  | ns |
| $\mathrm{t}_{\text {Su }}(\mathrm{DQ}-\mathrm{w})$ | Data setup time before write | $t_{\text {dw }}$ | 100 |  |  | 100 |  |  | ns |
| $\left.\mathrm{th}^{\text {( }} \mathrm{W}-\mathrm{DQ}\right)$ | Data hold time after write | $t_{\text {wo }}$ | 50 |  |  | 50 |  |  | ns |
| $t_{\text {su }}(A-W)$ | Address setup time before write | $t_{\text {AW }}$ | 0 |  |  | 0 |  |  | ns |
| $\operatorname{th}(W-A)$ | Address hold time after write | $t_{\text {WA }}$ | 40 |  |  | 40 |  |  | ns |
| $t_{\text {W }}(A C K)$ | Acknowledge pulse width | $t_{\text {AK }}$ | 300 |  |  | 300 |  |  | ns |
| $\mathrm{t}_{\mathrm{W} \text { (STB }}$ | Strobe pulse width | $\mathrm{t}_{\text {ST }}$ | 500 |  |  | 500 |  |  | ns |
| $\mathrm{t}_{\text {Su(PE-STB }}$ ) | Peripheral setup time before strobe | $\mathrm{t}_{\mathrm{PS}}$ | 0 |  |  | 0 |  |  | ns |
| th(STB-PE) | Peripheral hold time after strobe | $\mathrm{t}_{\mathrm{PH}}$ | 180 |  |  | 180 |  |  | ns |
| tc(RW) | Read/write cycle time | tr V | 850 |  |  | 850 |  |  | ns |

MITSUBISHI LSIs

## M5L 8255AP, P-5,

PROGRAMMABLE PERIPHERAL INTERFACE

SWITCHING CHARACTERISTICS ${ }^{\prime}\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 5 \%\right.$, unless otherwise noted)

| Symbol | Parameter | Alternative symbol | M5L 8255AP |  |  | M5L 8255AP-5 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  |  | Limits |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\operatorname{tPzx}^{\text {(R-DQ }}$ ) | Propagation time from read to data output | $\mathrm{t}_{\mathrm{RD}}$ |  |  | 250 |  |  | 250 | ns |
| $\mathrm{t}_{\text {PXZ }}(\mathrm{R}-\mathrm{DQ})$ | Propagation time from read to data floating (Note 12) | $t_{\text {DF }}$ |  |  | 150 |  |  | 100 | ns |
| $t_{\text {PHL (W-PE })}$ <br> $t_{\text {PLH }}(W-P E)$ | Propagation time from write to output | $t_{\text {wb }}$ |  |  | 350 |  |  | 350 | ns |
| $\mathrm{t}_{\text {PLH }}$ (STB-1BF) | Propagation time from strobe to IBF flag | $\mathrm{t}_{\text {SIB }}$ |  |  | 300 |  |  | 300 | ns |
| tPLH(STB-NTR) | Propagation time from strobe to interrupt | $\mathrm{t}_{\text {SIT }}$ |  |  | 300 |  |  | 300 | ns |
| $\mathrm{t}_{\text {PHL }}\left(\mathrm{R}\right.$ - $\mathrm{NTR}^{\text {a }}$ ) | Propagation time from read to interrupt | $\mathrm{t}_{\text {RIT }}$ |  |  | 400 |  |  | 400 | ns |
| $\mathrm{t}_{\text {PHL }(\mathrm{R}-1 \mathrm{BF})}$ | Propagation time from read to IBF flag | $t_{\text {RIB }}$ |  |  | 300 |  |  | 300 | ns |
| $\mathrm{t}_{\text {PHL }}$ (W-INTR) | Propagation time from write to interrupt | $t_{\text {WIT }}$ |  |  | 850 |  |  | 850 | ns |
| $\mathrm{t}_{\text {PHL }}(\mathbf{W}$-OBF) | Propagation time from write to $\overline{\mathrm{OBF}}$ flag | $t_{\text {WOB }}$ |  |  | 700 |  |  | 700 | ns |
| tpLL(ACK-08F) | Propagation time from acknowledge to $\overline{\text { OBF }}$ flag | $\mathrm{t}_{\mathrm{AOB}}$ |  |  | 350 |  |  | 350 | ns |
| $\mathrm{t}_{\text {PLH(ACK-NTR) }}$ | Propagation time from acknowledge to interrupt | $\mathrm{t}_{\text {AIT }}$ |  |  | 350 |  |  | 350 | ns |
| tPZX(ACK-PE) | Propagation time from acknowledge to data output | $t_{\text {AD }}$ |  |  | 300 |  |  | 300 | ns |
| tpxz(ACK-PE) | Propagation time from acknowledge to data output (Note 11) | $\mathrm{t}_{\text {KD }}$ |  |  | 250 |  |  | 250 | ns |

Note 11 : Measurement conditions:
$C_{L}=100 \mathrm{pF}$ for M5L 8255AP.S
$C_{L}=150 \mathrm{pF}$ for M5L-8255AP-5. S-5
12 : Measurement conditions of note 11 are not applied.

TIMING DIAGRAMS Reference Level $=" \mathrm{H} "=2 \mathrm{~V}$, " $\mathrm{L} "=0.8 \mathrm{~V}$



Mode 2 Bidirectional


MITSUBISHI LSIs
M5L 8255AP, P-5,

## Circuit Examples for Applications

1. Mode 0

An example of a circuit for an application using mode 0 is shown in Fig. 11.

Fig. 11 Circuit example for an application using mode 0.


In this example, the PPI is in mode 0 , and the control word should be $10010000\left(90_{16}\right)$.

```
MVI A, 90#
OUT
    O 3 #
```

The PPI will be initialized by executing the above two instructions.

Then, for example, to read data from port $A$ and to output data to port $B$ and $C$, the following three instructions can be used.

| IN | $\mathbf{O O} \#$ CPU A register $\leftarrow$ Port $A$ |  |
| :--- | :--- | :--- |
| $\mathbf{O U T}$ | $\mathbf{0 1} \#$ | Port B $\leftarrow A$ register |
| $\mathbf{O U T}$ | $\mathbf{0 1 2} \#$ | Port $C \leftarrow A$ register |

After setting the mode each port operates as a normal port.
After setting the mode, as shown in Fig. 11, to read data from port $A$, to output to port $B$, and to set the first bit of port $C$ " 1 ", the following four instructions can be used.


The other bits of port $C$, in this case, are unknown.

## 2. Mode 1

An example of a circuit for an application using mode 1 is shown in Fig. 12.

Fig. 12 A circuit for an application using mode 1


Transferring data from a terminal unit to port $A$ and sending a strobe signal to $\mathrm{PC}_{4}$ will hold the data in the internal latch of the PPI, and $\mathrm{PC}_{5}$ (IBF input buffer full flag ) is set to " 1 ". If a bit-set of $\mathrm{PC}_{4}$ has been executed in advance, the CPU can be interrupted by the INTR signal of $\mathrm{PC}_{3}$ when the input data is latched in the PPI. In this way, port A becomes an interrupting port; and at the same time, port B can select its mode independently.

The actual program for the circuit of Fig. 12 is as follows:

| M V I | A, BO\# | Control word is 10110000 , port A is the mode 1 input and the others are output. |
| :---: | :---: | :---: |
| OUT | 03 \# | Outputting to the control address |
| MVI | A, 09 \# | $\mathrm{PC}_{4}$ bit-set 00001001 |
| OUT | 03 \# | Outputting to the control address |
| E I |  | Interrupt enable |
| HLT |  | Halt |

If the data has been set in a terminal unit, and the strobe signal has been input; then the data will be latched in port A and the CPU INT goes high-level. In the case of Fig. 11, this is followed by outputting instruction RST 7 from the system controller as an interrupt command. Then a jump to $0038_{16}$ is executed to continue the program as follows:

## 003816 D I

I N 000 CPU register $A \leftarrow$ Port $A$
$\mathrm{PC}_{3}$ interrupt signal becomes low-level

RET

MITSUBISHI LSIs
M5L 8255AP, P-5,

## PROGRAMMABLE PERIPHERAL INTERFACE

## 3. Mode 2

An example of a circuit for an application using mode 2 is shown in Fig. 13.

In Fig. 13, the data bus of the slave system is connected with the corresponding PPI port A bit of the master station. The input port consists of a three-state buffer and gate $B$ which allow the slave CPU to read flag outputs (IBF, OBF) of the PPI as data.

When the following instruction is executed in this example, the action is as described:

IN $01 \#$ |(reading in from ${ }^{\circ} 01_{16}$ input port)
The data which is made up of the least significant bit ( $D_{0}$ ), the $\overline{\mathrm{OBF}}$ (output buffer full flag output) and the next least significant bit ( $D_{1}$ ) of the IBF (input buffer full flag output) will be read into the slave CPU.

When the following instruction is executed, the action is as described:

I N $\mathbf{O O} \#$ (reading in from $00_{16}$ input port)
$\overline{\mathrm{ACK}}\left(\mathrm{PC}_{6}\right)$ of the PPI becomes low-level by gate C , and the contents of the port A output latch will be read into the slave CPU.

When the following instruction is executed, the action is as described:

## OUT OO \# (writing out to $00_{16}$ output port)

$\overline{\mathrm{STB}}\left(\mathrm{PC}_{4}\right)$ of the PPI becomes low-level by gate D , then the contents of the slave CPU register $A$ will be written into the port A input latch of the PPI.

Actual operations are as follows:

1. PPI is set in mode 2 by the master CPU ( 03 address).
2. The master CPU writes the data, which is transferred to the slave CPU, into port A of the PPI (in turn, OBF becomes low-level).
3. The slave CPU continues to read the state of flags ( $\overline{O B F}$ and $\overline{\mathrm{IBF}}$ ) as data, while $\overline{\mathrm{OBF}}$ is high-level (i.e. no data from the master CPU).
4. When the slave $C P U$ senses that $\overline{O B F}$ has become lowlevel, the slave CPU starts to read the data from $00_{16}$ (which is the input address for the preceding data) which is in the output latch of port A (in turn, $\overline{\mathrm{OBF}}$ returns to high-level).
5. During this period, the master CPU reads the status flags (reading in from 02 of port C ) and checks the states of both the bit $7(\overline{\mathrm{OBF}}$ ) and bit 5 (IBF). If $\overline{\mathrm{OBF}}$ is low-level, it indicates that the slave CPU has not yet received the data; so the master does not write new data. If $\overline{\mathrm{OBF}}$ is high-level, the master CPU writes the next data.
6. When data is to be transferred to the master CPU, the contents of the slave CPU A register will be transmitted to the port input latch of the PPI. The slave CPU transfers the data to address $00_{16}$ (in turn, the IBF becomes high-level).
7. The master CPU transfers data to port $C$ and then checks the status flag. If the input latch contains data from the slave CPU, which is indicated by IBF having a high-level output, the data is read from port $\mathrm{A}\left(00_{16}\right)$ (in turn, the IBF returns to low-level).
8. The slave CPU reads the status flag from $02_{16}$ to determine if IBF has returned to low-level. If it has not, new data will not be written as long as IBF is high-level.
9. In this way, data can be exchanged. Since there are two sets of independent registers, input latch and output latch, used by port A of the PPI, it is not necessary to alternate input/output transfers.

A program which has operating functions as described above, is explained as follows.

The operation, in mode 2, for group A of the PPI is considered here.

Fig. 13 A circuit for an application using mode 2


1. Master CPU subroutine for transmitting data to the slave CPU.

2. Slave CPU subroutine for transmitting data to the master CPU.

3. Subroutine for receiving data from the slave CPU.

4. Subroutine for receiving data from the master CPU.


Program example
$S$ IN

| IN | $02 \#$ |
| :--- | :--- |
| AN I | 01 \# |
| JZ | SIN |
| IN | $00 \#$ |
| RET |  |

## MITSUBISHI LSIs

M5L 8255AP, P-5,

## 4. Address Decoding

Address decoding with multiple PPI units is shown in Figs. 14 and 15 . These are functionally equal.

The same address data is output to both the upper and lower 8 -bit address bus with the execution of IN and OUT instructions by the CPU.

Fig. 14 PPI address decoding (case 1)


Fig. 15 PPI address decoding (case 2)


## 5. PPI Initialization

It is advisable to reset the PPI with a system initial reset and to select the mode at the beginning of a system program. The initial state of the PPI used as an output port is shown in Fig. 16.

Fig. 16 PPI initialization


Note 14 : Period of reset pulse must be at least $50 \mu$ s during or after power on. Subsequent reset pulse can be 500 ns minimum.

## DESCRIPTION

The M5L 8257P is a programmable, 4-channel direct memory access (DMA) controller. It is produced using the N -channel silicon-gate ED-MOS process and is specifically designed to simplify data transfer at high speeds for microcomputer systems. The LSI operates on a single 5 V power supply.

## FEATURES

- 4-channel DMA controller
- Single 5V power supply
- Single TTL clock
- Priority DMA request logic
- Channel-masking function
- Terminal count and Modulo 128 outputs
- Compatible with the MELPS 8 microprocessor series
- Pin connection and electrical characteristics compatible with Intel's type 8257 programmable DMA controller


## APPLICATIONS

- DMA control of peripheral equipment such as floppy disks and CRT terminals that require high-speed data transfer.


## FUNCTION

The M5L 8257P controller is used in combination with the M5L8212P 8-bit input/output port in 8-bit microcomputer systems.

It consists of a channel section to acknowledge DMA requests, control logic to exchange commands and data with the CPU, read/write logic, and registers to hold transfer addresses and count the number of bytes to be transferred.

When a DMA request is made to an unmasked channel from the peripherals after setting of the transfer mode, transfer-start address and the number of transferred bytes for the registers, the M5L 8257P issues a priority request

for the use of the bus to the CPU. On receiving an HLDA signal from the CPU, it sends a DMA acknowledge signal to the channel with the highest priority, starting DMA operation.

During DMA operation, the contents of the high-order 8 bits of the transfer memory address are transmitted to the M5L 8212P address-latch device through pins $D_{0} \sim D_{7}$. The contents of the low-order 8 bits are transmitted through pins $A_{0} \sim A_{7}$. After address transmission, DMA transfer can be started by dispatching read and write signals to the memories and peripherals.


MITSUBISHI LSIs
M5L 8257P, P-5

## PROGRAMMABLE DMA CONTROLLER

## OPERATION

## Data-Bus Buffer

This three-state, bidirectional, 8-bit buffer interfaces the M5L 8257P to the CPU for data transfer. During a DMA cycle the upper 8 bits of the DMA address are output to the M5L 8212P latch device through this buffer.

## I/O Read Input/Output (I/OR)

When the M5L 8257P is in slave-mode operation, this threestate, bidirectional pin serves for inputting and reads the upper/lower bytes of the 8 -bit status register or 16 -bit DMA address register and the high/low order bytes of the terminal counter.

In the master mode, the pin gives control output and is used to obtain data from a peripheral equipment during the DMA write cycle.

## 1/O Write Input/Output (I/OW)

This pin is also of the three-state bidirectional type. When the M5L 8257P is in slave-mode operation, is serves for inputting and loads the contents of the data bus on the upper/lower bytes of the 8 -bit status register or 16 -bit DMA address register and the upper/lower bytes of the terminal counter.

## Clock Input (CLK)

This pin generates internal timing for the M5L 8257P and is connected to the $\phi_{2(T \mathrm{LL})}$ output of the M5L8224P clock generator.

## Reset Input (RESET)

This asynchronous input clears all registers and control lines inside the M5L 8257P.

## Address Inputs/Outputs ( $\mathrm{A}_{0} \sim \mathrm{~A}_{3}$ )

The four bits of these input/output pins are bidirectional. When the M5L 8257P is in slave-mode operation, serve to input and address the internal registers. In the case of master operation, they output the low-order 4 bits of the 16-bit memory address.

## Chip-Select Input (CS)

This pin is active on a low-level. It enables the IORD and IOWR signals output from the CPU, when the M5L 8257P is in slave-mode operation.

In the master mode, it is disabled to prevent the chip from selecting itself while performing the DMA function.
Address Inputs/Outputs $\left(A_{4} \sim A_{7}\right)$
These four address lines are three-state outputs which constitute bits 4 through 7 of the memory address generated by the M5L 8257P during all DMA cycles.

## Ready Input (READY)

This asynchronous input is used to extend the memory read and write cycles in the M5L 8257P with wait states if the selected memory requires longer cycles.
Hold Request Output (HRQ)
This output requests control of the system bus. HRO will normally be applied to the HOLD input on the CPU.
Hold Acknowledge Input (HLDA)
This input from the CPU indicates that the system bus is controlled by the M5L 8257P.

## Memory Read Output (MEMR)

This active-low three-state output is used to read data from the addressed memory location during DMA read cycles.

## Memory Write Output (MEMW)

This active-low three-state output is used to write data into the addressed memory location during DMA write cycles.
Address Strobe Output (ADSTB)
This output strobes the most significant byte of the memory address into the M5L 8212P 8-bit input/output port through the data bus.
Address Enable Output (AEN)
This signal is used to disable the system data bus and system control bus by means of the bus enable pin on the M5L 8228P system controller. It may also be used to inhibit non-DMA devices from responding during DMA cycles.

## Terminal Count Output (TC)

This output signal notifies that the present DMA cycle is the last cycle for this data block.

## Mark Output (MARK)

This signal notifies that the DMA transfer cycle for each channel is the 128th cycle since the previous MARK output.

## DMA Request Inputs (DRO0~DRQ3)

These independent, asynchronous channel-request inputs are used to secure use of the DMA cycle for the peripherals. DMA Acknowledge Outputs ( $\overline{\text { DACKO }} \sim \overline{\text { DACK }}$ )
These active-low outputs indicate that the peripheral equipment connected to the channel in question can execute the DMA cycle.

MITSUBISHI LSIs
M5L 8257P, P-5

PROGRAMMABLE DMA CONTROLLER

Table 1 Internal Registers of the M5L8257P

| Register | Byte | Address input |  |  |  | F/L | Bi-directional data bus |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $A_{0}$ |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| Channel 0 DMA address | Low-order | 0 | 0 | 0 | 0 | 0 | $A_{7}$ | $A_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $A_{0}$ |
|  | High-order | 0 | 0 | 0 | 0 | 1 | $\mathrm{A}_{15}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}$ | Ag | $A_{8}$ |
| Channel 0 terminal count | Low-order | 0 | 0 | 0 | 1 | 0 | $\mathrm{C}_{7}$ | $\mathrm{C}_{6}$ | $\mathrm{C}_{5}$ | $\mathrm{C}_{4}$ | $\mathrm{C}_{3}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ |
|  | High-order | 0 | 0 | 0 | 1 | 1 | Rd | Wr | $\mathrm{C}_{13}$ | $\mathrm{C}_{12}$ | $\mathrm{C}_{11}$ | $\mathrm{C}_{10}$ | $\mathrm{C}_{9}$ | $\mathrm{C}_{8}$ |
| Channel 1 <br> DMA address | Low-order | 0 | 0 | 1 | 0 | 0 | $A_{7}$ | $A_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ |
|  | High-order | 0 | 0 | 1 | 0 | 1 | $A_{15}$ | $\mathrm{A}_{14}$ | $A_{13}$ | $A_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}$ | A9 | $\mathrm{A}_{8}$ |
| Channel 1 terminal count | Low-order | 0 | 0 | 1 | 1 | 0 | $\mathrm{C}_{7}$ | $\mathrm{C}_{6}$ | $\mathrm{C}_{5}$ | $\mathrm{C}_{4}$ | $\mathrm{C}_{3}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ |
|  | High-order | 0 | 0 | 1 | 1 | 1 | Rd | Wr | $\mathrm{C}_{13}$ | $\mathrm{C}_{12}$ | $\mathrm{C}_{11}$ | $\mathrm{C}_{10}$ | $\mathrm{C}_{9}$ | $\mathrm{C}_{8}$ |
| Channel 2 <br> DMA address | Low-order | 0 | 1 | 0 | 0 | 0 | $\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ |
|  | High-order | 0 | 1 | 0 | 0 | 1 | $A_{15}$ | $\mathrm{A}_{14}$ | $A_{13}$ | $A_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}$ | A9 | $\mathrm{A}_{8}$ |
| Channel 2 terminal count | Low-order | 0 | 1 | 0 | 1 | 0 | $\mathrm{C}_{7}$ | $\mathrm{C}_{6}$ | $\mathrm{C}_{5}$ | $\mathrm{C}_{4}$ | $\mathrm{C}_{3}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ |
|  | High-order | 0 | 1 | 0 | 1 | 1 | Rd | Wr | $\mathrm{C}_{13}$ | $\mathrm{C}_{12}$ | $\mathrm{C}_{11}$ | $\mathrm{C}_{10}$ | $\mathrm{C}_{9}$ | $\mathrm{C}_{8}$ |
| Channel 3 DMA address | Low-order | 0 | 1 | 1 | 0 | 0 | $\mathrm{A}_{7}$ | $A_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $A_{1}$ | $\mathrm{A}_{0}$ |
|  | High-order | 0 | 1 | 1 | 0 | 1 | $\mathrm{A}_{15}$ | $\mathrm{A}_{14}$ | $A_{13}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}$ | A9 | $\mathrm{A}_{8}$ |
| Channel 3 terminal count | Low-order | 0 | 1 | 1 | 1 | 0 | $\mathrm{C}_{7}$ | C6 | $\mathrm{C}_{5}$ | $\mathrm{C}_{4}$ | $\mathrm{C}_{3}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ |
|  | High-order | 0 | 1 | 1 | 1 | 1 | Rd | Wr | $\mathrm{C}_{13}$ | $\mathrm{C}_{12}$ | $\mathrm{C}_{11}$ | $\mathrm{C}_{10}$ | C9 | $\mathrm{C}_{8}$ |
| Mode setting (for write only) | - | 1 | 0 | 0 | 0 | 0 | AL | TCS | EW | RP | EN3 | EN2 | EN1 | ENO |
| Status <br> (for read only) | - | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | UP | TC3 | TC2 | TC1 | TCO |

$A_{0} \sim A_{15}$ : Addresses of the memories for which DMA will be carried out from now on. In initialization. DMA start addresses must be written.
$\mathrm{C}_{0} \sim \mathrm{C}_{13}$ : Terminal counts-in this IC (the number of remaining transfer bytes minus 1)
$\mathrm{Rd}, \mathrm{Wr}$ : Used for DMA-mode setting by the following convention:

| Rd | Wr | Mode to be set |
| :---: | :---: | :---: |
| 0 | 0 | DMA verify |
| 0 | 1 | DMA read |
| 1 | 0 | DMA write |
| 1 | 1 | Prohibition |

AL : Automatic load mode. When this bit has been set, contents of the channel 3 register are written, as are, on the channel 2 register when channel 2 DMA transfer comes to an end. This mode allows quick, automatic chaining operations without intervention of the software.
EW : Extended write signal mode. When this bit has been set, write signals can be transmitted in advance to memories and peripheral equipment requiring long access time.
TCS : Terminal count stop. When a DMA transfer process is complete, with terminal-count output, the channel-enable mask of that channel is reset, pronibiting subsequent DMA cycles.
RP : Rotating priority mode. The setting of this mode allows the priority order to be rotated by each byte transfer.
ENO~EN3: Channel-enable mask. This mask prohibits or allows the DMA request.
UP : Update flag. This is set when register contents are transferred in an automatic load mode from channel 3 to channel 2.
TC0~TC3: Terminal-count status flags. At the time of terminal-count output, the flag corresponding to the channel is set.
F/L : First/last flip-flop. This is toggled when program and register-read operations for each channel are finished, and specifies whether the next program or read operation is to be for the upper bytes or the lower bytes. This means that write and read operations for each register must be carried out for a set of lower and higher bytes.

## MITSUBISHI LSIs <br> M5L 8257P, P-5

PROGRAMMABLE DMA CONTROLLER

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Power-supply voltage | With respect to GND | -0.5~7 | V |
| $\mathrm{V}_{1}$ | Input voltage |  | -0.5~7 | V |
| Vo | Output voltage |  | -0.5~7 | V |
| Pd | Power dissipation (max.) | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1000 | mW |
| Topr | Operating free-air temperature range |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-65 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C}$. unless otherwise noted.)

| Symbol | Parameter |  | Limits |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
|  |  |  | Min | Nom | Max |
|  |  |  |  |  |  |
| $V_{C C}$ | Power-supply voltage | 4.75 | 5 | 5.25 | V |
| $\mathrm{~V}_{\mathrm{SS}}$ | Power-supply voltage (GND) |  | 0 |  | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage |  |  | 0.8 | V |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$. unless otherwise noted.)

| Symbol | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VOL | Low-level output voltage | $\mathrm{IOL}=1.6 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | High-level output voltage for AB , DB and AEN | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ | 2.4 |  | $V_{C C}$ | V |
| $\mathrm{VOH}_{2}$ | High-level output voltage for HRO | $\mathrm{IOH}=-80 \mu \mathrm{~A}$ | 3.3 |  | $V_{C C}$ | V |
| $\mathrm{VOH}_{3}$ | High-level output voltage for others |  | 2.4 |  | $V_{C C}$ | $\checkmark$ |
| ICC | Power-supply current from VCC |  |  |  | 120 | mA |
| 11 | Input current | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}} \sim 0 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| loz | Off-state output current | $\mathrm{V}_{1}=\mathrm{V}_{C C} \sim 0 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{Ci}_{i}$ | Input capacitance | $\mathrm{Ta}=25^{\circ} \mathrm{C} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{VSS}=0 \mathrm{~V}$ <br> Pins other than that under measurement are set to OV . $\mathrm{fc}=1 \mathrm{MHz}$ |  |  | 10 | pF |
| $\mathrm{Ci}_{\mathrm{i} / \mathrm{O}}$ | Input/output terminal capacitance |  |  |  | 20 | pF |

TIMING REQUIREMENTS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathbb{H}}=\mathrm{V}_{O H}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{OL}}=0.8 \mathrm{~V}$. unless otherwise noted.)

| Symbol | Parameter | Alternative symbol | M5L 8257P |  |  | M5L 8257P-5 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  |  | Limits |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| tw(R) | Read pulse width | TRR | 250 |  |  | 250 |  |  | ns |
| $\begin{aligned} & \operatorname{tsu}(A-R) \\ & \operatorname{tsu}(C s-R) \end{aligned}$ | Address or $\overline{\mathrm{CS}}$ setup time before read | TAR | 0 |  |  | 0 |  |  | ns |
|  | Address or $\overline{\mathrm{CS}}$ hold time after read | TrA | 0 |  |  | 0 |  |  | ns |
| tsu( $R-D Q$ ) | Data setup time before read | TRD | 0 |  | 300 | 0 |  | 200 | ns |
| th ( $R-D Q$ ) | Data hold time after read | TDF | 20 |  | 150 | 20 |  | 100 | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{W})$ | Write pulse width | Tww | 200 |  |  | 200 |  |  | ns |
| tsu( $A-W$ ) | Address setup time before write | Taw | 20 |  |  | 20 |  |  | ns |
| $\operatorname{th}(W-A)$ | Address hold time after write | TwA | 0 |  |  | 0 |  |  | ns |
| tsu( $\mathrm{DQ}-\mathrm{W}$ ) | Data setup time before write | TDw | 200 |  |  | 200 |  |  | ns |
| $\operatorname{th}(\mathrm{W}-\mathrm{DQ})$ | Data hold time after write | TwD | 0 |  |  | 0 |  |  | ns |
| $\mathrm{tw}_{\mathrm{w} \text { (RST) }}$ | Reset pulse width | TrSTW | 300 |  |  | 300 |  |  | ns |
| tsu( $\mathrm{V}_{\text {CC }}$-RST ) | Supply voltage setup time before reset | Trsto | 500 |  |  | 500 |  |  | $\mu \mathrm{s}$ |
| tr | Input signal rise time | $\mathrm{Tr}_{\mathrm{r}}$ |  |  | 20 |  |  | 20 | ns |
| tf | Input signal fall time | Tf |  |  | 20 |  |  | 20 | ns |
| tsu(RST-W) | Reset setup time before write | TRSTS | 2 |  |  | 2 |  |  | tc $(\phi)$ |
| tc $(\phi)$ | Clock cycle time | TCr | 0.32 |  | 4 | 0.32 |  | 4 | $\mu \mathrm{s}$ |
| tw $(\phi)$ | Clock pulse width | TQ | 120 |  | $0.8 \mathrm{tc}(\phi)$ | 80 |  | $0.8 \mathrm{tc}(\phi)$ | ns |
| tsu (DRQ- $\phi$ ) | DRQ setup time before clock | TQS | 120 |  |  | 120 |  |  | ns |
| th (HLDA - DRQ) | DRQ hold time after HLDA | TQH | 0 |  |  | 0 |  |  | ns |
| tsu(hLDA- $\phi$ ) | HLDA setup time before clock | THS | 100 |  |  | 100 |  |  | ns |
| tsu(RDY- $\phi$ ) | Ready setup time before clock | TRS | 30 |  |  | 30 |  |  | ns |
| th( $\phi$-RDY) | Ready hold time after clock | TRH. | 20 |  |  | 20 |  |  | ns |

Note 1 : Measurement conditions: M5L 8257P $C_{L}=100 \mathrm{pF}, \mathrm{M} 5 \mathrm{~L}$ 8257P-5 $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$

SWITCHING CHARACTERISTICS $\left(T a=0 \sim 70{ }^{\circ}, V_{C C}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}\right.$. unless otherwise noted.)(Note 2)

| Symbol | Parameter | Alternative symbol | M5L 8257P |  |  | M5L 8257P-5 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  |  | Limits |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\begin{aligned} & \mathrm{t}_{\text {PLH }}(\phi-\mathrm{HRQ}) \\ & \mathrm{t}_{\mathrm{PHL}(\phi-H R Q)} \\ & \hline \end{aligned}$ | Propagation time from clock to HRQ (Note 3) | TDQ |  |  | 160 |  |  | 160 | ns |
| tPLH( $\phi$-HRQ) <br> tPHL( $\phi-H R Q)$ | Propagation time from clock to HRQ (Note 5) | TDQI |  |  | 250 |  |  | 250 | ns |
| tPLH ( $\phi$-AEN) | Propagation time from clock to AEN (Note 3) | $\mathrm{T}_{\text {AEL }}$ |  |  | 300 |  |  | 300 | ns |
| $\mathrm{t}_{\text {PHL }}(\phi-A E N)$ | Propagation time from clock to AEN (Note 3) | $\mathrm{T}_{\text {AET }}$ |  |  | 200 |  |  | 200 | ns |
| $\operatorname{tpzV}(A E N-A)$ | Propagation time from AEN to address active (Note 6) | TAEA | 20 |  |  | 20 |  |  | ns |
| $\operatorname{tpzV}(\phi-A)$ | Propagation time from clock to address active (Note 4) | T ${ }_{\text {FAAB }}$ |  |  | 250 |  |  | 250 | ns |
| $\operatorname{tpvz}(\phi-A)$ | Propagation time from clock to address floating (Note 4) | $\mathrm{T}_{\text {AFAB }}$ |  |  | 150 |  |  | 150 | ns |
| $\operatorname{tsu}(\phi-A)$ | Address setup time after clock (Note 4) | TASM |  |  | 250 |  |  | 250 | ns |
| $\operatorname{th}(\phi-A)$ | Address hold time after clock (Note 4) | TAH | $\begin{aligned} & \text { tsu }(\phi- \\ & \text { A) }-50 \\ & \hline \end{aligned}$ |  |  | tsu ( $\phi-$ <br> A) -50 |  |  | ns |
| $\operatorname{th}(R-A)$ | Address hold time after read (Note 6) | TAHR | 60 |  |  | 60 |  |  | ns |
| $\operatorname{th}(W-A)$ | Address hold time after write (Note 6) | TAHW | 300 |  |  | 300 |  |  | ns |
| $\operatorname{tPZV}(\phi-D Q)$ | Propagation time from clock to data active | T FADB |  |  | 300 |  |  | 300 | ns |
| $\operatorname{tPVZ}(\phi-\mathrm{DQ})$ | Propagation time from clock to data floating (Note 4) | TAFDB | $\begin{aligned} & \mathrm{t}_{\text {PHL }(\phi-} \\ & \text { ASTB })+20 \end{aligned}$ |  | 250 | $\begin{aligned} & \mathrm{t}_{\text {PHL }}(\phi- \\ & \mathrm{ASTB})+20 \end{aligned}$ |  | 170 | ns |
| $\mathrm{t}_{\text {PHL }}(\mathrm{A}-\mathrm{ASTB})$ | Propagation time from address to address strobe (Note 4) | TASS | 100 |  |  | 100 |  |  | ns |
| $\operatorname{th}(\mathrm{ASTB}-\mathrm{A})$ | Propagation time from address strobe to address hold (Note 6) | TAHS | 50 |  |  | 50 |  |  | ns |
| $\mathrm{t}_{\text {PLH }}(\phi-A S T B)$ | Propagation time from clock to address strobe (Note 3) | TSTL |  |  | 200 |  |  | 200 | ns |
| $\mathrm{t}_{\text {PHL }}(\phi-A S T B)$ | Propagation tirne from clock to address strobe (Note 3) | TSTT |  |  | 140 |  |  | 140 | ns |
| tw (ASTB) | Address strobe pulse width (Note 6) | Tstw | $\begin{aligned} & \text { tc }(\phi) \\ & -100 \\ & \hline \end{aligned}$ |  |  | $\begin{array}{\|l\|} \hline \operatorname{tc}(\phi) \\ -100 \\ \hline \end{array}$ |  |  | ns |
| $\begin{aligned} & \hline t_{\text {PHL }}(A S-R) \\ & t_{\text {PHL }}(A S-W E) \\ & \hline \end{aligned}$ | Propagation time from address strobe to read or extended write (Note 6) | Tasc | 70 |  |  | 70 |  |  | ns |
| $\begin{aligned} & \operatorname{th}(D Q-R) \\ & \operatorname{th}(D Q-W E) \\ & \hline \end{aligned}$ | Read or extended write hold time after data (Note 6) | TDBC | 20 |  |  | 20 |  |  | ns |
| $\begin{aligned} & \operatorname{tPLH}(\phi-\text { DACK }) \\ & \operatorname{tPHL}(\phi-\text { TC/MARK }) \\ & \operatorname{tpLH}(\phi-\text { TC/MARK }) \\ & \hline \end{aligned}$ | Propagation time from clock to DACK or TC/MARK (Notes 3. 7) | TAK |  |  | 250 |  |  | 250 | ns |
| $t_{\text {PHL }}(\phi-\mathrm{R})$ <br> $\operatorname{tphL}^{(\phi-W)}$ <br> $\operatorname{tPHL}(\phi-W E)$ | Propagation time from clock to read. write or extended write (Notes 4. 8) | Tocl |  |  | 200 |  |  | 200 | ns |
| $\begin{aligned} & \left.\operatorname{tpLH}_{\mathrm{PL}(\phi-\mathrm{R}}\right) \\ & \left.\mathrm{t}_{\mathrm{PLH}(\phi-\mathrm{W}}\right) \\ & \hline \end{aligned}$ | Propagation time from clock to read or write (Notes 4. 9) | Toct |  |  | 200 |  |  | 200 | ns |
| $\begin{aligned} & \operatorname{tpZV}(\phi-R) \\ & \operatorname{tpZV}(\phi-w) \\ & \hline \end{aligned}$ | Propagation time from clock to read active or write active (Note 4) | Tfac | - |  | 300 |  |  | 300 | ns |
| $\begin{aligned} & \operatorname{tpvz}(\phi-R) \\ & \operatorname{tPvZ}(\phi-W) \\ & \hline \end{aligned}$ | Propagation time from clock to read floating or write floating (Note 4) | TAFC |  |  | 150 |  |  | 150 | ns |
| tw(R) | Read pulse width (Note 6) | Tram | $\begin{array}{\|l\|} \hline \operatorname{2tc}(\phi)+ \\ \operatorname{tw}(\phi)-50 \\ \hline \end{array}$ |  |  | $\begin{aligned} & 2 \mathrm{t}_{(0)}+ \\ & \mathrm{t}_{\mathrm{W}(\phi)}-50 \\ & \hline \end{aligned}$ |  |  | ns ns |
| $\mathrm{tw}_{\mathrm{w}}(\mathrm{w})$ | Write pulse width (Note 6) | TwRM | $\begin{gathered} \mathrm{tc}(\phi) \\ -50 \\ \hline \end{gathered}$ |  |  | $\begin{gathered} \hline \mathrm{tc}(\phi) \\ -50 \\ \hline \end{gathered}$ |  |  | ns |
| tw (WE) | Extended write pulse width | Twwme | $\begin{aligned} & 2 \operatorname{tc}(\phi) \\ & -50 \end{aligned}$ |  |  | $\begin{array}{\|l\|} \hline 2 \operatorname{tc}(\phi) \\ -50 \end{array}$ |  |  | ns |

Note 2 : Reference level is $\mathrm{VOH}_{\mathrm{H}}=3.3 \mathrm{~V}$. Note 6 : Tracking specification
$3:$ Load $=1 \mathrm{TTL}$.
$4:$ Load $=1 \mathrm{TTL}+50 \mathrm{pF}$.
7: $\triangle \mathrm{t}_{\mathrm{PLH}}(\phi-\mathrm{DACK})<50 \mathrm{~ns}, \quad \triangle \mathrm{t}_{\mathrm{PHL}}(\phi-\mathrm{TC} / \mathrm{MARK})<50 \mathrm{~ns}, \quad \triangle \mathrm{t}_{\mathrm{PLH}}(\phi-\mathrm{TC} / \mathrm{MARK})<50 \mathrm{~ns}$.
$5:$ Load $=1 \mathrm{TTL}+\left(R_{\mathrm{L}}=3.3 \mathrm{k} \Omega\right), \quad V_{\mathrm{OH}}=3.3 \mathrm{~V}$.
$8: \triangle t_{\text {PHL }}(\phi-R)<50 \mathrm{~ns}, \triangle t_{\mathrm{PHL}}(\phi-W)<50 \mathrm{~ns}, \quad \triangle \mathrm{t}_{\mathrm{PHL}}(\phi-\mathrm{WE})<50 \mathrm{~ns}$.
$9: \triangle t_{\mathrm{PL}} \mathrm{H}(\phi-\mathrm{R})<50 \mathrm{~ns}, \triangle \mathrm{t}_{\mathrm{PLH}}(\phi-W)<50 \mathrm{~ns}$.

MITSUBISHI LSIs
M5L 8257P, P-5

PROGRAMMABLE DMA CONTROLLER

TIMING DIAGRAMS


Slave Mode (Reference voltage: " H " $=2 \mathrm{~V}$ " L " $=0.8 \mathrm{~V}$ )


Read


MITSUBISHI LSIs M5L 8257 P, P-5


Note 10 :


The center line indicates a floating (high-impedance) state.

MITSUBISHI LSIs
M5L 8257P, P-5

PROGRAMMABLE DMA CONTROLLER

TYPICAL APPLICATION CIRCUIT


## DESCRIPTION

The M5L8279P is a programmable keyboard and display interface device that is designed to be used in combination with an 8 -bit microprocessor such as the Mitsubishi MELPS 8 CPUs. This device is fabricated with N-channel silicon-gate technology and is packed in a 40-pin DIL package. It needs only single 5 V power supply.

## FEATURES

| Parameter | M5L8279P | M5L 8279P-5 |
| :--- | :---: | :---: |
| Output enable time after read (max) | 300 ns | 250 ns |
| Output enable time after address (max) | 450 ns | 250 ns |
| Clock cycle time (min) | 500 ns | 320 ns |

- Single 5V power supply
- Keyboard mode
- Sensor mode
- Strobed entry mode
- Internally provided key bounce protection circuit
- Programmable debounce time
- 2-key/N-key rollover
- 8-character keyboard FIFO
- Internally contained $16 \times 8$-bit display RAM
- Programmable right and left entry
- Interchangeable with Intel's 8279/8279-5 in pin configuration and electrical characteristics


## APPLICATIONS

- Microcomputer I/O device
- 64- or 128-contact key input device for such items as electronic cash registers
- Dual 8 - or single 16 -alphanumeric display



## FUNCTIONS

The total chip, consisting of a keyboard interface and a display interface, can be programmed by eight 8 -bit commands.

The keyboard portion is provided with a 64-bit key debounce buffer and an $8 \times 8$-bit FIFO. It operates in any one of the scanned keyboard mode, scanned sensor mode or strobed entry mode.

The display portion is provided with a $16 \times 8$-bit display RAM that can be organized into a dual $16 \times 4$ configuration. Also, an 8 -digit display configuration is possible by means of programming.


## MITSUBISHI LSIs

## PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

PIN DISCRIPTON

| Pin | Name | Input or output | Functions |
| :---: | :---: | :---: | :---: |
| $\mathrm{D}_{0} \sim \mathrm{D}_{7}$ | Bidirectional data bus | In/out | All data and commands between the CPU and the chip are transferred through these lines. |
| CLK | Clock input | In | Clock signal from the system which is used to generate internal timing. |
| RESET | Reset input | In | Resets the chip when this signal is high. After the reset it assumes 8 -digit, left-entry, encode display, and 2 -key rollover mode, and the prescale value of the clock becomes 31. The display RAM, however, is not cleared. |
| $\overline{\mathrm{CS}}$ | Chip select input | In | Chip select is enabled when this signal is low. |
| $A_{0}$ | Control/data select input | In | When this signal is high, it indicates that the signals in and out are either command (in) or status (out). When low, it indicates they are data (in/out). |
| $\overline{\mathrm{RD}}$ | Read strobe input | In | Functions to control data transfer to the data bus. |
| $\overline{W R}$ | Write strobe input | In | Functions to control command/data transfer from the data bus. |
| INT | Interrupt request output | Out | When there is any data in the FIFO during the keyboard mode or the strobed mode, this signal turns high-level so as to request interrupt to the CPU. It turns low each time data is read, but if any data remains in the FIFO it will turn high again and request interrupt to the CPU. |
| $S_{0} \sim S_{3}$ | Scan timing outputs | Out | These signals are used to scan the key switch, the sensor matrix, or the display digit. They can be either decoded or encoded, but it requres an external decoder in the encode mode. Signals $\mathrm{S}_{0} \sim \mathrm{~S}_{3}$ are all turned to low-level when RESET is high. |
| $\mathrm{R}_{0} \sim \mathrm{R}_{7}$ | Return line inputs | In | These are the return lines which are connected with the scan lines through the keys or sensor switches. and are used for 8 -bit input in the strobed entry mode. They are provided with internal pullups to maintain them high until a switch closure pulls one low. They become active at low-level. |
| SHIFT | Shift input | In | In the keyboard mode, the shift input becomes the second highest bit of the key input information and is stored in the FIFO. This input is ignored in the other modes. It is constantly kept at high-level by an internal pull resistor. |
| CNTL | Control input | In | In the keyboard mode, the control input becomes the most significant bit of the key input information and is stored in the FIFO. The signal is active at low-level. In the strobed entry mode, it becomes the strobe signal and stores the return input data in the FIFO at the rising edge of the input. It affects nothing internal in the sensor mode. It is constantly kept at high-level by an internal pullup resistor. |
| $\begin{aligned} & O A_{0} \sim O A_{3} \\ & O B_{0} \sim O B_{3} \end{aligned}$ | Display (A) and (B) outputs | Out | These output ports can be used either as a dual 4-bit port or a single 8-bit port depending on an application, and the contents of the display RAM are output synchronizing with the scan timing signals. These two 4 -bit ports may be blanked independently. Blanking may be activated with either high- or low-level signal by means of clear command. |
| $\overline{\mathrm{BD}}$ | Blanking display output | Out | This signal is used in preventing overlapped display during digit switching. It also may be brought to low-level by display blanking command. |

## OPERATION

Of the three operating modes, the keyboard mode is the most common, and allows programmed 2-key rollover and N -key rollover. Encoded timing signals corresponding with key input are stored in the FIFO through the keydebounce logic, and the debouncing time of the key is also programmable. In the sensor mode, the contents of the $8 \times 8$ key contacts are constantly stored in the FIFO/ sensor RAM, generating an interrupt signal to the CPU each time there is a change in the contents. In the strobed entry mode, the CNTL input signal is used as a strobe for storing the 8 return line inputs to the FIFO/sensor RAM.

The display portion is provided with a $16 \times 8$-bit display RAM that can be organized into a dual $16 \times 4$-bit configu-
ration. Also, an 8 -digit display configuration is possible by means of programming. Input to the register can be performed by either left or right entry modes. In the auto increment mode, read and write can be carried out after designating the starting address only.

Both the keyboard and display sections are scanned by common scan timing signals that are derived from the basic clock pulse. This frequency-dividing ratio is changeable by means of programming. There are decode and encode modes for the scanning mode; timing signals that are decoded from the lower 2 bits of the scan counter are output in the decode mode, while the 4 -bit binary output from the scan counter is decoded externally in the encode mode.

MITSUBISHI LSIs
M5L 8279P, M5L 8279P-5

## COMMAND DESCRIPTION

There are eight commands provided for programming the operating modes of the M5L8279P. These commands are sent on the data bus with the signal $\overline{\mathrm{CS}}$ in low-level and the signal $A_{0}$ in high-level and are stored in the M5L 8279P at the rising edge of the signal $\overline{W R}$.

## 1. Mode Set Command

MSB

| 0 | 0 | 0 |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | LSB |  |  |  |  |  |  |

Code: | 0 | 0 | 0 | $D$ | $D$ | $K$ | $K$ | $K$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DD (Display mode set command)
00 8-8-bit character display-left entry
01 16-8-bit character display-left entry ${ }^{1}$
10 8-8-bit character display-right entry
11 16-8-bit character display-right entry
KKK (Keyboard mode set command)
000 Encoded display keyboard mode - 2-key rollover ${ }^{1}$
001 Decoded display keyboard mode - 2-key rollover
010 Encoded display keyboard mode - N-key rollover
011 Decoded display keyboard mode - N-key rollover
100 Encoded display, sensor mode
101 Decoded display, sensor mode
110 Encoded display, strobed entry mode
111 Decoded display, strobed entry mode
Note 1 : Default after reset.

## 2. Program Clock Command

Code: | 0 | 0 | 1 | $P$ | $P$ | $P$ | $P$ | $P$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

The external clock is divided by the prescaler value PPPPP designated by this command to obtain the basic internal frequency.

When the internal clock is set to 100 kHz , it will give a 5.1 ms keyboard scan time and a 10.3 ms debounce time. The prescale value that can be specified by PPPPP is from 2 to 31. In case PPPPP is 00000 or 00001 , the prescale is set to 2. Default after a reset pulse is 31 , but the prescale value is not cleared by the clear command.

## 3. Read FIFO Command

$$
\text { Code : } \begin{array}{|l|l|l|l|l|l|l|l|}
\hline 0 & 1 & 0 & A I & X & A & A & A \\
\hline
\end{array} \quad X=\text { Don't care }
$$

This command is used to specify that the following data readout (CS $\cdot \overline{\mathrm{A}_{0}} \cdot \mathrm{RD}$ ) is from the FIFO. As long as data is to be read from the FIFO, no additional commands are necessary.

AI and AAA are used only in the sensor mode. AAA designates the address of the FIFO to be read, and AI is the auto-increment flag. Turning AI to " 1 " makes the address automatically incremented after the second read operation. This auto-increment bit does not affect the auto-increment of the display RAM.

## 4. Read Display RAM Command



This command is used to specify that the following data readout (CS• $\overline{\mathrm{A}}_{0} \cdot \mathrm{RD}$ ) is from the display RAM. As long as data is to be read from the display RAM, no additional commands are necessary.

The data AAAA is the value with which the display RAM read/write counter is set, and it specifies the address of the display RAM to be read or written next.

Al is the auto-increment flag. Turning Al to " 1 " makes the address automatically incremented after the second read/write operation. This auto-increment bit does not affect the auto-increment of FIFO readout in the sensor mode.

## 5. Write Display RAM Command



With this command, following display RAM read/write addressing is achieved without changing the data readout source (FIFO or display RAM). Meaning of AI and AAAA are identical with read display RAM command.

## 6. Display Write Inhibit/Blanking Command



The IW is a write inhibit bit to the display RAM that corresponds with the output A or B. Inhibit is activated by turning the IW " 1 ".

The BL is used in blanking the out A or B. Blanking is activated by turning the BL " 1 ". Setting both BL flags makes the signal $\overline{\overline{B D}}$ low so that it can be used in 8 -bit display mode.

Resetting the flags makes all IW and BL turn " 0 ".
7. Clear command

| MBS |  |  |  |  |  |  |  |  |  | L |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 1 | 1 | 0 | $\mathrm{C}_{\mathrm{D}}$ | $\mathrm{C}_{\mathrm{D}}$ | C | D | $\mathrm{CF}_{F}$ | C |  |

$C_{D}$ : Clears the display RAM.
$C_{D} C_{D} C_{D}$
$0 \times \times$ No specific performance
$10 \times$ Entire contents of the display RAM are turned " 0 ".
110 The contents of the display RAM are turned $20 \mathrm{H}\left(00100000=0 \mathrm{~A}_{3} \mathrm{OA}_{2} \mathrm{OA}_{1} \mathrm{OA}_{0}\right.$ $\mathrm{OB}_{3} \mathrm{OB}_{2} \mathrm{OB}_{1} \mathrm{OB}_{0}$ ).
111 Entire contents of the display RAM are turned " 1 ".

MITSUBISHI LSIs
$C_{F}$ : Clears the status word and resets the interrupt signal (INT).
$C_{A}$ : Clears the display RAM and the status word and resets the interrupt signal (INT).
Clearing condition of the display RAM is determined by the lower 2 bits of the $C_{D}$.

Clearing the display RAM needs a whole display scan cycle and causes the display-unavailable status (DU) in the status word to be " 1 ". The display RAM is not accessible for the duration of a scan cycle (scan time for 16 digits), even if the display mode was in 8-digit display mode or a decoded mode.

As both $C_{F}$ and $C_{A}$ function to reset the internal keydebounce counter, the key input under counting is ignored, and the internal FIFO counter is reset to make the interrupt signal low-level.
$\mathrm{C}_{\mathrm{A}}$ resets the internal timing counter, forcing $\mathrm{S}_{0} \sim \mathrm{~S}_{3}$ to start from $\mathrm{S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}=0000$ after the execution of the command.

## 8. End Interrupt/Error Mode Set Command



In the sensor matrix mode, an interrupt signal is generated at the beginning of the next key scan time to inhibit further writing to the FIFO when there is a change in the sensor switch, but execution of this command makes the interrupt signal released so as to allow writing to the FIFO.

When $E$ is kept in " 0 ", depression of any sensor makes the second highest bit of the status word " 1 ". When $E$ is kept in " 1 ", the status is kept " 0 " all the time.

When $E$ is programmed to " 1 " in the $N$-key rollover mode, the execution of this command makes the chip operate in special error mode, during which time depression of more than two keys in a key scan time causes an error and sets the second highest bit of the status word " 1 ".

## Status word



NNN: Indicates the number of characters in the FIFO during the keyboard and strobed entry modes.
F: Indicates that the FIFO is filled up with 8 characters.
The number of characters existing in the FIFO ( $0 \sim 8$ characters) can be known by means of the bits NNN and F (FNNN = 0000~FNNN = 1000) .
U: Underrun error flag
This flag is set when a master CPU tries to read an empty FIFO.
O: Overrun error flag
This flag is set when another character is strobed into a full FIFO.
The bits $U$ and $O$ cannot be cleared by status read. They will be cleared by the clear command.
S/E: $\quad$ Sensor closure/multiple error flag When "111EXXXX" is executed by turning $\mathrm{E}=0$, the bit $S / E$ in the status word is set when there is at least one sensor closure.
When "111EXXXX" is executed by turning $\mathrm{E}=1$ (special error mode), the bit $S / E$ is set when there are more than two key depressions made in a key scan time.
DU: Display unavailable
This flag is set during a whole display scan cycle when a clear display command is executed, and announces that the display RAM is not accessible.

MITSUBISHI LSIs
M5L 8279P, M5L 8279P-5

## CPU INTERFACE

## 1. Command Write

A command is written on the rising edge of the signal $\overline{W R}$ with $\overline{\mathrm{CS}}$ low and $\mathrm{A}_{0}$ high.

## 2. Data Write

Data is written to the display RAM on the rising edge of the signal $\overline{W R}$ with $\overline{C S}$ and $A_{0}$ low.

The address of the display RAM is also incremented on the rising edge of the signal WR if $A I$ is set for the display RAM.

## 3. Status Read

The status word is read when $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ are low and $\mathrm{A}_{0}$ is high. The status word appears on the data bus as long as the signal $\overline{R D}$ is low.

## 4. Data Read

Data is read from either the FIFO or the display RAM with $\overline{\mathrm{CS}}=\overline{\mathrm{RD}}=0$ and $\mathrm{A}_{0}=1$. The source of the data (FIFO or display RAM) is decided by the latest command (read display or read FIFO). The data read appears on the data bus as long as the signal $\overline{\mathrm{RD}}$ is low.

The trailing edge of the signal $\overline{\mathrm{RD}}$ increments the address of the FIFO or the display RAM when AI is set. After the reset, data will be read from the FIFO, however.

| $\overline{\mathrm{CS}}$ | $\mathrm{A}_{0}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | Operation |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 1 | 1 | 0 | Command write |
| 0 | 0 | 1 | 0 | Data write |
| 0 | 1 | 0 | 1 | Status read |
| 0 | 0 | 0 | 1 | Data read |
| 1 | X | X | X | No operation |

## KEYBOARD INTERFACE

Keyboard interface is done by the scan timing signals $\left(S_{0} \sim S_{3}\right)$, the return line inputs $\left(R_{0} \sim R_{7}\right)$, the SHIFT and the CNTRL inputs.

In the decoded mode, the low order of two bits of the internal scan counter are decoded and come out on the timing pins ( $\mathrm{S}_{0} \sim \mathrm{~S}_{3}$ ). In the encoded mode, the four binary bits of the scan counter are directly output on the timing pins, thus a 3 -to- 8 decoder must be employed to generate keyboard scan timing.

The return line inputs $\left(R_{0} \sim R_{7}\right)$, the SHIFT and the CNTL inputs are pulled up high by internal pullup transistors until a switch closure pulls one low.

The internal key debounce logic works for a 64-key matrix that is obtained by combining the return line inputs with the scan timing.

For the keyboard interface, M5L8279P has four distinctive modes that allow various kinds of applications. In the following explanation, a "key scan cycle" is the time needed to scan a 64-key matrix, and a "key debounce cycle" needs a duration of two "key scan" cycles. (In the decoded mode 32 keys, unlike 64 keys in the encoded mode, can be employed for a maximum key matrix due to the limit of timing signals. However, both the key scan cycle and the key debounce cycle are the same as in the encoded mode.)

## 1. 2-Key Rollover (Scanned Keyboard mode)

The detection of a new key closure resets the internal debounce counter and starts counting. At the end of a key debounce cycle, the key is checked and entered into the FIFO if it is still down. An entry in the FIFO sets the IRO output high. If any other keys are depressed in a key debounce cycle, the internal key debounce counter is reset each time it encounters a new key. Thus only a single-key depression within a key debounce duration is accepted, but all keys are ignored when more than two keys are depressed at the same time.

## Example 1: Accepting two successive key depressions



Note $2: \uparrow$ : Debounce counter reset
$\}$ : Key input

## Example 2: Overlapped depression of three keys



Note 3 : Only key 2 is acceptable.

MITSUBISHI LSIs
M5L 8279P, M5L 8279P-5

## PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

## 2. N-Key Rollover (Scanned Keyboard Mode)

Each key depression is treated independently from all others so as to allow overlapped key depression. Detection of a new key depression makes the internal key debounce counter reset and start to count in a same manner as in the case of 2-key rollover. But, in N-key rollover, other key closures are entirely ignored within a key debounce cycle so that depression of any other keys would not reset the key debounce counter. In this way, overlapped key depression is allowed so as to enable the following key input:


The scanned key input signal does not always reflect the actual key depressing action, as the key matrix is scanned by the timing signal.

With N-key rollover, there is a mode provided with which error is caused when there are more than two key inputs in a key scan cycle, which can be programmed by using the end interrupt/error mode set command. In this mode (special error mode), recognition of the above error sets the IRQ signal to " 1 " and sets the bit S/E in the status word.

In case two key entries are made separately in more than a scan cycle, there would be no problem, as key depression is clearly identified. And no problem exists for 2-key rollover, as the both keys are recognized invalid.

## Example of error



Example of no error


## 3. Sensor Matrix Mode

The key debounce logic is disabled in this mode. As the image of the sensor switch is kept in the FIFO, any change in this status is reported to the CPU by means of the interrupt signal INT. Although a debounce circuit is not used in this mode, it has an advantage in that the CPU is able to know how long and when the sensor was depressed.

In the sensor matrix mode with the bit $E=0$ of the end interrupt/error mode set command, the second most significant bit of the status word ( $\mathrm{S} / \mathrm{E}$ bit) is set to " 1 " when any sensor switch is depressed.

## 4. Strobe Mode

The data is entered into the FIFO from the return lines ( $R_{0} \sim R_{7}$ ) at the rising edge of a CNTL pulse. The INT goes high while any data exists in the FIFO, in the same manner as in the keyboard mode. The key debounce circuit will not operate.

Formats of data entered into the FIFO in each of the above modes are described in the following:

## Keyboard matrix



## Sensor matrix mode

$$
\begin{aligned}
& \text { MSB } \\
& \qquad \begin{array}{|l|l|l|l|l|l|l|l|}
\hline R_{7} & R_{6} & R_{5} & R_{4} & R_{3} & R_{2} & R_{1} & R_{0} \\
\hline
\end{array}
\end{aligned}
$$

CNTL AND SHIFT INPUTS ARE IGNORED

## Strobe mode

$$
\begin{aligned}
& \text { MSB LSB } \\
& \begin{array}{|l|l|l|l|l|l|l|l|}
\hline R_{7} & R_{6} & R_{5} & R_{4} & R_{3} & R_{2} & R_{1} & R_{0} \\
\hline
\end{array}
\end{aligned}
$$

CNTL. AND SHIFT INPUTS ARE IGNORED.

## DISPLAY INTERFACE

The display interface is done by eight display outputs $\left(\mathrm{OA}_{0} \sim \mathrm{OA}_{3}, \mathrm{OB}_{0} \sim \mathrm{OB}_{3}\right)$, a blanking signal ( $\overline{\mathrm{BD}}$ ), and scan timing outputs $\left(\mathrm{S}_{0} \sim \mathrm{~S}_{3}\right)$.

The relation between the data bus and the display outputs is as shown below:

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ |
| $\mathrm{OA}_{3}$ | $\mathrm{OA}_{2}$ | $\mathrm{OA}_{1}$ | $\mathrm{OA}_{0}$ | $\mathrm{OB}_{3}$ | $\mathrm{OB}_{2}$ | $\mathrm{OB}_{1}$ | $\mathrm{OB}_{0}$ |

Clearing the display RAM is achieved by the reset signal (9-pin) but requires the execution of the clear command.

The timing diagrams for both the encoded and decoded modes are shown below.

For the encoded mode, a 3 -to- 8 or 4 -to- 16 decoder is required, according to whether eight or sixteen digit display used.
(1) Encoded mode

(2) Decoded mode


Note 4 : Here $\mathrm{P}_{\mathrm{w}}$ is $640 \mu$ s if the internal clock frequency is set to 100 kHz .

Timing relations of $\mathrm{S}, \overline{\mathrm{BD}}$, and display outputs $\left(\mathrm{OA}_{0} \sim\right.$ $\mathrm{OA}_{3}, \mathrm{OB}_{0} \sim \mathrm{OB}_{3}$ ) are shown below:


Note 5 : Values of the output data shown in the slantd line areas are decided upon the clear command executed last to become the value of the display RAM after the reset. The values in the slanted areas after reset will go low. In the same manner, the values $O A_{0} \sim O A_{3}$. $\mathrm{OB}_{0} \sim \mathrm{OB}_{3}$ are dependent on the clear command executed last. When the both $A$ and $B$ are blanked, the signal $\overline{B D}$ will be in low-level.

MITSUBISHI LSIs
M5L 8279P, M5L 8279P-5

PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

## KEY ENTRY METHODS

## 1. Left Entry

Address 0 in the display RAM corresponds to the leftmost position ( $\mathrm{S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}=0000$ ) of a display and address 15 (or address 7 in 8 -character display) to the rightmost position ( $\mathrm{S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}=111$ or $\mathrm{S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}=111$ ). The 17th (9th) character is entered back into the leftmost position.


Auto-increment mode


2nd entry


Execution of
 the command 10010101
enter next at location 5. Auto-increment

3rd entry


4th entry


## 2. Right Entry

The first data is entered in the rightmost position ( $\mathrm{S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}=0000$ in 16-character display) of a display. From the next entry, the display is shifted left one character and the new data is placed in the rightmost position. A display position and a register address as viewed from the CPU change each each time and do not correspond.


Auto-increment mode


2nd entry


ENTER NEXT AT LOCATION 5. AUTO-INCREMENT


4th entry


ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage | With respect to VSS | $-0.5 \sim 7$ | V |
| $V_{1}$ | Input voltage |  | $-0.5 \sim 7$ | V |
| $V_{0}$ | Output voltage |  | -0.5-7 | $\checkmark$ |
| $\mathrm{Pd}_{\mathrm{d}}$ | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1000 | mW |
| Topr | Operating free-air temperature range |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(T_{a}=0 \sim 70^{\circ} \%\right.$. unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{C C}$ | Supply voltage |  | (Note 6) |  | V |
| $\mathrm{V}_{\text {SS }}$ | Supply voltage |  | 0 |  | V |
| $V_{\text {IH (RL) }}$ | High-level input voltage, return line inputs, shift input and control input | 2.2 |  |  | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage, all others | 2 |  |  | V |
| $V_{\text {IL }}$ (RL) | Low-level input voltage, return line inputs, shift input and control input | $V_{\text {SS }}-0.5$ |  | 1.4 | V |
| $V_{\text {IL }}$ | Low-level input voltage, all others | $\mathrm{V}_{\text {Ss }}-0.5$ |  | 0.8 | V |

Note 6: M5L8279P, $V_{C C}=5 \mathrm{~V} \pm 5 \% ; M 5 L 8279 P-5, V_{C C}=5 \mathrm{~V} \pm 10 \%$

ELECTRICAL CHARACTERISTICS $\left(T_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{CC}}=(\right.$ Note 6$) . \mathrm{V}_{\mathrm{Ss}}=0 \mathrm{~V}$. unless otherwise noted.)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VOH | High-level output voltage | M5L 8279P |  | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ | 2.4 |  |  | v |
|  |  | M5L 8279P-5 | $1 \mathrm{OH}=-400 \mu \mathrm{~A}$ |  |  |  |  |  |
| VOH(INT) | Low-level output voltage, interrupt request output | M5L 8279P | $1 \mathrm{IOH}=-100 \mu \mathrm{~A}$ | 3.5 |  |  | V |  |
|  |  | M5L 8279P-5 | $\mathrm{IOH}^{2}=-300 \mu \mathrm{~A}$ |  |  |  |  |  |
| Vol | Low-level output voltage | M5L 8279P | $1 \mathrm{OL}=1.6 \mathrm{~mA}$ |  |  | 0.45 | V |  |
|  |  | M5L 8279P-5 | $\mathrm{IOL}=2.2 \mathrm{~mA}$ |  |  |  |  |  |
| ICC | Supply current from Vcc |  |  |  |  | 120 | mA |  |
| I (RL) | Input current, return line inputs, shift input and control input |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ |  |  | 10 | $\mu \mathrm{A}$ |  |
|  |  |  | $\mathrm{V}_{1}=0 \mathrm{~V}$ | -100 |  |  | $\mu \mathrm{A}$ |  |
| 11 | Input current, all others |  | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}} \sim 0 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| loz | Off-state output current |  | $V_{1}=V_{C C} \sim 0 V$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| $\mathrm{Ci}_{i}$ | Input capacitance |  | $V_{1}=V_{C C}$ | 5 |  | 10 | pF |  |
| $\mathrm{Co}_{0}$ | Output capacitance |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ | 10 |  | 20 | pF |  |

MITSUBISHI LSIs
M5L 8279P, M5L 8279P-5

PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

TIMING REQUIREMENTS $\left(T_{a}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=(\right.$ Note 6$), \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$, unless otherwise noted.)
Read Cycle

| Symbol | Parameter | Alternative symbol | Test conditions | $\frac{\text { M5L8279P }}{\text { Limits }}$ |  |  | M5L8279P-5 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | Limits |  |  |  |
|  |  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $t_{C(R)}$ | Read cycle time | $\mathrm{t}_{\mathrm{RCY}}$ | (Note 7) | 1000 |  |  | 1000 |  |  | ns |
| $t_{W(R)}$ | Read pulse width | $\mathrm{t}_{\text {RR }}$ |  | 420 |  |  | 250 |  |  | ns |
| $t_{\text {su }}(A-R)$ | Address setup time before RD | $t_{\text {AR }}$ |  | 50 |  |  | 0 |  |  | ns |
| $t h(R-A)$ | Address setup time after RD | $t_{\text {RA }}$ |  | 5 |  |  | 0 |  |  | ns |

## Write Cycle

| Symbol | Parameter | Alternative symbol | Test conditions | M5L8279P |  |  | M5L 8279P-5 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Limits |  |  | Limits |  |  |  |
|  |  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $t_{w(W)}$ | Write pulse width | tww | (Note 7) | 400 |  |  | 250 |  |  | ns |
| $\mathrm{t}_{\text {su }}(A-w)$ | Address setup time before WR | $t_{\text {aw }}$ |  | 50 |  |  | 0 |  |  | ns |
| $\operatorname{th}(W-A)$ | Address hold time after WR | twa |  | 20 |  |  | 0 |  |  | ns |
| $t_{\text {Su }}(D Q-w)$ | Data input setup time before WR | tow |  | 300 |  |  | 150 |  |  | ns |
| $\mathrm{th}(\mathrm{w}-\mathrm{DQ})$ | Data input hold time after WR | two |  | 40 |  |  | 0 |  |  | ns |

## Other Timings

| Symbol | Parameter | Alternative symbol | Test conditions | M5L 8279P |  |  | M5L 8279P-5 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Limits |  |  | Limits |  |  |  |
|  |  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $t_{C(\phi)}$ | Clock cycle time | $\mathrm{t}_{\mathrm{Cr}}$ | (Note 7) | 500 |  |  | 320 |  |  | ns |
| $t_{W(\phi)}$ | Clock pulse width | $\mathrm{t}_{\phi} \mathrm{W}$ |  | 230 |  |  | 120 |  |  | ns |

For an internal clock frequency of 100 kHz

- Key scan cycle time:
- Key debounce cycle time:
5.1 ms
10.3 ms
$80 \mu \mathrm{~s}$
10.3 ms
- Single-key scan time:
- Single digit display time:
$490 \mu \mathrm{~s}$
- Blanking time:
$150 \mu \mathrm{~s}$
- Internal clock cycle:
$10 \mu \mathrm{~s}$

High-level input reference level: 2V Input pulse level: Input pulse rise time: Input pulse fall time:

Low-level input reference level: 0.8 V
M5L 8279P, $C_{L}=100 p F ; M 5 L 8279 P-5, C_{L}=150 p F$

SWITCHING CHARACTERISTICS $\left(T_{a}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=(\right.$ Note 1$) . \mathrm{V}_{S S}=0 \mathrm{~V}$. unless otherwise noted.)

| Symbol | Parameter | Alternative symbol | Test conditions | M5L8279P |  |  | M5L8279P-5 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Limits |  |  | Limits |  |  |  |
|  |  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $t_{P Z V}(R-D Q)$ | Output enable time after read | $\mathrm{t}_{\mathrm{RD}}$ | (Note 3) |  |  | 300 |  |  | 250 | ns |
| $t_{P Z V}(A-D Q)$ | Output enable time after address | $\mathrm{t}_{\text {AD }}$ |  |  |  | 450 |  |  | 250 | ns |
| $t_{\text {PVZ }}(\mathrm{R}-\mathrm{DQ})$ | Output disable time after read | $t_{\text {DF }}$ |  | 10 |  | 100 | 10 |  | 100 | ns |

Note 8 : Test conditions
Input pulse level:
Input pulse rise time:
20ns
2Ons
High-level input reference voltage: 2 V

Low-level input reference voltage: 0.8 V
High-level output reference voltage: 2 V
M5L8279P, $C_{L}=100 \mathrm{pF}$; M5L8279P-5, $C_{L}=150 \mathrm{pF}$

TIMING DIAGRAM
Read Mode


Write Mode


Clock Input


MITSUBISHI LSIs
M5L 8279P, M5L 8279P-5

PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

TYPICAL APPLICATION CIRCUIT


```
<
```


## DESCRIPTION

The M58412P and M58413P CMOS aluminum-gated LSIs serve 4 -digit liquid-crystal display (LCD) digital alarm clocks employing quartz oscillators of 4.2 MHz and 32 kHz respectively.

## FEATURES

- Low current consumption. Under ordinary conditions, M58412P consumes $30 \mu \mathrm{~A}$ at an oscillator frequency of 4.2 MHz and $\mathrm{V}_{\mathrm{ss}}(1)$ level of -1.5 V , while M58413P consumes $2 \mu \mathrm{~A}$ at 32 kHz and $\mathrm{V}_{\mathrm{SS}(1)}$ of -1.5 V .
- The 12 -hour clock-display function shows AM or PM hours and minutes; the 24 -hour system shows hours and minutes alone.
- Separate switches enable independent setting of hours and minutes.
- Five alarm output signals are provided: a continuous alarm-bell signal, intermittent alarm-bell signal, external bell-oscillator-circuit-drive signal, external electronicapparatus switching signal, and 12 min or 120 min DC signal.
- The alarm bell output can continue for up to 12 min .
- A 10 min 'snooze' function is incorporated.
- The LSI causes the whole display to flash on and off when battery voltage drops below the specified level.
- Two LCD mark outputs are provided: alarm and sleep. The display offers immediate indication of the function in current operation.
- The LSIs enable sleep and auto-recording timers to be set at any time during a 59 -minute period. A 120 -minute output mode is also available with auto-recording timers.



## APPLICATIONS

- Alarm clocks with a 'snooze' function
- Sleep timers
- Travel watches
- Switching timers for electronic apparatus
- Auto-recording timers for audio equipment


## FUNCTIONS

Normal clock, alarm clock, 'snooze' timer, sleep timer, electronic-apparatus switching timer, and audio-equipment auto-recording timer functions are provided by the oscillator and frequency divider ( 4.2 MHz for M58412P and 32 kHz for M58413P).
BLOCK DIAGRAM

## OPERATION

The following figures and tables show the LCD-electrode
arrays on the LCD panel, the segment codes, and the display modes.


Table 1 12-Hour Clock Display


[^12]

Table 2 24-Hour Clock Display
Mode

[^13]MITSUBISHI LSIs
M58412P, M58413P

## CMOS LCD DIGITAL ALARM CLOCK CIRCUITS

## FUNCTIONS OF INPUT AND OUTPUT PINS Input Pins

The potential drop to the level of $\mathrm{V}_{\mathrm{SS}(1)}(-1.5 \mathrm{~V})$ or $\mathrm{V}_{\mathrm{SS}(2)}$ $(-3 \mathrm{~V})$ achieved inside the LSI ensures that all the input pins are used in the floating-state condition. The input pins $A_{1}, A_{2}, A_{3}, S_{1}$, and $S_{6}$ have the potential of $V_{S S}(1)$, while all the other input pins have $\mathrm{V}_{\mathrm{SS}(2)}$. Signal input requires the use of the $V_{D D(G N D)}$ level for all input pins.

## $\mathrm{S}_{1}$ Pin

Every push of the $S_{1}$ push-button switch advances 1 minute in normal clock-time adjustment, alarm-time setting and sleep-time setting. Raising to the hour digit is prohibited in this operation. In the normal-clock ordinary-display mode, the $S_{1}$ pin also serves as a start/stop input pin for the sleep timer. A sleep mark flashing on and off displays the sleep timer's operation. It will disappear when the sleep timer stops operation, or as soon as the time initially set on the sleep timer is reached.

## $\mathbf{S}_{2}$ Pin

Every push of the $S_{2}$ push-button switch advances 1 hour in normal clock-time adjustment and alarm-time setting. In the normal-clock ordinary-display mode, the $S_{2}$ pin also serves as an input pin to bring the sleep output to the $\mathrm{V}_{\mathrm{SS}(1)}$ level. This function makes it possible to switch off a radio or other electronic apparatus before the time initially set on the sleep timer is reached.

## $S_{3}$ Pin

When the $A_{3} p i n$ is held at the $V_{D D}$ level, a momentary switch should be used to enable the input with the $S_{3}$-pin potential to change momentarily to the $\mathrm{V}_{\mathrm{DD}}$ level. Pushing the $\mathrm{S}_{3}$ switch changes the mode cyclically in the sequence: normal-clock ordinary display; alarm-time display (alarmtime setting is possible); and sleep-time display (sleep-time setting is possible). However, when the $\mathrm{A}_{3}$ pin is in the floating state (the inside-LSI potential is -1.5 V ), it is recommended to use a lock switch to retain the $V_{D D}$ level at the $S_{3}$ pin. While $S_{3}$-pin potential is kept at $V_{D D}$, the alarm-time display mode is effective (alarm-time setting is possible). Disconnecting the $\mathrm{S}_{3}$ pin restores the normalclock ordinary-display mode. The sleep-timer mode cannot be used when the $A_{3}$ pin is in the floating state. In this case, however, there are convenient applications (for travel watches, etc.) free from the problem of alarm-time lags behind the set time which sometimes arise from the use of momentary switches due to their accidental operation.

## $S_{4}$ Pin

When the normal-clock normal-display mode of the basic clock is effective, maintaining this pin at the $V_{D D}$ level causes entry to the normal-clock time-adjustment mode. After time adjustment with the $S_{1}$ and $S_{2}$ pins, clock operation starts with the ' 00 ' second of the adjusted time as soon as $S_{4}$ is disconnected from the $V_{D D}$ level.

## $\mathrm{S}_{5}$ Pin

This pin is used to provide alarm-timer set input. Maintaining this input pin at the $\mathrm{V}_{\mathrm{DD}}$ level causes the alarm mark to stay on. When the normal clock time coincides with the alarm time, two types of alarm output, AL. OUT1 and AL. OUT2, generate alarm signals. (The alarm signal with a pulse width of 250 ms is generated only once after the coincidence takes place.) When cancellation of the alarm signal is desired, disconnecting the $\mathrm{S}_{5}$ pin from the $V_{D D}$ level causes both the alarm mark and alarm signal to disappear. No alarm signals will be generated when the normal clock time coincides with the alarm time, unless the $S_{5}$ pin is at the $V_{D D}$ level.

## $\mathrm{S}_{6}$ Pin

This pin has three functions: 'snooze' timer-setting input, sleep-timer resetting input, and LCD lamp switching at night. When an alarm signal is generated in the normalclock ordinary-display mode, bringing the $\mathrm{S}_{6}$ potential momentarily to $\mathrm{V}_{\mathrm{DD}}$ stops the alarm signal for a moment and generates it again after $9 \sim 10$ minutes. (The 1 -pulse alarm signal with a 250 ms pulse width cannot be generated again.) The 'snooze' function can be repeated at every signal input made to the $S_{6}$ pin. However, it does not operate after an alarm signal has continued for 12 minutes. This function is useful for 'snooze' clocks and other applications.

When no alarm signals are generated in the normal-clock ordinary-display mode, or when the 'snooze' function is not in operation, bringing the $S_{6}$ potential momentarily to $V_{D D}$ makes it possible to reset the sleep time to 59 minutes and to make the sleep output level $V_{D D}$. This means that when a stereo or other apparatus connected is to be switched off after 59~60 minutes, it is unnecessary to use the 59 minute setting in the sleep-time display mode: It is only necessary to push the $\mathrm{S}_{6}$ push-button switch and then push the $S_{1}$-pin start button, giving great ease of operation. The $\mathrm{S}_{6}$ pin, at a potential level of -1.5 V , also serves as an LCD lamp power terminal at night (See Fig. 1). Care should be taken, however, over the fact that every time the LCD lamp is turned on a 'snooze' timer set input or sleep-timer/ reset input is entered.

Fig. 1 An LCD lamp circuit


Vss(1) ( -1.5 V )

## $A_{1}$ and $A_{2}$ Pins

AL. OUT1 pin alarm output in different modes is generated in accord with a combination of the $A_{1}$ - and $A_{2}$-pin potentials. Table 3 shows four modes and their applications.
Table 3 AL. OUT1 Pin Alarm Output

| $A_{1}$ | $A_{2}$ | Output wavetorm of AL. OUT1 | Main applications |
| :---: | :---: | :---: | :---: |
| N.C. | N.C. |  | Operation of bells. buzzers and other sound sources without oscillator circuits (intermittent sound) |
| $V_{D D}$ | N.C. | $\begin{aligned} & V_{D D} \\ & V_{S S(1)} \\ & 1 \\ & 1 \mathrm{~L} \\ & 1 \mathrm{~L} \\ & \\ & \\ & \end{aligned}$ | Operation of sound sources with oscillator circuits (intermittent sound) |
| N.C. | $V_{D D}$ | $\left.\begin{array}{l} V_{D D} \\ V_{S S(1)} \end{array}\right]\\|\\|\\|\\|\\|\\|\\|\\|\\|-\cdots .$ | Operation of sound sources without oscillation circuits (continuous sound) |
| $V_{D D}$ | $V_{D D}$ | $\begin{aligned} & V_{D D}=250 \mathrm{~ms} \\ & V_{S S(1)}-2 . \end{aligned}$ | Switching of electronic apparatus |

## $A_{3}$ Pin

This pin controls mode shifts between normal-clock ordina-ry-display mode, alarm-time display mode, and sleep-time display mode by the $S_{3}$ pin. When the $A_{3}$ pin is not connected (N.C.), it operates in the alarm-time display mode so long as the $S_{3}$ pin is at the $V_{D D}$ level. When the $S_{3}$ pin is disconnected from the $V_{D D}$ contact, the $S_{3}$ pin enters the normal-clock ordinary-display mode, but not the sleeptime display mode. When the $A_{3}$ pin is at the $V_{D D}$ level, mode shifts occur cyclically in the sequence: normal-clock ordinary display; alarm-time display; sleep-time display; and normal-clock ordinary display, each time the $S_{3}$ pin. is momentarily at the $\mathrm{V}_{\mathrm{DD}}$ level.

## 12/24 Pin

Bringing the $12 / 24$-hour pin to the $V_{D D}$ level turns the 12 -hour cycle display into the 24 -hour cycle display.

## $T_{1}, T_{2}$ and $T_{3}$ Pins

The $T_{3}$ pin is a clock-input pin for high-speed test use. Combinations of $T_{1}$ and $T_{2}$ pin potentials control the test mode and options, as shown in Table 4.
Table 4 Test Mode

| $T_{1}$ | $T_{2}$ | Mode |
| :---: | :--- | :--- |
| N.C. | N.C. | Normal operation |
| $V_{D D}$ | N.C. | Normal-clock ordinary display with the colon kept ON <br> (without colon on-off flash) |
| N.C. | $V_{D D}$ | The counter is reset and 'AM $12: 00 '$ <br> is displayed in the normal-clock ordinary-display mode. Here. <br> the alarm time is AM $12: 00$ ( $0: 00$ for 24 -hour cycle) and the <br> sleep time is 59 minutes. |
| $V_{D D}$ | $V_{D D}$ | Carryover from the minute to the hour digits is prohibited. The <br> common output is held at the $V_{S S}(2)$ level. and the segment <br> and mark output for display is at the $V_{D D}$ level. High-speed <br> testing is possible. |

## OUTPUT PINS

Output Pins for Segments, COM, $\overline{C O M}$ AL. MARK, and SL. MARK
The COM output pin common signal has a frequency of 32 Hz . Segments and mark•output pins which are not displayed give common signals, while segments and mark output pins displayed give inverse-phase signals of common signals. The $\overline{C O M}$ output is used for permanently-displayed segments or marks.

## AL. OUT1 (Alarm output 1) Pin

When the normal-clock ordinary-display time coincides with the alarm time, alarm signals with the waveforms shown in Table 3 are generated at the AL. OUT1 pin for 12 minutes. The 250 ms pulse-width alarm output, however, is given only once after the coincidence.

Coincidence in the alarm-time display mode causes the AL. OUT1 to be given for one minute. When they coincide in the normal-clock time-adjustment mode, continuous alarm signals are generated until the time is advanced.

## AL. OUT2 (Alarm Output 2) Pin

When both the $A_{1}$ and $A_{2}$ pins are at the $V_{D D}$ level (when the AL. OUT1 is the 250 ms pulse-width alarm output), the AL. OUT2 pin gives a DC output for $110 \sim 120 \mathrm{~min}$. In cases of the alarm-time minute digit set to integral multiples of 10 minutes from 10 to 50 min ., a DC output is sent out for 120 min . This signal is useful for controlling electronic apparatus for 2 -hour auto-recording. When both the $A_{1}$ and $A_{2}$ pins are at other than the $V_{D D}$ level, a DC output is given for $11 \sim 12 \mathrm{~min}$ by the AL. OUT2 pin.

Fig. 2 Alarm output waveforms


## MITSUBISHI LSIs

## M58412P, M58413P

## CMOS LCD DIGITAL ALARM CLOCK CIRCUITS

## SL. OUT (Sleep Output) Pin

This pin can be used not only for sleep timers but also for turning on and off radios, TVs, cassette decks, and VTRs. In the normal-clock ordinary-display mode, the SL. OUT pin can be brought to the $\mathrm{V}_{\mathrm{DD}}$ level, i.e., the switch-on stage, by starting the sleep timer with the $\mathrm{S}_{1}$ pin, or by bringing the $S_{6}$ pin potential momentarily to $V_{D D}$ after 12 minutes' issuance of the alarm signal or when the 'snooze' function is not in operation. As soon as the sleep time becomes 59 minutes in the normal-clock ordinary-display mode (the sleep timer does not display the time elapsed), or by bringing the $\mathrm{S}_{2}$-pin potential momentarily to $\mathrm{V}_{\mathrm{DD}}$ in the normal-clock ordinary-display mode, the switch-off state, i.e., the $\mathrm{V}_{\mathrm{SS}(1)}$ level, holds. Fig. 3 shows SL. OUT-pin output waveforms: (1) when the switched-off state is entered at the sleep time set; (2) when the timer is stopped after the start of the sleep timer and started again; and (3) when the switched-off state is entered before the sleep time set. Input pins to be used are shown in parentheses. When the sleep output is turned to the $V_{D D}$ level by using the $S_{6}$ pin, this level is maintained unless the sleep timer is started with the $\mathrm{S}_{1}$ pin. Use of the SL. OUT pin as a maximum 60 -minute auto-recording pin requires that both the $A_{1}$ and $A_{2}$ pin potentials are set to $V_{D D}$ and the AL. OUT1 pin is connected with the $S_{1}$ pin as shown in Fig. 7. In this case, sleep output assumes the $\mathrm{V}_{\mathrm{DD}}$ level when the alarm time coincides with the normal time.

Fig. 3 SL. OUT output waveforms
$\operatorname{Start}\left(S_{1}\right) \quad t_{0}$ : Sleep time set

(3)


## POWER CIRCUITS

$\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{ss}(1)}, \mathrm{V}_{\mathrm{Ss}(2)}, \mathrm{CF}$, and CT Pins
The electrical power supply is a 1.5 V battery $\left(=\mathrm{V}_{\mathrm{DD}}\right.$ $\left.\mathrm{V}_{\mathrm{SS}(1)}\right)$. Use of $0.1 \mu \mathrm{~F}$ condensers between the CF and CT pins and between the $\mathrm{V}_{\mathrm{SS}(2)}$ and $\mathrm{V}_{\mathrm{DD}(\mathrm{GND})}$ pins gives voltage about double the power voltage, making possible direct operation of the LCD.

## BD (Battery Detector) Pin

By connecting a resistor between the BD and $\mathrm{V}_{\mathrm{SS}(1)}$ pins which has a proper temperature characteristic and a resistance between $15 \mathrm{k} \Omega$ and $750 \Omega$, the segments and marks displayed flash on and off in a 2 sec period, a visual reminder of the necessity to replace the battery, when the battery
voltage drops to any specified level in the detectable voltage range of $V_{D D}=-1.2 \sim-1.5 \mathrm{~V}$. This flashing can be stopped by making the $\mathrm{S}_{6}$ potential momentarily $\mathrm{V}_{\mathrm{DD}}$. However, it will start again at the next sampling time (max. one minute later) until the battery is replaced.

## OPERATIONAL METHODS

Fig. 4 Operation when the $A_{3}$ Pin is N.C.


Note 3 : The symbol 兴 shows a 2 sec -period on-off flash.
4 : Lock switches are used in the $S_{3} . S_{4}$ and $S_{5}$ pins.

Fig. 5 Operation when the $A_{3}$, pin is at the $V_{D D}$ level


Note 5 : The symbol 米 shows a 2 sec-period on-off flash.
6 : Lock switches are used in the $S_{4}$ and $S_{5}$ pins.

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SS }}(1)$ | Supply voltage | $\begin{aligned} \mathrm{V}_{D D} & =\mathrm{GND} \\ \mathrm{~T}_{\mathrm{a}} & =25^{\circ} \mathrm{C} \end{aligned}$ | 0.1~-3 | V |
| $\mathrm{V}_{\text {SS }}(2)$ | Supply voltage |  | 0. 1~-7 | V |
| $V_{1(1)}$ | Input voltage for $\mathrm{V}_{\text {SS }}(1)$ supply |  | $\mathrm{V}_{S S}(1) \sim \mathrm{V}_{\text {DD }}$ | V |
| $\mathrm{V}_{1}(2)$ | Input voltage for $\mathrm{V}_{\text {SS }}(2)$ supply |  | $V_{S S}(2)-V_{D D}$ | $\checkmark$ |
| Topr | Operating free-air ambient temperature range |  | $-20 \sim 65$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-30 \sim 80$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(T_{a}=25^{\circ} \mathrm{C}\right.$. except where otherwise specified)

| Symbol | Parameter |  | Conditions ( Note 6) | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Nom | Max |  |
| $\mathrm{V}_{\text {SS }}(1)$ | Supply voltage | M 58412P |  | $\mathrm{C}_{\text {IN }}=15 \mathrm{pF}, \mathrm{C}_{\text {OUT }}=10 \mathrm{pF}, \mathrm{R}_{\mathrm{O}}=20 \Omega$ | -1.2 | -1.5 | -1.9 | V |
|  |  | M 58413P | $\mathrm{C}_{\text {IN }}=15 \mathrm{pF}, \mathrm{C}_{\text {OUT }}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{O}}=30 \mathrm{k} \Omega$ | $-1.1$ | $-1.5$ | -2 | V |
| $\mathrm{V}_{\text {SS }}(2)$ | Supply voltage | M 58412P | $\mathrm{C}_{\text {IN }}=15 \mathrm{pFF}, \mathrm{C}_{\text {OUT }}=10 \mathrm{pF}, \mathrm{R}_{\text {O }}=20 \Omega$ | -2.4 | -3 | $-3.8$ | V |
|  |  | M 58413P | $\mathrm{C}_{\text {IN }}=15 \mathrm{pF}, \mathrm{C}_{\text {OUT }}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{O}}=30 \mathrm{k} \Omega$ | -2.2 | -3 | -4 | V |

ELECTRICAL CHARACTERISTICS
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{GND}, \mathrm{M} 58412 \mathrm{P}: \mathrm{f}=4.1943 \mathrm{MHz}, \mathrm{M} 58413 \mathrm{P}: \mathrm{f}=32.768 \mathrm{kHz}\right.$. except where otherwise specified)

| Symbol | Parameter |  | Test conditions (Note 6) | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| IdD | Supply current from $\mathrm{V}_{\text {DD }}$ | M 58412 P |  | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}(1)}=-1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{IN}}=15 \mathrm{pF}, \mathrm{C}_{\text {OUT }}=10 \mathrm{pF} \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=0.1 \mu \mathrm{~F}, \quad \mathrm{R}_{\mathrm{O}}=20 \Omega \end{aligned}$ |  | 30 | 80 | $\mu \mathrm{A}$ |
|  |  | M 58413 P | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}(1)}=-1.5 \mathrm{~V}, \mathrm{C}_{\mathbb{N}}=15 \mathrm{pF}, \mathrm{C}_{\text {OUT }}=30 \mathrm{pF} \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=0.1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{O}}=30 \mathrm{k} \Omega \end{aligned}$ |  | 2 | 5 | $\mu \mathrm{A}$ |
| $V_{\text {I }}$ (OSC) | Oscillator input voltage | M 58412 P | $\mathrm{C}_{\mathrm{IN}}=15 \mathrm{pF}, \mathrm{C}_{\text {OUT }}=10 \mathrm{pF}, \mathrm{R}_{\mathrm{O}}=20 \Omega$ <br> within 1 sec of oscillation |  |  | $-1.2$ | V |
|  |  | M 58413 P | $\mathrm{C}_{\mathrm{IN}}=15 \mathrm{pF}, \mathrm{C}_{\mathrm{OUT}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{O}}=30 \mathrm{k} \Omega$ <br> within 5 sec of oscillation |  |  | $-1.2$ | V |
| IOL(COM) | Low-level output current (common) |  | $\mathrm{V}_{S S(2)}=-3 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{OL}}=-2.9 \mathrm{~V}$ | 30 |  |  | $\mu \mathrm{A}$ |
| 1 OH (COM) | High-level output current (common) |  | $\mathrm{V}_{S S}(2)=-3 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{OH}}=-0.1 \mathrm{~V}$ | -30 |  |  | $\mu \mathrm{A}$ |
| Iol(SEG) | Low-level output current (segment) |  | $\mathrm{V}_{S S(2)}=-3 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{OL}}=-2.9 \mathrm{~V}$ | 5 |  |  | $\mu \mathrm{A}$ |
| 1 OH (SEG) | High-level output current (segment) |  | $\mathrm{V}_{\mathrm{SS}(2)}=-3 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{OH}}=-0.1 \mathrm{~V}$ | - 5 |  |  | $\mu \mathrm{A}$ |
| IoL(AL) | Low-level output current (alarm. sleep) |  | $\mathrm{V}_{\mathrm{SS}(1)}=-1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=-1 \mathrm{~V}$ | 100 |  |  | $\mu \mathrm{A}$ |
| $1 \mathrm{OH}(\mathrm{AL})$ | High-level output current (alarm, sleep) |  | $\mathrm{V}_{\mathrm{SS}(1)}=-1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=-0.5 \mathrm{~V}$ | -100 |  |  | $\mu \mathrm{A}$ |
| IIL | Low-level input current |  | $\mathrm{V}_{\mathrm{SS}(1)}=-3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=-3 \mathrm{~V}$ <br> except for test input terminals |  |  | -0.2 | $\mu \mathrm{A}$ |
| ${ }_{1 / H}$ | High-level input current |  | $V_{S S(2)}=-3 V, \quad V_{I H}=0 V$ except for test input terminals |  |  | 0.2 | $\mu \mathrm{A}$ |
| $V_{0(2)}$ | Doubler output voltage |  | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}(1)}=-1.5 \mathrm{~V}, \mathrm{C}_{1}=\mathrm{C}_{2}=0.1 \mu \mathrm{~F} \\ & \mathrm{I}_{\mathrm{O}}=2 \mu \mathrm{~A} \end{aligned}$ | $-2.8$ |  |  | V |
| $V_{1(B D)}$ | Battery detector voltage range |  | $15 \mathrm{k} \Omega \leqq \mathrm{R}_{\text {BD }} \leqq 750 \mathrm{k} \Omega$ | $-1.2$ |  | $-1.5$ | V |

Note 7 : Ro refers to a crystal impedance.

## MITSUBISHI LSIs

## M58412P, M58413P

## CMOS LCD DIGITAL ALARM CLOCK CIRCUITS

## TYPICAL APPLICATION CIRCUITS

Fig. 6 An alarm clock with 'snooze' and sleep functions


Fig. 7 An alarm clock with 'snooze' and auto-recording functions


## MITSUBISHI LSIs <br> M58434P, M58435P M58436-001P, M58437-001P

CMOS ANALOG CLOCK CIRCUITS

## DESCRIPTION

This family of CMOS circuits is particularly suited for crys-tal-controlled clocks where induction motors or stepping motors are used.

| Type | Process | Crystal oscillator | Motor | Alarm sound |
| :---: | :---: | :---: | :---: | :---: |
| M58434P | Silicon-gate <br> CMOS | 4.1943 MHz | Induction <br> motor | 1024 Hz |
| M58435P | Silicon-gate <br> CMOS | 4.1943 MHz | Stepping <br> motor | 1024 Hz |
| M58436 <br> -001 P | Aluminum-gate <br> CMOS | 4.1943 MHz | Stepping <br> motor | $4096 \times 8 \times 1 \mathrm{~Hz}$ |
| M58437 <br> -001 P | Aluminum-gate <br> CMOS | 32.768 KHz | Stepping <br> motor | $4096 \times 8 \times 1 \mathrm{~Hz}$ |

## FEATURES

- Low power dissipation:

| M58434P, M58435P: | $30 \mu \mathrm{~A}$ | (typ) |
| :--- | ---: | :--- |
| M58436-001P: | $35 \mu \mathrm{~A}$ | (typ) |
| M58437-001P: | $2 \mu \mathrm{~A}$ | (typ) |

- Low voltage operation:

M58434P, M58435P:
M58436-001P:
1.2 V (min)
1.1 V ( min )

- Direct drive of ceramic resonator (M58436-001P and M58437-001P only)


## APPLICATIONS

- Crystal-controlled alarm clock
- Precision timepiece for electronic apparatus
- Frequency divider for electronic apparatus



## FUNCTION

Circuitry consists of an oscillator, frequency divider, bridgetype driver circuit for an induction motor (M58434P) or a stepping motor (M58435P, M58436-001P, M58437-001P), and an alarm bell driver circuit. The oscillator frequency is 32.768 kHz for the M58437-001P and 4.1943 MHz for the other types.


MITSUBISHI LSIs

## CMOS ANALOG CLOCK CIRCUITS

## FUNCTIONAL DESCRIPTION

## Oscillation Circuit

This circuit is completed by connecting a crystal between $\mathrm{XTAL}_{1}$ (oscillation input) and $\mathrm{XTAL}_{2}$ (oscillation output) and capacitances between both terminals and GND.

## Motor Driver Circuit

This circuit amplifies motor driving current at the output frequency of the last divider. In M58434P and M58435P, Outputs $\mathrm{OUT}_{1}$ and $\mathrm{OUT}_{2}$ are always in a mutually reversed phase, while in the M58436-001P and M58437-001P, OUT 1 has a wave-form delayed 1 sec from $\mathrm{OUT}_{2}$. It is realized by continuous movement or stepped movement when the M58434P is connected to an induction motor (M58434), to a stepping motor with series-connected capacitance (M58435P) or a stepping motor (M58436001P and M58437-001P). The size of the capacitance for M58435P is determined by the total current consumption and the required motor torque, and with a $47 \mu \mathrm{~F}$ capacitor, SUM-2 manganese dry cells will last for about one year.

## Reset Input ( $\overline{\text { RESET }}$ )

When the $\overline{\text { RESET }}$ terminal of the M58435P is held at $\mathrm{V}_{\text {SS }}$ level, outputs $\mathrm{OUT}_{1}$ and $\mathrm{OUT}_{2}$ hold their current states of
that time, and invert $0.97 \sim 1.0$ sec after the reset terminal is released from the $V_{S S}$ level. In the M58436-001P and M58437-001P, OUT ${ }_{1}$ and OUT ${ }_{2}$ go to the $\mathrm{V}_{\text {Ss }}$ level, and $0.97 \sim 1.0 \mathrm{sec}$ after the reset terminal is released from $V_{s s}$ level, a 31 ms pulse is generated from the output opposite to the one that emitted a 31ms pulse immediately before the reset. If the $\overline{\operatorname{RESET}}$ terminal is connected with the $\mathrm{V}_{\mathrm{SS}}$ during the 31ms pulse, the reset will be started completely after the pulse ends. This prevents inadvertent interruption of complete action of the motor owing to the reset function. The M59434P has no reset function.

## Alarm Output Buffer Circuit

This circuit consists of an N -channel open-drain MOS transistor and generates a signal to drive a ceramic resonator or magnetic speaker (see p. 10-14). The alarm output is a 1024 Hz signal, with a duty cycle of $50 \%$ for M5843P and M 58435 P , and burst signals of $4096 \mathrm{~Hz}, 8 \mathrm{~Hz}$, and 1 Hz , each of 50\% duty, for M58436-001P and M58437-001P. Direct drive of the ceramic resonator by M58436-001P and M58437-001P is possible because of the high alarm output breakdown voltage.

Table 1 Output Waveforms on the OUT1, OUT ${ }_{2}$, and ALARM OUT terminals


MITSUBISHI LSIs

## M58434P, M58435P <br> M58436-001P, M58437-001P

CMOS ANALOG CLOCK CIRCUITS

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $V_{D D}$ | Supply voltage | With respect to VSS | $-0.3 \sim 5$ | V |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating free-air ambient temperature range |  | $-20 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $T_{a}=25^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Nom | Max |  |
| $V_{D D}$ | Supply voltage |  |  | 1.5 |  | V |
| VSS | Supply voltage (GND) |  |  | 0 |  | V |
| fosc | Crystal oscilation frequency | M58434P <br> M58435P <br> M58436-001P |  | 4.1943 |  | $-\mathrm{MHz}$ |
|  |  | M 58437-001P |  | 32.768 |  | kHz |
| $\mathrm{R}_{0}$ | Crystal impedance of crystal oscillator | M58434P <br> M58435P <br> M58436-001P |  | 30 | 60 | $\Omega$ |
|  |  | M 58437-001P |  | 20 | 30 | k ת |
| $\mathrm{C}_{\text {IN }}$ | External input capacity |  |  | 20 |  | pF |
| Cout | External output capacity |  |  | 20 |  | pF |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$. unless otherwise noted)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VDD | Supply voltage | M58434P <br> M58435P |  | $\mathrm{C}_{\text {IN }}=\mathrm{COUST}=20 \mathrm{pF}, \mathrm{RO}_{\mathrm{O}}=30 \Omega$ | 1.2 | 1.5 | 1.9 | V |
|  |  | M 58436-001P | $\mathrm{C}_{\text {IN }}=\mathrm{C}_{\text {OUT }}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{O}}=30 \Omega$ | 1.1 | 1.5 | 1.9 | V |
|  |  | M58437-001P | $\mathrm{C}_{\text {IN }}=\mathrm{COUT}=20 \mathrm{pF}, \mathrm{Ro}_{\mathrm{O}}=20 \mathrm{k} \Omega$ |  |  |  |  |
| IDD | Supply current | M58434P <br> M58435P | $V_{D D}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{IN}}=C_{O U T}=20 \mathrm{pF}, \mathrm{R}_{0}=30 \Omega$ |  | 30 | 50 | $\mu \mathrm{A}$ |
|  |  | M58436-001P | $\mathrm{V}_{D D}=1.5 \mathrm{~V}, \mathrm{C}_{\text {IN }}=\mathrm{C}_{\text {OUT }}=20 \mathrm{PF}, \mathrm{R}_{0}=30 \Omega$ |  | 35 | 70 | $\mu \mathrm{A}$ |
|  |  | M58437-001P | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{G}_{\mathrm{I}}=\mathrm{C}_{\text {OUT }}=20 \mathrm{pF}, \mathrm{R}_{0}=20 \mathrm{k} \Omega$ |  | 2 | 5 | $\mu \mathrm{A}$ |
| Ron( $\mathrm{P}+\mathrm{N}$ ) | Motor driving output saturation resistance <br> (P-channel + N-channel) | M58434P <br> M58435P | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}$, IOUT $= \pm 3 \mathrm{~mA}$ |  | 150 | 300 | $\Omega$ |
|  |  | M58436-001P M58437-001P | $\mathrm{V}_{\text {DD }}=1.5 \mathrm{~V}$, I OUT $= \pm 3 \mathrm{~mA}$ |  | 100 | 200 | $\Omega$ |
| Ron(AL) | Alarm bell driving output saturation resistance ( N -channel) | M58434P <br> M58435P | $V_{D D}=1.5 \mathrm{~V}, \mathrm{IOUT}=3 \mathrm{~mA}$ |  | 0.5 | 1 | k $\Omega$ |
|  |  | M58436-001P M58437-001P | $\mathrm{V}_{\text {DD }}=1.5 \mathrm{~V}, \mathrm{l}$ OUT $=3 \mathrm{~mA}$ |  | 100 | 200 | $\Omega$ |
| Isw | Reset input current | M58435P <br> M58436-001P <br> M58437-001P | $V_{D D}=1.5 \mathrm{~V}$, |  |  | 1 | $\mu \mathrm{A}$ |

MITSUBISHI LSIs

## M58434P, M58435P <br> M58436-001P, M58437-001P

CMOS ANALOG CLOCK CIRCUITS

TYPICAL APPLICATION CIRCUITS

1. Ceramic resonator with M58434P

2. Ceramic buzzer with M58436-001P or M58437-001P

3. Magnetic speaker with M58435P

4. Magnetic speaker with M58436-001P or M58437-001P


## MITSUBISHI LSIs

 M58478P
## GENERAL DESCRIPTION

The M58478P is a frequency divider manufactured by aluminum CMOS technology. It produces a frequency of $1 / 59719$ or $1 / 88672$ of the input frequency $(3.58 \mathrm{MHz}$ to 60 Hz or 4.43 MHz to 50 Hz ).

## FEATURES

- Makes possible a crystal oscillator circuit
- Capable of handling small-amplitude input signals as low as $0.3 \mathrm{~V}_{\mathrm{PP}}$
- Frequency-dividing ratio selected through terminal N
- Reset function
- Produces a shaped-waveform output of the same frequency as the input signal or oscillation output
- Derives a vertical scanning frequency from TV color subcarrier


## APPLICATIONS

- Frequency divider for VTR


## SUMMARY OF FUNCTIONS

The M58478P has a programmable counter consisting of a 17-stage binary frequency divider, which delivers 60 Hz or 50 Hz output from an input of 3.58 MHz or 4.43 MHz , depending on the state of terminal N .

## PIN CONFIGURATION (TOP VIEW)



Outline 8P1


MITSUBISHI LSIs M58478P

## 17-STAGE OSCILLATOR/DIVIDER

## FUNCTIONAL DESCRIPTION <br> Crystal Oscillator

A crystal oscillator is obtained by connecting a quartz resonator element between terminals OSC IN and OSC OUT, and capacitances $C_{L I}$ and $C_{\text {Lo }}$ between the two terminals and $V_{\text {SS }}$. (A feedback resistor is contained on-chip.) An amplifier is contained in terminal OSC IN, allowing even a small amplitude signal to be input via the coupling capacitor $\mathrm{C}_{\mathrm{C}}$.

## Output Frequency

When the input N is open (high), the frequency-dividing ratio is set at 59719 , producing a 60 Hz output from a 3.58 MHz input. When N is ${ }^{\circ}$ low, the ratio is 88672 , producing 50 Hz from 4.43 MHz input. Figure 1 shows the waveform of the divided frequency output.
Shaped-waveform output of the same frequency as the input signal or oscillation frequency is produced on the TUNER output.

## Reset Function

When the RESET input is changed from high to low (edge trigger reset of the active. low), the output OUT turns low.

## Pull-up Resistance

There is a pull-up resistor in both terminals N and $\overline{\mathrm{RESET}}$, eliminating the need for any external resistor. Resistance of the standard pull-up resistor is $20 \mathrm{k} \Omega$.

## Frequency Dividing Ratio

The frequency-dividing ratio is determined by the data contents of the programmable counter.

## Change of the Frequency-Dividing Ratio

Different frequency-dividing ratios are available. Any frequency-dividing ratio from 5 to $131071\left(=2^{17}-1\right)$ can be provided by changing the data input to the programmable counter.

Fig. 1 Waveform of divided-frequency output
When input $\mathbf{N}$ is open (high):


When input $\mathbf{N}$ is low:


Note 1 : The frequency-dividing ratio in the following cycle is decided by the state input N just before the output OUT turns from high to low.

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply voltage | With respect to VSS | -0.3-9 | V |
| $V_{1}$ | Input voltage |  | VSS $\leqq \mathrm{VI}^{\text {S }}$ VDD | V |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 250 | mW |
| Topr | Operating free-air temperature range |  | $-30 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}$. unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{\text {DD }}$ | Supply voltage | 4.75 |  | 8.5 | V |
| $\mathrm{V}_{\text {SS }}$ | Supply voltage |  | 0 |  | V |
| $V_{\text {IH }}$ | High-level input voltage | $V_{\text {DD }}-0.5$ |  |  | V |
| VIL | Low-level input voltage |  |  | 0.5 | V |
| VI | Oscillation input amplitude voltage | 0.3 |  |  | $V_{\text {PP }}$ |
| $f$ | Input frequency, with the terminal N in high-level |  | 3.58 | 5.5 | MHz |
|  | Input frequency, with the terminal N in low-level |  | 4.43 | 5.5 | MHz |

ELECTRICAL CHARACTERISTICS $\left(T a=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=6.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{f}_{\mathrm{IN}}=4.5 \mathrm{MHz}\right.$. unless otherwise noted.)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{\text {DD }}$ | Operational supply voltage | $\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}$ | 4.75 |  | 8.5 | V |
| IDD | Supply current | N, $\overline{\text { RESET }}$ Input/output open |  |  | 5 | mA |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | $\mathrm{V}_{\mathrm{DF}} 0.5$ |  |  | V |
| VIL | Low-level input voltage |  |  |  | 0.5 | V |
| VOH | High-level output voltage |  | $\mathrm{V}_{\mathrm{DD}}-0.5$ |  |  | V |
| Vol | Low-level output voltage |  |  |  | 0.5 | V |
| $\mathrm{IOH}^{\text {O }}$ | High-level output current | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\text {SS }}$ | -2 |  |  | mA |
| Iol | Low-level output current | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}$ | 2 |  |  | mA |
| $\mathrm{R}_{1}$ | Pull-up resistance, N and $\overline{\mathrm{RESET}}$ inputs |  |  | 20 |  | $\mathrm{k} \Omega$ |
| vi | Oscillation input amplitude voltage | $\mathrm{V}_{\text {DD }}=4.75 \mathrm{~V}$ | 0.3 |  |  | Vpp |
| $\mathrm{f}_{\text {MAX }}$ | Maximum operating frequency | $\mathrm{VDD}=4.75 \mathrm{~V}$ | 5.5 |  |  | MHz |

MHTSUBISHILSIS

## M58478P

## 17-STAGE OSCILLATOR/DIVIDER

## TYPICAL APPLICATION CIRCUIT

## Crystal Oscillator (with Built-In Feedback Resistance)



External Input Signal Connections


## GENERAL DESCRIPTION

The M58479P and M58482P are electronic timer ICs developed by aluminum-gate CMOS technology. Use of these ICs makes possible timer devices without mechanical elements, which have reduced power dissipation, superior reliability, and higher noise immunity. The M58479P is specifically designed for high noise immunity while the M58482P particularly features. low power dissipation.

## FEATURES

- Low power dissipation

M58479P: 2mW (typ), 7.5mW (max)
M58482P: $200 \mu \mathrm{~W}$ (typ), $750 \mu \mathrm{~W}$ (max)

- Superior noise immunity
- Single power supply with a zenor diode
- Internal RC oscillator
- Precise oscillation frequency regulating capability
- Extremely broad time-delay range (50ms $\sim 4800 \mathrm{~h}$ )
- Time-delay settable to 10,60 , or 600 times fundamental time (1024 times oscillation period)
- M58479P has automatic-reset function during power engagement
- Built-in reset and inhibit functions
- Residual time display possible by adding Mitsubishi's M53290P and M53242P IC


## APPLICATIONS

- Electronic timer or counter with broad time-delay range ( $50 \mathrm{~ms} \sim 4800 \mathrm{~h}$ )

| PIN CONFIGURATION (TOP VIEW) |
| :---: |
|  |

## SUMMARY OF FUNCTIONS

These devices make possible extremely long clock performance, by counting pulse signals from the RC oscillator. It has precise oscillation frequency adjustment, automaticreset, reset, and inhibit functions.

There are three outputs. When the time duration is up, OUT1 turns from low to high and OUT2 from high to low. OUT3 can be connected to M53290P and M53242P TTLs for residual time display.


## M58479P, M58482P

## CMOS COUNTER/TIMERS

## FUNCTIONAL DESCRIPTION

## Voltage Regulator

A zenor diode is on-chip, making it easy to obtain a constant voltage regulator circuit. Since the zenor diode terminal (ZD) is independent of the power terminal ( $\mathrm{V}_{\mathrm{DD}}$ ), it can be used as a constant voltage power supply for the total system.

## Oscillator

Oscillation is obtained by connecting an external resistor (feedback resistor $\mathrm{R}_{\mathrm{Fc}}$ ) between terminals OS1 and OS3̀ and an external capacitor (oscillation capacitor $\mathrm{C}_{\mathrm{FC}}$ ) between terminals OS1 and OS2. The values of the external resistor and capacitor can then be changed to vary the oscillation period and thus change the time delay. Oscillation period $T_{0}$ is obtained by the following equation:

$$
T_{0}=-R_{F C} \cdot C_{F C}\left\{\left|n \frac{V_{T R}}{V_{D D}+V_{B E}}+\right| n \frac{V_{D D}-V_{T R}}{V_{D D}+V_{B E}}\right\} \cdots(1)
$$

Where,
$\mathrm{R}_{\mathrm{FC}}$ : Resistance of external resistor
$\mathrm{C}_{\mathrm{FC}}$ : Capacitance of external capacitor
$\mathrm{V}_{\mathrm{TR}}$ : Transition voltage of the first inverter in the oscillation circuit
$V_{D D}$ : Supply voltage
$\mathrm{V}_{\mathrm{BE}}$ : Forward rising voltage of the diode in terminal OS1 (0.3~0.7V)

## Automatic-Reset Function

The M58479P has a power-supply voltage-detection circuit on-chip, so that the counter is automatically reset by the rising edge of the supply voltage when power is turned on. The reset is then released, making the oscillator ready to function and the counter ready to start counting.

The M58482P can also be provided with the same automatic-reset function by connecting capacitor between terminals $\overline{\mathrm{RESET}}$ and $\mathrm{V}_{\text {SS }}$.

## Reset Function

When the RESET input turns low ( $\mathrm{V}_{\text {SS }}$ ), oscillation of the oscillator can be stopped and the counter reset.

## Inhibit Function

When terminal $\overline{\mathrm{NH}}$ turns low ( $\mathrm{V}_{\mathrm{SS}}$ ) while the timer is in action, the oscillation halts. When input $\overline{\mathrm{NH}}$ is turned high or returned to OPEN afterwards, it starts to count residual time.

## Counter

This counter consists of an 11 -stage $1 / 2$ frequency divider, a 2 -stage $1 / 10$ frequency divider and a 1 -stage $1 / 6$ frequency divider. As shown in the table below, timer duration can be changed by varying the number of pulses counted according to the combination of the input levels on terminals D1 and D2.

| D1 | D2 | Number of pulses <br> counted | Time delay | Typical time <br> delay applied |
| :--- | :--- | :--- | :--- | :---: |
| H | H | 1024 | $\mathrm{~T}_{1}$ | 1 min |
| L | H | $1024 \times 10$ | $\mathrm{~T}_{1} \times 10$ | 10 min |
| H | L | $1024 \times 10 \times 6$ | $\mathrm{~T}_{1} \times 10 \times 6$ | 1 h |
| L | L | $1024 \times 10 \times 6 \times 10$ | $\mathrm{~T}_{1} \times 10 \times 6 \times 10$ | 10 h |

Where, $T_{1}=T_{0} \times 1024$
$T_{0}$ is the value obtained from equation (1)

## Output Circuits

The chips have three outputs: OUT1 changes from low to high and OUT2 from high to low as soon as the time duration is up. Either can be used to drive a transistor by connecting it to the transistor base. OUT1 can drive a thyristor when connected to the thyristor gate.

OUT3 is an open-drain output with period $1 / 8$ of the time delay, and can be used to drive a TTL in a separate (5V) power supply line. Thus, if a M53290P counter and a M53242P binary-to-decimal decoder are connected to OUT3, with their output connected to a light-emitting diode, residual time will be displayed on the LED. When not in use, OUT3 should be connected to $\mathrm{V}_{\text {SS }}$.

## Fine Adjustment of Oscillation Period

A variable resistor can be connected between terminals ADJ and $\mathrm{V}_{\mathrm{SS}}$, enabling precise adjustment of the period of the oscillator. However, when not used for fine adjustment, ADJ should be connected to $\mathrm{V}_{\mathrm{SS}}$.

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VDD | Supply voltage | With respect to $V_{\text {SS }}$ | $-0.3 \sim 9.5$ | V |
| $V_{1}$ | Input voltage |  | VSS | V |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 250 | mW |
| Topr | Operating free-air temperature range |  | $-30 \sim 75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=-30 \sim 75^{\circ} \mathrm{C}$. unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{\text {DD }}$ | Supply voltage | 7.4 |  | 9 | V |
|  |  | 3 |  | 9 | $\checkmark$ |
| IZD | Zenor current |  |  | 10 | mA |
| RFC | Feedback resistance | 0.005 |  | 10 | $M \Omega$ |
| GFC | Oscillation capacitance | 0.001 |  | 1 | $\mu \mathrm{F}$ |
| $\mathrm{R}_{\text {ADJ }}$ | Resistance for fine-adjustment of oscillation frequency | 0 |  | 100 | $k \Omega$ |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right.$. unless otherwise noted.)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{\text {z }}$ | Zenor voltage |  |  | $\mathrm{I}_{\mathrm{ZD}}=2 \mathrm{~mA}$ | 7.4 | 8.2 | 9 | V |
|  |  |  | $\mathrm{I}_{\mathrm{ZD}}=10 \mathrm{~mA}$ | 7.5 | 8.2 | 9 | V |
| IDD | Supply current | M58479P | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}, \mathrm{C}_{\mathrm{FC}}=0.01 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FC}}=1 \mathrm{M} \Omega \\ & \mathrm{R}_{\mathrm{ADJ}}=0 \Omega, \text { Input/output open } \end{aligned}$ |  | 0.25 | 1 | mA |
|  |  | M58482P | $\begin{aligned} & \mathrm{V}_{D D}=7.5 \mathrm{~V}, \mathrm{C}_{\mathrm{FC}}=0.01 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FC}}=1 \mathrm{M} \Omega \\ & \mathrm{R}_{\mathrm{ADJ}}=0 \Omega, \text { input/output open } \end{aligned}$ |  | 25 | 100 | $\mu \mathrm{A}$ |
| $V_{\text {RE }}$ | Supply voltage at the time of automatic-reset release | M58479P |  | 3.1 |  | 5.4 | V |
| $V_{\text {TR }}$ | Transition voltage of first inverter in the oscillator |  | $\mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}, \mathrm{R}_{\mathrm{ADJ}}=0 \Omega$ | 2.9 |  | 4.8 | V |
| $\mathrm{R}_{1}$ | $\text { Pull-up resistance: } \begin{gathered} \overline{\text { RESET. }} \\ \text { inputs } \end{gathered}, \overline{\mathrm{NH}, ~ D 1, ~ D 2 ~}$ | M58479P |  | 10 | 20 | 30 | $k \Omega$ |
|  |  | M58482P |  | 25 | 50 | 75 | k $\Omega$ |
| IOH | High-level output current, OUT1 and OUT2 outputs |  | $\mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}$ | 5 | 10 |  | mA |
| lol | Low-level output current, OUT1, OUT2, and OUT3 outputs |  | $\mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=7.5 \mathrm{~V}$ | 10 | 20 |  | mA |
| Iozh | Off-state output current. OUT3 output |  | $\mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}, \mathrm{~V}_{0}=7.5 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| IOL | Low-level output current; OUT1, OUT2, and OUT3 outputs |  | $\mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}, \mathrm{VO}_{0}=0.4 \mathrm{~V}$ | 1.6 |  |  | mA |
| Iol | Low-level output current: OUT1, OUT2, and OUT3 outputs | M58482P | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V}$ | 1.6 |  |  | mA |
| V OL | Low-level output voltage: OUT1, OUT2, and OUT3 outputs |  | $\mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}$ |  |  | 0.1 | V |

MITSUBISHI LSIs
M58479P, M58482P

CMOS COUNTER/TIMERS

TYPICAL APPLICATION CIRCUIT


## DESCRIPTION

The M58480P and M58484P are 30 -function remotecontrol transmitter circuits manufactured by aluminumgate CMOS technology for use with in television receivers, audio equipment and the like, using infrared for transmission. They convey 30 different commands on the basis of a 6-bit PCM code. In the M58480P, entry priority is given to the first key pushed, while in the M58484P each key has an assigned priority. These transmitters are intended to be used in conjunction with an M58481, M58485P or M58487P receiver.

## FEATURES

- Single power supply
- Wide supply voltage range:
2.2 V 8 V
- Low power dissipation:

Non-operating condition ( $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ ): 3 nW (typ) $3 \mu \mathrm{~W}$ (max)

- On-chip oscillator
- Low-cost LC/L or ceramic oscillator used in determining reference frequency ( 480 kHz or 455 kHz )
- Low external component count
- Low transmitter duty cycle (3.6\%) for minimal power consumption


## APPLICATIONS

- Remote-control transmitters for TV and other applications



## FUNCTION

The M58480P and M58484P transmitter circuits for infrared remote-control systems consist of an oscillator, a timing generator, a scanner, a key-in encoder, an instruction decoder, a code modulator, and an output buffer. With a $6 \times 5$ keyboard matrix, 30 commands can be transmitted by 6 -bit PCM code. Oscillation is stopped when none of the keys are depressed, to minimize power consumption.


MITSUBISHI LSIs
M58480P, M58484P

## 30-FUNCTION REMOTE-CONTROL TRANSMITTERS

## FUNCTIONAL DESCRIPTION

## Oscillator

As the oscillator is on chip, oscillation frequency is easily obtained by connecting an external LC network or ceramic resonator between the OSC IN and OSC OUT terminals. Figs. 1 and 2 show typical oscillators.

Fig. 1 An example of an oscillator (using a ceramic resonator)


Fig. 2 An example of an oscillator (using an LC network)


Setting the oscillation frequency to 480 kHz (or 455 kHz ) will also set the signal transmission carrier wave to 40 kHz (or 38 kHz ).

Power consumption is minimized by stopping oscillation in the oscillator when none of the keys are depressed.

## Key Input

Thirty different commands can be input by a $6 \times 5$ keyboard matrix consisting of inputs $l_{1} \sim l_{6}$ and scanner outputs $\phi \mathrm{A} \sim \phi \mathrm{E}$.

In the M58480P, key with first-key entry is given priority, and next-key entry is not allowed unless all keys are released.

In the M58484P, with assigned priority, simultaneous depression of more than two keys makes the key with higher priority effective. Order of key priority for scanner outputs is $\phi \mathrm{A}, \phi \mathrm{B}, \phi \mathrm{C}, \phi \mathrm{D}$, and $\phi \mathrm{E}$, and in the same scanner output, $I_{1}, I_{2}, I_{3}, I_{4}, I_{5}$, and $I_{6}$.

When more than two keys are depressed at the same time, however, commands may not function due to shortcircuiting among scanner outputs.

Table 1 shows the relationship between the keyboard matrix and the transmission commands.

Table 1 Relation between the keyboard matrix and the transmission commands

| Key input | $\phi_{\mathrm{E}}$ | $\phi_{D}$ | $\phi_{C}$ | $\phi_{\mathrm{B}}$ | $\phi_{\text {A }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 11 | CH 1 | CH 2 | CH3 | CH 4 | POWER ON/OFF |
| $\mathrm{I}_{2}$ | CH5 | CH6 | CH7 | CH 8 | $\begin{aligned} & \mathrm{CH} \\ & \mathrm{UP} \end{aligned}$ |
| 13 | CH9 | CH 10 | CH 11 | CH 12 | $\begin{aligned} & \mathrm{CH} \\ & \text { DOWN } \end{aligned}$ |
| 14 | CH 13 | CH 14 | CH 15 | CH 16 | $\begin{aligned} & \text { VO } \\ & \text { UP } \end{aligned}$ |
| $\mathrm{I}_{5}$ | $\begin{aligned} & \text { BR } \\ & \text { UP } \end{aligned}$ | BR DOWN | $\begin{aligned} & \mathrm{BR} \\ & 1 / 2 \end{aligned}$ | MUTE | vo DOWN |
| 16 | $\begin{aligned} & \text { CS } \\ & \text { UP } \end{aligned}$ | CS DOWN | $\begin{aligned} & \text { CS } \\ & 1 / 2 \end{aligned}$ | CALL | $\begin{aligned} & \text { vo } \\ & 1 / 3 \end{aligned}$ |

## Transmission Commands

Table 2 shows the 30 commands that can be transmitted by 6-bit PCM codes ( $\mathrm{D}_{1} \sim \mathrm{D}_{6}$ ).

The code 000000 is not assigned for preventing error operations.

Table 2 Relation between the commands and the transmission codes

| Transmission code |  |  |  |  |  | Function | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D ${ }^{\text {d }}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{4}$ | $4 \mathrm{D}_{5}$ | ${ }_{5} \mathrm{D}_{6}$ |  |  |
| 1 | 0 | 0 | 0 | 0 | 0 | CH UP | $)$ |
| 0 | 1 | 0 | 0 | 0 | 0 | CH DOWN |  |
| 1 | 1 | 0 | 0 | 0 | 0 | Vo UP |  |
| 0 | 0 | 1 | 0 | 0 | 0 | VO DOWN |  |
| 1 | 0 | 1 | 0 | 0 | 0 | BR UP | Analog control |
| 0 | 1 | 1 | 0 | 0 | 0 | BR DOWN |  |
| 1 | 1 | 1 | 0 | 0 | 0 | CS UP |  |
| 0 | 0 | 0 | 1 | 0 | 0 | CS DOWN | ) |
| 1 | 0 | 0 | 1 | 0 | 0 | MUTE |  |
| 0 | 1 | 0 | 1 | 0 | 0 | Vo( $1 / 3$ ) |  |
| 1 | 1 | 0 | 1 | 0 | 0 | $B R(1 / 2)$ | Normalization of analog |
| 0 | 0 | 1 | 1 | 0 | 0 | CS (1/2) |  |
| 1 | 0 | 1 | 1 | 0 | 0 | CALL |  |
| 0 | 1 | 1 | 1 | 0 | 0 | POWER ON/OFF |  |
| 0 | 0 | 0 | 0 | 1 | 0 | CH 1 | ] |
| 1 | 0 | 0 | 0 | 1 | 0 | CH 2 |  |
| 0 | 1 | 0 | 0 | 1 | 0 | CH 3 |  |
| 1 | 1 | 0 | 0 | 1 | 0 | CH 4 |  |
| 0 | 0 | 1 | 0 | 1 | 0 | CH 5 |  |
| 1 | 0 | 1 | 0 | 1 | 0 | CH 6 |  |
| 0 | 1 | 1 | 0 | 1 | 0 | CH 7 | Channels selected directiy |
| 1 | 1 | 1 | 0 | 1 | 0 | CH 8 |  |
| 0 | 0 | 0 | 1 | 1 | 0 | CH 9 |  |
| 1 | 0 | 0 | 1 | 1 | 0 | CH 10 |  |
| 0 | 1 | 0 | 1 | 1 | 0 | CH 11 |  |
| 1 | 1 | 0 | 1 | 1 | 0 | CH 12 |  |
| 0 | 0 | 1 | 1 | 1 | 0 | CH 13 |  |
| 1 | 0 | 1 | 1 | 1 | 0 | CH 14 |  |
| 0 | 1 | 1 | 1 | 1 | 0 | CH 15 |  |
| 1 | 1 | 1 | 1 | 1 | 0 | CH 16 | J |

MITSUBISHI LSIs
M58480P, M58484P

## 30-FUNCTION REMOTE-CONTROL TRANSMITTERS

## Transmission Coding

When oscillation frequency fosc is 480 kHz , transmission of data code is executed as follows: when $f_{\text {Osc }}$ is other than 480 kHz , period is multiplied by $480 \mathrm{kHz} / \mathrm{f}$ osc and its frequency by fosc $/ 480 \mathrm{kHz}$.

A single pulse is amplitude-modulated by a carrier of 40 kHz , and the pulse width is 0.5 ms . Therefore a single pulse consists of 20 clock pulses of 40 kHz (see Fig. 3).

The distinction between " 0 " and " 1 " bits is made by the pulse interval between pulses, with a 2 msec interval corresponding to " 0 ", and a 4 msec interval representing "1" (Fig. 4).

One command word is composed of 6 bits, that is, of 7 pulses, and it is transmitted in the 48 ms cycle while a matrix switch is depressed.

## APPLICATION EXAMPLE



As mentioned above, adoption of this code means that the period during which output is high (i.e. signal emitting LED is lit) is shorter than in continuous wave transmission. Indeed the LED is on for only half the 7-pulse period or 1.75 ms , which is $3.6 \%$ of the 48 ms entire cycle. This not only saves in total power consumption, but it also improves LED reliability. Put another way, emission can be increased on the same power consumption.

Fig. 3 A single pulse modulated onto carrier ( 40 kHz )


Fig. 4 Distinction between the bits " 1 " and " 0 "


Fig. 5 Synthesis of one word (the code below shows 010100)


MITSUBISHI LSIs
M58480P, M58484P

## 30-FUNCTION REMOTE-CONTROL TRANSMITTERS

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply voltage | With respect to $\mathrm{V}_{\text {S }}$ | -0.3~9 | V |
| $V_{1}$ | Input voltage |  | $\mathrm{V}_{S S} \leqq \mathrm{~V}_{1} \leqq \mathrm{~V}_{\text {DD }}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | $\mathrm{V}_{\text {SS }} \leqq \mathrm{V}_{\mathrm{O}} \leqq \mathrm{V}_{\text {D }}$ | V |
| Pd | Maximum power dissipation | Ta $=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating free-air temperature range |  | $-30 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| V | Supply voltage | 2.2 |  | 8 | V |
| fosc | Oscillation frequency |  | 455 |  | kHz |
|  |  |  | 480 |  | kHz |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right.$. unless otherwise noted)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $V_{D D}$ | Operational supply voltage | $\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}$, fosc $=455 \mathrm{kHz}$ |  | 2.2 |  | 8 | V |
| IDD | Supply voltage during operation | $\mathrm{fosc}=455 \mathrm{kHz}$ | $V_{D D}=3 \mathrm{~V}$ |  | 0.1 | 0.5 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=6 \mathrm{~V}$ |  | 0.5 | 2 | mA |
| IDD | Supply voltage during non-operation | $V_{D D}=3 \mathrm{~V}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  |  | $V_{D D}=8 \mathrm{~V}$ |  |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{1}$ | Pull-up resistances. $I_{1} \sim I_{6}$ |  |  |  | 20 |  | k $\Omega$ |
| IOL | Low-level output currents, $\phi_{\mathrm{A}} \sim \phi_{\mathrm{E}}$ | $V_{D D}=3 \mathrm{~V}, \mathrm{~V}_{0}=3 \mathrm{~V}$ |  | 0.2 | 0.5 |  | mA |
|  |  | $V_{D D}=6 \mathrm{~V}, \mathrm{~V}_{0}=6 \mathrm{~V}$ |  | 1 | 2 |  | mA |
| IOH | High-level output current. OUT | $V_{D D}=3 \mathrm{~V}, \mathrm{~V}_{0}=0 \mathrm{~V}$ |  | -5 | -10 |  | mA |
|  |  | $V_{D D}=6 \mathrm{~V}, \mathrm{~V}_{0}=0 \mathrm{~V}$ |  | -15 | -30 |  | mA |

## MITSUBISHI LSIs M58481 P

## 30-FUNCTION REMOTE-CONTROL RECEIVER

## DESCRIPTION

The M58481P is a 30 -function remote-control receiver circuit manufactured by aluminum-gate CMOS technology for use in television receivers, audio equipment, and the like using infrared for transmission. It enables direct control of 16 functions at the receiver.

The M58481P is intended for use with an M58480P or M58484P transmitter.

## FEATURES

- Single power supply
- Wide supply voltage range: $4.5 \mathrm{~V} \sim 8 \mathrm{~V}$
- Low power dissipation
- On-chip oscillator
- Low-cost LC or ceramic oscillator used in determining reference frequency ( 480 kHz or 455 kHz )
- Information is transmitted by pulse code modulation
- Good noise immunity-instructions are not executed unless same code is received three or more times in succession
- Single transmission frequency ( 40 kHz or 38 kHz ) for carrier wave
- 16 TV channels selected directly
- Three analog functions-volume, brightness and color saturation-are independently controlled to 64 stages by three 6-bit D/A converters.
- 16 commands are controlled at the M58481P receiver as well
- Has large tolerance in operating frequency between the transmitter and the receiver
- Can be connected with an M51231P or equivalent touch-control channel selector.



## APPLICATIONS

- Remote-control receiver for TV or other applications


## FUNCTION

The M58481P is designed to decode and execute instructions after three successive receptions of the identical instruction code, providing a good noise immunity.

Instructions comprise direct selection of 16 channels, channel position high and low, volume high and low, brightness high and low, color saturation high and low, normalization of volume, brightness and color saturation, sound mute on and off, TV main power on and off, and output CALL on and off.

In addition, 16 functional instructions can be entered from the receiver.


MITSUBISHI LSIs
M58481P

## 30-FUNCTION REMOTE-CONTROL RECEIVER

## FUNCTIONAL DESCRIPTION

## Oscillator

As the oscillator is on-chip, oscillation frequency is easily obtained by connecting an external LC network or ceramic resonator between the OSC IN and OSC OUT terminals. Figs. 1 and 2 show typical oscillators.

Fig. 1 An example of an oscillator (using ceramic resonator)


Fig. 2 An example of an oscillator (using LC network)


## Reception Signal Input Circuit and Demodulation

 CircuitThe reception signal caught by the photo detector is amplified in the amplifier and added to the SI , where it is converted into a pulse signal in the input circuit to be sent to the demodulation circuit. In the demodulation circuit, the pulse interval of the pulse signal is judged and then converted into the digital code to be sent to the instruction decoder.

SI is applied as amplified, either through a capacitor coupling (Fig. 3) or directly as a pulse signal (Figs. 4 and 5). A Schmitt trigger circuit is provided in the SI input circuit for preventing spurious operation due to noise.

Fig. 3 SI input waveform (when applied through a capacitor coupling)


Fig. 4 SI input waveform (when applied directly)


Fig. 5 SI input waveform (when applied directly)


## Instruction Decoder

The instruction decoder starts to function after receiving the same instruction code three or more times in succession from the demodulation circuit.

Table 1 shows the relations between the reception code and instruction function. To prevent spurious operation, there is no code 000000.

Table 1 Relations between reception codes and instructions

| Reception code |  |  |  |  |  | Function | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{6}$ |  |  |
| 1 | 0 | 0 | 0 | 0 | 0 | CH UP | Channel up |
| 0 | 1 | 0 | 0 | 0 | 0 | CH DOWN | Channel down |
| 1 | 1 | 0 | 0 | 0 | 0 | VO UP | ) |
| 0 | 0 | 1 | 0 | 0 | 0 | VO DOWN |  |
| 1 | 0 | 1 | 0 | 0 | 0 | BR UP | Analog control |
| 0 | 1 | 1 | 0 | 0 | 0 | BR DOWN |  |
| 1 | 1 | 1 | 0 | 0 | 0 | CS UP |  |
| 0 | 0 | 0 | 1 | 0 | 0 | CS DOWN |  |
| 1 | 0 | 0 | 1 | 0 | 0 | MUTE | Sound mute on/off |
| 0 | 1 | 0 | 1 | 0 | 0 | $\operatorname{VO}(1 / 3)$ |  |
| 1 | 1 | 0 | 1 | 0 | 0 | $\operatorname{BR}(1 / 2)$ | Normalization of analog control |
| 0 | 0 | 1 | 1 | 0 | 0 | $\operatorname{CS}(1 / 2)$ |  |
| 1 | 0 | 1 | 1 | 0 | 0 | CALL | Output CALL on/off |
| 0 | 1 | 1 | 1 | 0 | 0 | POWER ON/OFF | Power on/off |
| 0 | 0 | 0 | 0 | 1 | 0 | CH 1 |  |
| 1 | 0 | 0 | 0 | 1 | 0 | CH 2 |  |
| 0 | 1 | 0 | 0 | 1 | 0 | CH 3 |  |
| 1 | 1 | 0 | 0 | 1 | 0 | CH 4 |  |
| 0 | 0 | 1 | 0 | 1 | 0 | CH 5 |  |
| 1 | 0 | 1 | 0 | 1 | 0 | CH 6 |  |
| 0 | 1 | 1 | 0 | 1 | 0 | CH 7 |  |
| 1 | 1 | 1 | 0 | 1 | 0 | CH 8 |  |
| 0 | 0 | 0 | 1 | 1 | 0 | CH 9 | Channels selected directly |
| 1 | 0 | 0 | 1 | 1 | 0 | CH 10 |  |
| 0 | 1 | 0 | 1 | 1 | 0 | CH 11 |  |
| 1 | 1 | 0 | 1 | 1 | 0 | CH 12 |  |
| 0 | 0 | 1 | 1 | 1 | 0 | CH 13 |  |
| 1 | 0 | 1 | 1 | 1 | 0 | CH 14 |  |
| 0 | 1 | 1 | 1 | 1 | 0 | CH 15 |  |
| 1 | 1 | 1 | 1 | 1 | 0 | CH 16 | ) |

## Key Inputs

16 different instructions can be input by a $4 \times 4$ keyboard matrix consisting of inputs $\mathrm{I}_{\mathbf{1}} \sim \mathrm{I}_{6}$ and scanner outputs $\phi \mathrm{A} \sim \phi \mathrm{E}$. Protection is also available against chattering within 10 ms .

Entry priority is given to the first key depressed, and subsequent key entry is not allowed unless all keys are released. When two or more keys are depressed at the same time, scanner outputs may short-circuit, disabling all functions.

While one of the keys is depressed, instructions from the transmitter are ignored.

MITSUBISHI LSIs M58481 P

Table 2 Relations between keyboard matrix and instructions

| Scanner output <br> Key input | $\phi D$ | $\phi_{\mathrm{C}}$ | $\phi_{B}$ | $\phi_{\text {A }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 11 | $\mathrm{CH}$ <br> RESET | CH DOWN | $\begin{aligned} & \mathrm{CH} \\ & \text { UP } \end{aligned}$ | POWER <br> ON/OFF |
| $I_{2}$ | MUTE | vo DOWN | $\begin{aligned} & \text { VO } \\ & \text { UP } \end{aligned}$ | VO( $1 / 3$ ) |
| 13 | $\begin{aligned} & \operatorname{VO}(1 / 3) \\ & \operatorname{BR}(1 / 2) \\ & \operatorname{CS}(1 / 2) \end{aligned}$ | BR DOWN | $\begin{aligned} & \text { BR } \\ & \text { UP } \end{aligned}$ | BR( $1 / 2$ ) |
| $I_{4}$ | CALL | CS DOWN | $\begin{aligned} & \text { CS } \\ & \text { UP } \end{aligned}$ | cs( $1 / 2$ ) |

## Indication of Reception

As soon as an identical code is received three times, output IR turns from low-level to high-level. Thus reception of an instruction from the transmitter can be indicated by an LED connected to output IR. Table 2 shows the relations between the keyboard matrix and the instructions.

## Analog Outputs (VO, BR, CS)

As three 6-bit D/A converters are contained internally, three kinds of analog values can be controlled to 64 stages independently. The D/A converters are pulse-width modulator, the repetition frequency is 1.25 kHz (when fosc $=$ 480 kHz ) and minimum pulse width is $12.5 \mu \mathrm{~s}$.

Analog values can be incremented/decremented at a rate of about $1 \mathrm{step} / 0.1 \mathrm{sec}$ through the remote control or key input. The time required for increasing the analog value from the minimum to the maximum is about 6.6 seconds (when $\mathrm{f}_{\mathrm{OSC}}=480 \mathrm{kHz}$ ).

It is also possible to set the analog values to $1 / 3(\mathrm{VO})$, $1 / 2$ (BR, CS) of these maximum values by means of the remote control or the key input (normalization).

## Sound Mute

Sound mute on/off is controlled through the remote control or the key input. When sound mute is on, output VO goes low, and output MUTE goes high.

Sound mute is automatically released from ON when VO is either incremented or decremented by remote control or the key input.

## Channel Control

It is possible to employ either of two channel-control methods: parallel control by outputs $P_{0} \sim P_{3}$, and serial control by outputs $\overline{\mathrm{CH} ~ U P}, \overline{\mathrm{CH}} \mathrm{DOWN}$, and $\overline{\mathrm{CH} \text { RESET. }}$

In parallel control, a 4-bit address corresponding to a selected channel number appears at output $P_{0} \sim P_{3}$. Table 3 shows the relation between channel numbers and outputs $P_{0} \sim P_{3}$.

In serial control, a single pulse appears on the output $\overline{\mathrm{CH}}$ RESET first, and then the pulses whose number is deducted by one from the selected channel number appear on the output $\overline{\mathrm{CH}} \mathrm{UP}$, as shown in Fig. 6. Up and down

Fig. 6 Timing chart of serially controlled channel selection ( when fosc $=480 \mathrm{kHz}$ )

channel switching, is controlled by a single pulse appearing at output $\overline{\mathrm{CH} \text { UP }}$ or $\overline{\mathrm{CH} \text { DOWN, allowing connection to the }}$ M51231P or equivalent touch-control channel selector IC.

During direct channel selection or up-down channel switching, output VO goes low for $25 \sim 50 \mathrm{~ms}$.

Table 3 Relations between channel number and address output $P_{0} \sim P_{3}$.

| Channel number | Address outputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $P_{0}$ | $P_{1}$ | $P_{2}$ | $P_{3}$ |  |
| 1 | 0 | 0 | 0 | 0 |  |
| 2 | 1 | 0 | 0 | 0 |  |
| 3 | 0 | 1 | 0 | 0 |  |
| 4 | 1 | 1 | 0 | 0 |  |
| 5 | 0 | 0 | 1 | 0 |  |
| 6 | 1 | 0 | 1 | 0 |  |
| 7 | 0 | 1 | 1 | 0 |  |
| 8 | 1 | 1 | 1 | 0 |  |
| 9 | 0 | 0 | 0 | 1 |  |
| 10 | 1 | 0 | 0 | 1 |  |
| 11 | 0 | 1 | 0 | 1 |  |
| 12 | 1 | 1 | 0 | 1 |  |
| 13 | 0 | 0 | 1 | 1 |  |
| 14 | 1 | 0 | 1 | 1 |  |
| 16 | 0 | 1 | 1 | 1 |  |

## Power On/Off

The remote control or the key input makes it possible to turn the POWER ON/OFF output from low to high or vice versa, effecting on/off control of the TV set.

While POWER ON/OFF is low, all channel and analog controls through the remote control are disabled, as are all through the keyboard, except CH RESET ( $\phi \mathrm{D} \sim l_{1}$ ), VO $(1 / 3)$, BR ( $1 / 2$ ), and CS (1/2) $\left(\phi D \sim I_{3}\right)$.

## Output CALL

The output CALL is turned high or low by remote control or the key input. This output effects on/off control of channel number indication or change of receiving modes of multi-channel broadcasting.

## Power-on Reset

Attaching a capacitor to terminal AC activates the poweron reset function when power is on to the M58481P.

Activation of the power-on reset function sets outputs VO, BR, and CS to $1 / 3,1 / 2$, and $1 / 2$, respectively, of their maximum value, turns POWER ON/OFF and CALL outputs low, and turns outputs $P_{0} \sim P_{3}$ to 0000.

MITSUBISHI LSIs M58481 P

## 30-FUNCTION REMOTE-CONTROL RECEIVER

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VDD | Supply voltage | With respect to VSS | -0.3-9 | V |
| $V_{1}$ | Input voltage |  | $\mathrm{V}_{\text {SS }} \leqq \mathrm{V}_{\mathrm{I}} \leqq \mathrm{V}_{\text {DD }}$ | - |
| $\mathrm{V}_{0}$ | Output voltage |  | $\mathrm{V}_{S S} \leqq \mathrm{~V}_{0} \leqq \mathrm{~V}_{\text {DD }}$ | - |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating free-air temperature range |  | $-30 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 126$ | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VDD | Supply voltage | 4.5 |  | 8 | V |
| fosc | Oscillation frequency |  | 455 |  | kHz |
|  |  |  | 480 |  | kHz |
| $V_{1}$ | Input voltage, SI | 3 |  |  | $\mathrm{V}_{\mathrm{P}-\mathrm{P}}$ |

ELECTRICAL CHARACTERISTICS $\left(T_{a}=25^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VDD | Operating supply voltage | $\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}, \quad \mathrm{fOSC}=455 \mathrm{kHz}$ | 4.5 |  | 8 | $\checkmark$ |
| IDD | Supply current | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{fosc}=455 \mathrm{kHz}$ |  | 0.4 | 1 | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=455 \mathrm{kHz}$ |  | 1.5 | 3 | $m A$ |
| $\mathrm{R}_{1}$ | Pull-up resistors. $11 \sim 14$ |  |  | 20 |  | $\mathrm{k} \Omega$ |
| IOL | Low-level output currents, $\phi_{\text {A }} \sim \phi_{\mathrm{D}}$ | $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \quad \mathrm{~V}_{0}=8 \mathrm{~V}$ | 3 |  |  | mA |
| lol | Low-level output currents. $\overline{\mathrm{CH}}$ UP, CH DOWN, $\overline{\mathrm{CH}}$ RESET | $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{~V}_{0}=8 \mathrm{~V}$ | 15 |  |  | m. |
| IOZH | Off-state output currents, $\overline{\mathrm{CH}}$ UP, $\overline{\mathrm{CH}}$ DOWN, $\overline{\mathrm{CH}}$ RESET | $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{~V}_{0}=8 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| IOH | High-level output currents. $\mathrm{P}_{0} \sim \mathrm{P}_{3}$ | $V_{D D}=8 \mathrm{~V}, V_{0}=0 \mathrm{~V}$ | -0.5 |  |  | mA |
| loL | Low-level output currents. $\mathrm{P}_{0} \sim \mathrm{P}_{3}$ | $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{~V}_{0}=8 \mathrm{~V}$ | 15 |  |  | mA |
| IOH | High-level output currents, VO, BR, CS | $\mathrm{V}_{D D}=8 \mathrm{~V}, \mathrm{~V}_{0}=0 \mathrm{~V}$ | -5 |  |  | mA |
| IOL | Low-level output currents. VO, BR, CS | $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{~V}_{0}=8 \mathrm{~V}$ | 10 |  |  | mA |
| IOH | High-level output currents, POWER ON/OFF, CALL. MUTE | $\mathrm{V}_{D D}=8 \mathrm{~V}, \mathrm{~V}_{0}=0 \mathrm{~V}$ | -15 |  |  | mA |
| lOL | Low-level output currents, POWER ON/OFF. CALL, MUTE | $V_{D D}=8 \mathrm{~V}, V_{0}=8 \mathrm{~V}$ | 3 |  |  | mA |
| IOH | High-level output current, IR | $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{~V}_{0}=0 \mathrm{~V}$ | -10 |  |  | mA |
| lOL | Low-level output current, IR | $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{~V}_{0}=8 \mathrm{~V}$ | 3 |  |  | mA |

## An example of an application circuit



MITSUBISHI LSIs M58485P

## DESCRIPTION

The M58485P is a 29 -function remote-control receiver circuit manufactured by aluminum-gate CMOS technology for use in television receivers, audio equipment, and the like using infrared for transmission. It enables direct control of 12 functions at the receiver.

The M58485P is intended for use with an M58480P or M58484P transmitter.

## FEATURES

- Single power supply
- Wide supply voltage range: $8 \mathrm{~V} \sim 14 \mathrm{~V}$
- Low power dissipation
- On-chip oscillator
- Low-cost LC or ceramic oscillator used in determining reference frequency $(480 \mathrm{kHz}$ or 455 kHz$)$
- Information is transmitted by pulse code modulation
- Good noise immunity-instructions are not executed unless the same code is received three or more times in succession
- Single transmission frequency ( 40 kHz or 38 kHz ) for carrier wave
- 16 TV channels selected directly
- Three analog functions-volume, brightness, and color saturation-are independently controlled to 64 stages by three 6-bit D/A converters.
- 12 instructions are controlled at the M58485P receiver, as well.
- Has large tolerance in operating frequency between the transmitter and the receiver
- Can be connected with an M51231P or equivalent touch-control channel selector



## APPLICATIONS

- Remote-control receiver for TV or other applications


## FUNCTION

The M58485P is designed to decode and execute instructions after three successive receptions of the identical instruction code, providing a good noise immunity.

Instructions comprise direction selection of 16 channels, channel position high and low, volume high and low, brightness high and low, color saturation high and low, normalization of volume, brightness and color saturation, sound mute on and off, TV main power on and off, and output CALL on and off.

In addition, 12 functional instructions can be entered from the receiver.


## 29-FUNCTION REMOTE-CONTROL RECEIVER

## FUNCTIONAL DESCRIPTION

## Oscillator

As the oscillator is on-chip, oscillation frequency is easily obtained by connecting an external LC network or a ceramic resonator between the OSC IN and OSC OUT terminals. Figs. 1 and 2 show typical oscillators.

Fig. 1 An example of an oscillator (using ceramic resonator)


Fig. 2 An example of an oscillator (using LC network)


## Reception Signal Input Circuit and Demodulation Circuit

The reception signal caught by the photo detector is amplified in the amplifier and added to the SI , where it is converted into a pulse signal in the input circuit to be sent to the demodulation circuit. In the demodulation circuit, the pulse interval of the pulse signal is judged and then converted into the digital code to be sent to the instruction decoder.

SI is applied as amplified either through a capacitor coupling (Fig. 3) or directly as a pulse signal (Figs. 4 and 5). A Schmitt trigger circuit is provided in the SI input circuit for preventing spurious operation due to noise.

Fig. 3 SI input waveform (when applied through a capacitor coupling)


Fig. 4 SI input waveform (when applied directly)


Fig. 5 SI input waveform (when applied directly)


## Instruction Decoder

The instruction decoder starts to function after receiving the same instruction code three or more times in succession from the demodulation circuit.

Table 1 shows the relations between the reception code and instruction function. To prevent spurious operation, there is no code 000000.

Table 1 Relations between reception codes and instructions

| Reception code |  |  |  |  |  | Function |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{6}$ |  | Remarks |
| 1 | 0 | 0 | 0 | 0 | 0 | CH UP | Channel up |
| 0 | 1 | 0 | 0 | 0 | 0 | CH DOWN | Channel down |
| 1 | 1 | 0 | 0 | 0 | 0 | VO UP |  |
| 0 | 0 | 1 | 0 | 0 | 0 | VO DOWN |  |
| 1 | 0 | 1 | 0 | 0 | 0 | BR UP | Analog control |
| 0 | 1 | 1 | 0 | 0 | 0 | BR DOWN |  |
| 1 | 1 | 1 | 0 | 0 | 0 | CS UP |  |
| 0 | 0 | 0 | 1 | 0 | 0 | CS DOWN |  |
| 1 | 0 | 0 | 1 | 0 | 0 | MUTE | Sound mute on/off |
| 0 | 1 | 0 | 1 | 0 | 0 | $\operatorname{VO}(1 / 3)$ | $\}$ Normalization of analog control |
| 1 | 1 | 0 | 1 | 0 | 0 | $\operatorname{BR}(1 / 2), \operatorname{CS}(1 / 2)$ | \} Normalization of analog control |
| 1 | 0 | 1 | 1 | 0 | 0 | CALL | Output CALL on/off |
| 0 | 1 | 1 | 1 | 0 | 0 | POWER ON/OFF | Power on/off |
| 0 | 0 | 0 | 0 | 1 | 0 | CH 1 |  |
| 1 | 0 | 0 | 0 | 1 | 0 | CH 2 |  |
| 0 | 1 | 0 | 0 | 1 | 0 | CH 3 |  |
| 1 | 1 | 0 | 0 | 1 | 0 | CH 4 |  |
| 0 | 0 | 1 | 0 | 1 | 0 | CH 5 |  |
| 1 | 0 | 1 | 0 | 1 | 0 | CH 6 |  |
| 0 | 1 | 1 | 0 | 1 | 0 | CH 7 |  |
| 1 | 1 | 1 | 0 | 1 | 0 | CH 8 |  |
| 0 | 0 | 0 | 1 | 1 | 0 | CH 9 | Channels selected directly |
| 1 | 0 | 0 | 1 | 1 | 0 | CH 10 |  |
| 0 | 1 | 0 | 1 | 1 | 0 | CH 11 |  |
| 1 | 1 | 0 | 1 | 1 | 0 | CH 12 |  |
| 0 | 0 | 1 | 1 | 1 | 0 | CH 13 |  |
| 1 | 0 | 1 | 1 | 1 | 0 | CH 14 |  |
| 0 | 1 | 1 | 1 | 1 | 0 | CH 15 |  |
| 1 | 1 | 1 | 1 | 1 | 0 | CH 16 | J |

## Key Inputs

It is possible to input 12 different instructions by the $3 \times 4$ keyboard matrix consisting of inputs $I_{0} \sim I_{3}$ and scanner outputs $\phi \mathrm{A} \sim \phi \mathrm{D}$. Protection is also available against chattering within 10 ms .

As entry priority is given to each key, depression of more than two keys at the same time makes the key with higher priority effective. For the scanner output, priority is given in the order of $\phi \mathrm{A}, \phi \mathrm{B}, \phi \mathrm{C}$, and $\phi \mathrm{D}$, and in the order of $\mathrm{I}_{1}, \mathrm{I}_{2}$, and $\mathrm{I}_{3}$ if scanner output is the same. When two or more keys are depressed at the same time, scanner outputs may short-circuit, disabling all functions.

While one of the keys is depressed, instructions from the transmitter are ignored.

Table 2 shows the relations between the keyboard matrix and the commands.

Table 2 Relations between keyboard matrix and instructions

| Scanner output Key input | $\phi_{D}$ | $\phi_{\mathrm{C}}$ | $\phi_{B}$ | $\phi_{A}$ |
| :---: | :---: | :---: | :---: | :---: |
| 11 | $\begin{aligned} & \mathrm{CH} \\ & \text { UP } \end{aligned}$ | $\begin{aligned} & \text { Vo } \\ & \text { UP } \end{aligned}$ | $\begin{aligned} & \text { BR } \\ & \text { UP } \end{aligned}$ | $\begin{aligned} & \text { CS } \\ & \text { UP } \end{aligned}$ |
| 12 | CH DOWN | vo DOWN | BR DOWN | CS DOWN |
| 13 | POWER <br> ON/OFF | MUTE | $\begin{aligned} & \operatorname{VO}(1 / 3) \\ & \operatorname{BR}(1 / 2) \\ & \operatorname{CS}(1 / 2) \end{aligned}$ | CALL |

## Indication of Reception

As soon as an identical code is received three times, the output IR turns from low-level to high-level. Thus reception of a command from the transmitter can be indicated by an LED connected to output IR.

## Analog Outputs (CO, BR, CS)

As three 6-bit D/A converters are contained internally, three kinds of analog values can be controlled to 64 stages independently. The D/A converters are pulse-width modulator, and the repetition frequency is 1.25 kHz (when $\mathrm{f}_{\mathrm{OSC}}=$ 480 kHz ) and minimum pulse width is $12.5 \mu \mathrm{~s}$.

Analog values can be incremented/decremented at a rate of about $1 \mathrm{step} / 0.1 \mathrm{sec}$ through the remote control or the key input. The time required for increasing the analog value from the minimum to the maximum is about 6.6 seconds ( when $\mathrm{f}_{\mathrm{osc}}=480 \mathrm{kHz}$ ).

It is also possible to set the analog values to $1 / 3(\mathrm{VO})$, $1 / 2$ ( $B R, C S$ ) of these maximum values by means of the remote control or the key input (normalization).

## Sound Mute

Sound mute on/off is controlled through the remote control or the key input. When sound mute is on, output VO goes low, and output MUTE goes high.

Sound mute is automatically released from ON when VO is either incremented or decremented by remote control or the key input.

## Channel Control

It is possible to employ either of two channel control methods: parallel control by outputs $\mathrm{P}_{0} \sim \mathrm{P}_{3}$, and serial control by outputs $\overline{\mathrm{CH} \text { UP }}, \overline{\mathrm{CH} D O W N}$, and $\overline{\mathrm{CH} \text { RESET. }}$

In parallel control, a 4-bit address corresponding to a selected channel number appears at output $P_{0} \sim P_{3}$. Table 3 shows the relations between channel numbers and outputs $P_{0} \sim P_{3}$.

In serial control, a single pulse appears on the output $\overline{\mathrm{CH}}$ RESET first, and then the pulses whose number is deducted by one from the selected channel number appear on the output $\overline{\mathrm{CH} \text { UP, as shown in Fig. 6. Up and down }}$ channel switching is controlled by a single pulse appearing at output $\overline{\mathrm{CH} \text { UP }}$ or $\overline{\mathrm{CH}} \mathrm{DOWN}$, allowing connection to the M51231P or equivalent touch-control channel selector IC.

Table 3 Relations between channel number and address output $\mathrm{P}_{0} \sim \mathrm{P}_{3}$.

| Channel number | Address outputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $P_{0}$ | $P_{1}$ | $P_{2}$ | $P_{3}$ |  |
| 1 | 0 | 0 | 0 | 0 |  |
| 2 | 1 | 0 | 0 | 0 |  |
| 3 | 0 | 1 | 0 | 0 |  |
| 4 | 1 | 1 | 0 | 0 |  |
| 5 | 0 | 0 | 1 | 0 |  |
| 6 | 1 | 0 | 1 | 0 |  |
| 7 | 0 | 1 | 1 | 0 |  |
| 8 | 1 | 1 | 1 | 1 |  |
| 9 | 0 | 0 | 0 | 1 |  |
| 10 | 1 | 0 | 0 | 1 |  |
| 12 | 0 | 1 | 0 | 1 |  |
| 13 | 1 | 1 | 0 | 1 |  |
| 14 | 0 | 0 | 1 | 1 |  |
| 16 | 1 | 0 | 1 | 1 |  |

Fig. 6 Timing chart of serially controlled channel selection ( when fosc $=480 \mathrm{kHz}$ )


During direct channel selection or up-down channel switching, output VO goes low for $25 \sim 50 \mathrm{~ms}$.

Outputs, $\overline{\mathrm{CH} ~ U P}, \overline{\mathrm{CH}} \mathrm{DOWN}, \overline{\mathrm{CH}} \mathrm{RESET}$, and $\mathrm{P}_{0} \sim \mathrm{P}_{3}$, are the open-drain type of N -channel transistor.

## Power on/off

The remote control or the key input makes it possible to turn the POWER ON/OFF output from low to high or vice versa, and it is possible to change the POWER ON/OFF output from low to high by means of the POWER ON input.

While POWER ON/OFF is low, all channel and analog controls through the remote control are disabled, as are all through the keyboard.

## Output CALL

The output CALL is turned high or low by remote control or the key input. This output effects on/off control of channel number indication or change of receiving modes of multi-channel broadcasting.

## Power-on Reset

Attaching a capacitor to terminal AC activates the poweron reset function when power is on to the M58485P.

Activation of the power-on reset function sets outputs VO, BR, and CS to $1 / 3,1 / 2$, and $1 / 2$, respectively, of their maximum value, turns POWER ON/OFF and CALL outputs low and turns outputs $P_{0} \sim P_{3}$ to 0000 .

MITSUBISHI LSIs
M58485P

29-FUNCTION REMOTE-CONTROL RECEIVER

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $V_{D D}$ | Supply voltage | With respect to $V_{S S}$ | $-0.3 \sim 15$ | $V^{\prime}$ |
| $V_{1}$ | Input voltage |  | $V_{S S} \leqq V_{1} \leqq V_{D D}$ | - |
| $V_{0}$ | Output voltage |  | $V_{S S} \leqq V_{O} \leqq V_{D D}$ | - |
| $\mathrm{Pd}_{\mathrm{D}}$ | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| $\mathrm{~T}_{\text {opr }}$ | Operating free-air temperature range |  | $-30 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| $T_{S t g}$ | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
|  |  |  | Min | Nom |  |
|  |  |  |  |  |  |
| $V_{D D}$ | Supply voltage | 8 | 12 | 14 | V |
| fosc | Oscillation frequency |  | 455 |  | kHz |
|  |  |  | 480 |  | kHz |
| $\mathrm{V}_{1}$ | Input voltage. SI | 5 |  |  | $\mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ |

ELECTRICAL CHARACTERISTICS $\left(T a=25^{\circ} \mathrm{C}, V_{D D}=12 \mathrm{~V}\right.$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{D D}$ | Supply voltage | $\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}$, fosc $=455 \mathrm{kHz}$ | 8 | 12 | 14 | V |
| IDD | Supply current | fosc $=455 \mathrm{kHz}$ |  | 2 | 5 | mA |
| $\mathrm{R}_{1}$ | Pull-up resistance. $\mathrm{I}_{1} \sim /_{3}$ |  |  | 20 |  | $\mathrm{k} \Omega$ |
| lol | Low-level output currents, $\phi_{\text {A }} \sim \phi_{\mathrm{D}}$ | $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}$ | 5 |  |  | mA |
| Iol | Low-level output currents. $\overline{\mathrm{CH}}$ UP, $\overline{\mathrm{CH}}$ DOWN. $\overline{\mathrm{CH}}$ RESET | $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}$ | 20 |  |  | mA |
| l OZH | Off-state output currents. $\overline{\mathrm{CH}}$ UP. $\overline{\mathrm{CH}}$ DOWN, $\overline{\mathrm{CH}}$ RESET | $\mathrm{V}_{0}=12 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| lol | Low-level output currents. $\mathrm{P}_{0} \sim \mathrm{P}_{3}$ | $\mathrm{V}_{0}=12 \mathrm{~V}$ | 20 |  |  | mA |
| l OZH | Off-state output currents, $\mathrm{P}_{0} \sim \mathrm{P}_{3}$ | $\mathrm{V}_{0}=12 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| IOH | High-level output currents, VO, BR, CS | $\mathrm{V}_{0}=0 \mathrm{~V}$ | -7 |  |  | mA |
| loL | Low-level output currents, VO, BR, CS | $\mathrm{V}_{0}=12 \mathrm{~V}$ | 7 |  |  | mA |
| IOH | High-level output currents. POWER ON/OFF, CALL. MUTE | $\mathrm{V}_{0}=0 \mathrm{~V}$ | -20 |  |  | mA |
| lol | Low-level output currents, POWER ON/OFF, CALL, MUTE | $\mathrm{V}_{0}=12 \mathrm{~V}$ | 5 |  |  | mA |
| IOH | High-level output current, IR | $\mathrm{V}_{0}=0 \mathrm{~V}$ | -15 |  |  | mA |
| loL | Low-level output current, IR | $\mathrm{V}_{0}=12 \mathrm{~V}$ | 5 |  |  | mA |

## An example of an application circuit



## DESCRIPTION

The M58487P is a 22 -function remote-control receiver circuit manufactured by aluminum-gate CMOS technology for use in television receivers, audio equipment, and the like, using infrared for transmission. It enables direct control of 8 functions at the receiver.

The M58487P is intended for use with an M58480P or M58484P transmitter.

## FEATURES

- Single power supply
- Wide supply voltage range: $8 \mathrm{~V} \sim 14 \mathrm{~V}$
- Low power dissipation
- On-chip oscillator
- Low-cost LC or ceramic oscillator used in determining the reference frequency $(480 \mathrm{kHz}$ or 455 kHz$)$
- Information is transmitted by means of pulse code modulation
- Good noise immunity-instructions are not executed unless same code is received three or more times in succession.
- Single transmission frequency ( 40 kHz or 38 kHz ) for carrier wave
- 16 TV channels selected directly
- Three analog functions-volume, brightness, and color saturation-are independently controlled to 64 stages by three 6-bit D/A converters
- 8 commands are controlled at the M58487P receiver
- Has large tolerance in operating frequency between the transmitter and the receiver
- Can be connected with an M51231P or equivalent touch control channel selector IC

| PIN CONFIGURATION (TOP VIEW) |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  | POWER-O |
|  |  |  | (eltertion |
|  |  | , AESE |  |
|  |  |  |  |
|  |  |  | OUTPUT |
|  |  |  | POWER ON OFEONTROL OUTPUT CONTROL |
|  |  |  | Ote |
|  |  |  | UTPUT |
|  |  |  |  |
|  |  |  | ( $8 \sim 14 \mathrm{~V}$ ) |
|  | ne 22P1 | NC : | CONNECTION |

## APPLICATIONS

- Remote-control receiver for TV or other applications


## FUNCTIONS

The M58487P is designed to decode and execute instructions after three successive receptions of the identical instruction code, providing a good noise immunity.

Instructions comprise direct selection of 16 channels, channel position up and down, volume up and down, brightness up and down, color saturation up and down, normalization of volume, brightness and color saturation, sound mute on and off, TV main power on and off, and output CALL on and off.

In addition, 8 functional instructions can be entered from the receiver side.


## 22-FUNCTION REMOTE CONTROL RECEIVER

## FUNCTION DESCRIPTION

## Oscillator

As the oscillator is on-chip, oscillation frequency is easily obtained by connecting an external LC network or ceramic resonator between the OSC IN and OSC OUT terminals. Figs. 1 and 2 show typical oscillators.

Fig. 1 An example of an oscillator (when a ceramic resonator is used)


Fig. 2 An example of an oscillator (when a LC network is used)


## Reception Signal Input Circuit and Demodulation Circuit

The reception signal caught by the photo detector is amplified in the amplifier and added to the SI, where it is converted into a pulse signal in the input circuit to be sent to the demodulation circuit. In the demodulation circuit, the pulse interval of the pulse signal is judged and then converted into the digital code to be sent to the instruction decoder.

SI is applied as amplified, either through a capacitor coupling (Fig. 3) or directly as a pulse signal (Figs. 4 and 5). A Schmitt trigger circuit is provided in the SI input circuit for preventing spurious operation due to noise.

Fig. 3 SI input waveform (when applied through a capacitor coupling)


Fig. 4 SI input waveform (when applied directly)


Fig. 5 SI input waveform (when applied directly)


## Instruction Decoder

The instruction decoder starts to function after receiving the same instruction code three or more times in succession from the demodulation circuit.

Table 1 shows the relations between the reception code and instruction function. To prevent spurious operation, there is no code 000000.
Table 1 Relations between reception codes and instructions

| Reception code |  |  |  |  |  | Function |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{6}$ |  | Remarks |
| 1 | 1 | 0 | 0 | 0 | 0 | Vo UP | Volume up |
| 0 | 0 | 1 | 0 | 0 | 0 | VO DOWN | Volume down |
| 1 | 0 | 0 | 1 | 0 | 0 | MUTE | Sound mute on/off |
| 0 | 1 | 0 | 1 | 0 | 0 | Vo(1/3) | Normalization of volume |
| 1 | 0 | 1 | 1 | 0 | 0 | call | Output CALL on/off |
| 0 | 1 | 1 | 1 | 0 | 0 | POWER ON/OFF | Power on/off |
| 0 | 0 | 0 | 0 | 1 | 0 | CH 1 |  |
| 1 | 0 | 0 | 0 | 1 | 0 | CH 2 |  |
| 0 | 1 | 0 | 0 | 1 | 0 | CH 3 |  |
| 1 | 1 | 0 | 0 | 1 | 0 | CH 4 |  |
| 0 | 0 | 1 | 0 | 1 | 0 | CH 5 |  |
| 1 | 0 | 1 | 0 | 1 | 0 | CH 6 |  |
| 0 | 1 | 1 | 0 | 1 | 0 | CH 7 |  |
| 1 | 1 | 1 | 0 | 1 | 0 | CH 8 | Direct channel |
| 0 | 0 | 0 | 1 | 1 | 0 | CH 9 |  |
| 1 | 0 | 0 | 1 | 1 | 0 | CH 10 |  |
| 0 | 1 | 0 | 1 | 1 | 0 | CH 11 |  |
| 1 | 1 | 0 | 1 | 1 | 0 | CH 12 |  |
| 0 | 0 | 1 | 1 | 1 | 0 | CH 13 |  |
| 1 | 0 | 1 | 1 | 1 | 0 | CH 14 |  |
| 0 | 1 | 1 | 1 | 1 | 0 | CH 15 |  |
| 1 | 1 | 1 | 1 | 1 | 0 | CH 16 | J |

## Key Inputs

8 different instructions are input by a $2 \times 4$ keyboard matrix consisting of inputs $\mathrm{I}_{1} \sim \mathrm{I}_{2}$ and scanner outputs $\phi \mathrm{A} \sim \phi \mathrm{D}$. Protection is also available against chattering within 10 ms .

As entry priority is given to each key, depression of more than two keys at the same time makes the key with higher priority effective. For the scanner output, priority is given in the order of $\phi \mathrm{A}, \phi \mathrm{B}, \phi \mathrm{C}$, and $\phi \mathrm{D}$, and $\mathrm{I}_{1}$ takes precedence over $\mathrm{I}_{2}$ if the scan output is the same. When two or more keys are depressed at the same time, scanner outputs may short-circuit, disabling all functions.

While one of the keys is depressed, instructions from the transmitter are ignored.

Table 2 shows the relations between the keyboard matrix and the instructions.

Table 2 Relations between keyboard matrix and instructions

| Key input | Scanner <br> output | $\phi_{\mathrm{D}}$ | $\phi_{\mathrm{C}}$ | $\phi_{\mathrm{B}}$ |
| :---: | :---: | :---: | :---: | :---: |
| $1_{1}$ | POWER <br> ON/OFF | VO UP | MUTE | CH UP |
| $1_{2}$ | CALL | VO DOWN | VO $(1 / 3)$ | CH DOWN |

## Indication of Reception

As soon as an identical code is received three times, output IR turns from low-level to high-level. Thus reception of an instruction from the transmitter can be indicated by an LED connected to the output IR.

## Output Vo

As the 6-bit D/A converter is contained internally, analog value can be controlled to 64 stages independently. The D/A converter is pulse-width modulator, the reception frequency is 1.25 kHz (when $\mathrm{f}_{\mathrm{OSC}}=480 \mathrm{kHz}$ ) and minimum pulse width is $12.5 \mu \mathrm{~s}$.

Analog value can be incremented/decremented at a rate of about 1 step/ 0.1 second through the remote control or the key input. The time required for increasing the analog value from the minimum to the maximum is about 6.6 seconds ( $w h e n f_{\text {osc }}=480 \mathrm{kHz}$ ).

It is also possible to set the analog value to $1 / 3$ of its maximum value by means of the remote control or the key input (normalization).

## Sound Mute

Sound mute on/off is controlled through the remote control or the key input. When sound mute is on, output VO goes low, and output MUTE goes high.

Sound mute is automatically released from ON when the output VO is either incremented or decremented by remote control or the key input.

## Channel Control

Channel control is attained through outputs $\overline{\mathrm{CH} U P}$, $\overline{\mathrm{CH} \text { DOWN }}$ and $\overline{\mathrm{CH}}$ RESET. With respect to direct channel selection by the remote-control operation, a single pulse appears on output $\overline{\mathrm{CH} \text { RESET first, and then the pulses }}$ whose number is deducted by one from the selected channel appear on the output $\overline{\mathrm{CH}} \mathrm{UP}$. Up and down channel switching is controlled by presenting a single pulse on the output $\overline{\mathrm{CH}} \mathrm{UP}$ or $\overline{\mathrm{CH} \text { DOWN. Thus it can be con- }}$ nected with an M51231P or equivalent touch-control channel selector IC.

Fig. 6 Timing chart of channel control (when fosc $=$ 480 kHz )


During direct channel selection, up or down, output VO goes low for $50 \sim 100 \mathrm{~ms}$.

Outputs, $\overline{\mathrm{CH} U P}, \overline{\mathrm{CH} \text { DOWN, and } \overline{\mathrm{CH}} \mathrm{RESET} \text { are the }}$ open-drain type of N -channel transistor.

## Power On/Off

The remote control or the key input makes it possible to turn the POWER ON/OFF output from low to high or vice versa. While the POWER ON/OFF output is low, all channel and analog controls through the remote control are disabled, as are all through the keyboard.

## Output CALL

The output CALL is turned high or low by remote control or the key input. This output effects on/off control of channel number indication or change of receiving modes of multi-channel broadcasting.

## Power-on Reset

Attaching a capacitor to terminal AC activates the poweron reset when power is on to the M58487P.

Activation of the power-on reset function sets output VO to $1 / 3$ of its maximum value and turns the POWER ON/OFF and CALL outputs to low-level.

## An Example of an Application Circuit



MITSUBISHI LSIs
M58487P

22-FUNCTION REMOTE CONTROL RECEIVER

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Supply voltage | With respect to Vss | -0.3-15 | V |
| $V_{1}$ | Input voltage | , | $\mathrm{V}_{S S} \leqq \mathrm{~V}_{1} \leqq \mathrm{~V}_{\text {DD }}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | $\mathrm{V}_{S S} \leqq \mathrm{~V}_{\mathrm{O}} \leqq \mathrm{V}_{\text {D }}$ | V |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating free-air temperature range |  | $-30 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage | 8 | 12 | 14 | V |
| $\mathrm{f}_{\mathrm{OSC}}$ | Oscillation frequency |  | 455 |  | kHz |
|  |  |  | 480 |  | kHz |
| $\mathrm{V}_{\mathrm{I}}$ | Input voltage. SI | 5 |  |  | $\mathrm{VP}_{\mathrm{P}} \mathrm{P}$ |

ELECTRICAL CHARACTERISTICS $\left(T a=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\right.$. unless otherwise noted.)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{D D}$ | Operating supply voltage | $\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}, \mathrm{fosc}=455 \mathrm{kHz}$. | 8 | 12 | 14 | V |
| IDD | Supply current | $\mathrm{fosc}=455 \mathrm{kHz}$ |  | 2 | 5 | mA |
| $\mathrm{R}_{1}$ | Pull-up resistances, $1_{1}, l_{2}$ |  |  | 20 |  | $\mathrm{k} \Omega$ |
| IoL | Low-level output currents. $\phi_{A} \sim \phi_{D}$ | $\mathrm{V}_{0}=12 \mathrm{~V}$ | 5 |  |  | mA |
| IOL | Low-level output currents. $\overline{\text { CH RESET, }}$ CH UP, $\overline{\mathrm{CH}}$ DOWN | $\mathrm{V}_{0}=12 \mathrm{~V}$ | 20 |  |  | mA |
| IOZH | Off-state output currents. $\overline{\mathrm{CH}} \mathrm{RESET}, \overline{\mathrm{CH}}$ UP, $\overline{\mathrm{CH}}$ DOWN | $\mathrm{V}_{0}=12 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{IOH}^{\text {l }}$ | High-level output current, VO | $\mathrm{V}_{0}=0 \mathrm{~V}$ | -7 |  |  | mA |
| loL | Low-level output current, VO | $\mathrm{V}_{0}=12 \mathrm{~V}$ | 7 |  |  | mA |
| IOH | High-level output currents, POWER ON/OFF, CALL. MUTE | $\mathrm{V}_{0}=0 \mathrm{~V}$ | $-20$ |  |  | mA |
| IOL | Low-level output currents, POWER ON/OFF, CALL, MUTE | $\mathrm{V}_{0}=12 \mathrm{~V}$ | 5 |  |  | mA |
| IOH | High-level output current, IR | $\mathrm{V}_{0}=0 \mathrm{~V}$ | -15 |  |  | mA |
| loL | Low-level output current, IR | $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}$ | 5 |  |  | mA |

## DESCRIPTION

The M58872P is a single-chip printing calculator with 10 digit display and one memory using a P -channel aluminum ED-MOS process, and it is packed in a 40-pin DIL package.

Load resistors for display are built-in on the chip, enabling the direct driving of a small fluorescent display tube. Power dissipation as low as 50 mW (typ), including that of load resistors for display, suits this device for compact printing calculators that use Shin Seiki's M710, M722, M723 or other microprinter. The M355 printer can also be driven by adding an external circuit on the reset pulse input terminal (terminal RP).

## FEATURES

- Drives microprinters such as Shin Seiki's M710, M722, M723 (item 1-3-1), and M355.
- Printout format: 13 digits ( 10 numerical + 1 decimal point +2 symbols) with floating-minus, leading zero suppression, and two color printout (M355 only).
- Display format: 11 digits ( 10 numerical +1 sign +3 punctuation marks) with floating-minus and leading zero suppression features.
- Adding machine operating method: 5-key method
- Independent memory: 1 register
- Arithmetic functions:

Four basic arithmetic operations, continuous calculation, percent, surcharge and discount, add mode calculation, gross margin, constant-factor calculations ( $\mathrm{X}, \div, \%$, gross margin), repetitive calculation (all four arithmetic operations), power calculation, memory calculation, rounding (truncation, round-off), item counting (000~ 999), non-print/result only printout feature, date memo-

rizing feature, key chattering and bouncing protecting function, 2-key rollover function, and key input buffer (6 keys).

- Choice of floating decimal point ( $F$ ) and fixed decimal point (0, 1, 2, 3, 4, A).
- Direct fluorescent display tube driving capability (builtin load resistors).
- Low power dissipation (including display resistors):

50 mW (typ)

## KEY ARRANGEMENT



MITSUBISHI LSIs M58872P

SINGLE-CHIP PRINTING CALCULATOR

## KEY FUNCTIONS

| Symbol | Key name | Function |
| :---: | :---: | :---: |
| 0]-9 | Numerical | Entry of numerals 0~9. |
| $\bullet$ | Decimal point | Setting of decimal point is set with this key. When key is depressed more than once during entry of a number, the first depressed decimal point is effective. |
| $\pm$ | Add | Adds to the accumulator. Continuous depression of this key performs repetitive addition. Depressing immediately after the key effects surgharge calculation. |
| $\square$ | Subtract | Subtracts from the accumulator. Continuous depression of this key performs repetitive subtraction. Depressing immediately after the $\%$ key effects discount calculation. |
| 区 | Multiply | Sets up multiplication which is executed upon depression of the next function key. Continuous depression of this key performs repetitive multiplication. |
| $\div$ | Divide | Sets up division which is executed upon depression of the next function key. Continuous depression of this key performs repetitive division. |
| \# | Equals key | When multiplication or division is preset, depression of this key executes that instruction. If the mode is on and when multiplication or division is not set. depression of this key reads out the contents of the accumulator. |
| \% | Percent key | If the condition was set for multiplication or division previously, depression of this key executes percentage multiplication or division. |
| GM | Gross margin key | If the condition was set for division previously, depression of this key executes gross margin calculation. <br> The following key procedure is required for the gross margin calculation: $\begin{array}{ll} A \div B G M & \longrightarrow A /\left(1-\frac{B}{100}\right) \\ A \div B \square G M & \longrightarrow A /\left(1+\frac{B}{100}\right) \end{array}$ <br> However, in the case of $B>100$, resultant symbol will coincide with the symbol of $A$. |
| $\bigcirc$ | Subtotal key | Depression of this key reads out the contents of the accumulator. But the contents of the accumulator are not affected. |
| * | Total key | Depression of this key reads out the contents of the accumulator, and then the contents of the accumulator are cleared. |
| +M | Memory plus key | If the $X$ or $\because$ key was depressed before, depression of this key executes multiplication or division with its result being added to the memory register. If neither the $\triangle$ nor the $\square$ key was depressed before, the contents of the display register are added to the memory register. |
| -M | Memory minus key | If the $X$ or $\div$ key was depressed before, depression of this key executes multiplication or division with its result being subtracted from the memory register. If neither the $x$ nor the $\div \mathrm{key}$ was depressed before, the contents of the display register are subtracted from the memory register. |
| (4) | Memory sub-total key | The contents of the memory register are read out, but remain unchanged. |
| *M | Memory total key | The contents of the memory register are read out, and cleared. |
| \#8 | Non-add/date key | When the decimal point key has been depressed twice or more, it operates as a date printout key ("D" is printed in the symbol column). If the decimal point key has been depressed less than twice, it operates as a non-add key ("\#" is printed out on most significant digit). Meanwhile, if the $\#$ mode is on, the key is operated as a non-add key only. Up to two decimal points are available. |
| D | Date key | The date is stored in the date register by the depression of this key, with the date being printed out on the tally roll ("D" is printed out on the symbol column). Up to two decimal points are available. Depression of this key without previous numerical key entry will read out the contents of the date register. |
| P | Print key | The contents of the display register are printed out. |
| EX | Exchange key | Depression of this key causes the contents of the display register to be exchanged with the contents of the multiplication/division constant register. |
| \% | Change sign key | Depression of this key changes the sign of the display register. |
| (CE) | Clear entry key | Depression of this key clears the numerical entry. Also, this key is used in releasing overflow condition of the key input buffer. |
| C | Clear key | Depression of this key clears all registers and operating states except the memory register. |
| 0 | Paper feed key | Depression of this key advances tally roll. |

MODE SWITCH FUNCTIONS

| Symbol | Switch name | Function |
| :---: | :---: | :---: |
| TAB | Floating/fixed decimal point selection switch | With this switch, function of floating (F) or fixed decimal point ( $0,1,2,3,4, \mathrm{~A}$ ) is designated. |
| [5] | Round (5/4) | When off, rounding (retain 5. strike 4) (5.4) is performed. |
| IC] | Item print | When on, contents of the item counter are printed. |
| NP] | Non-print | When at the NP, all printouts except by the $\square$ key are disabled. When at RP, results by $\theta, \%$ and GM key, and add-on/discount calculation are printed out, and depression of $\square$ $\Delta$. RM. *M. C. \#/D. $D$ and $P$ keys also print out. When OFF, all printouts are performed. |
| 9 | Punctuation selection | When at OFF position, punctuation is indicated at the upper-left corner of the relevant columns: If ON , it is indicated at the lower-right corner of the relevant columns. |
| E* | Equal total mode | If this switch is located at the position OFF, the $\equiv$ key functions as an equal key during multiplication/division operation. if this switch is located at the position ON, the $\equiv$ key functions as an equal key during multipication/division operation; otherwise, as a total key. |
| \# | Non-add mode switch | If this key is located at the position ON. depression of the \#/bl $^{\text {performs only the non-add function. }}$ |

## PIN FUNCTIONS

| Symbol | Pin name | Input or output | Functional significance |
| :---: | :---: | :---: | :---: |
| $K_{0} \sim K_{3}$ | Key input | Input | Consists of four independent lines and is used to identify key engagement in conjunction with the matrix composed with the digit outputs $\mathrm{D}_{1} \sim \mathrm{D}_{9}$. |
| MS 1 <br> MS 2 | Mode switch inputs | Input | Mode switch input consists of two independent lines and is used to identify the mode in conjunction with the matrix composed with the digit outputs $\mathrm{D}_{1} \sim \mathrm{D}_{\mathrm{g}}$. |
| $D_{0} \sim D_{10}$ | Digit outputs | Output | This terminal is used for a digit designation signal which is supplied for dynamic displaying of a fluorescent display tube. $\mathrm{D}_{1} \sim \mathrm{D}_{9}$ constitutes the matrix with the key and mode switch inputs. |
| $P_{1} \sim P_{14}$ | Magnet signal outputs | Output | The output terminals $P_{2} \sim P_{14}$ are used to supply signals with which the printer hammer triggering magnets are controlled. The signal $P_{1}$ is used in driving inkribbon switching mechanisms for the type M355 printer. Signals $P_{2} \sim P_{6} \cdot P_{8}$. $\mathrm{P}_{\mathrm{g}} \mathrm{P}_{11}$ and $\mathrm{P}_{12}$ are used in common with the fluorescent tube segment driving outputs $\mathrm{S}^{\prime}, \mathrm{S} ; \mathrm{Sg} \sim \mathrm{Sa}$. |
| TP | Timing pulse input | Input | Input terminal for receiving the printer timing pulse. |
| RP | Reset pulse input | Input | Input terminal for receiving the printer reset pulse. |
| MT | Motor drive output | Output | Output terminal for motor driving output. |
| VC | Clock oscillation terminal | Input | An external CR network is connected through this terminal for setting the oscillation frequency in the internal clock oscillation circuit. |
| ACL. | Power-on reset terminal | Input | An external CR network is connected through this terminal for attaining power-on reset during power-on time. |

## CONDITIONS FOR ESTABLISHING POWER-ON RESET FUNCTION

(1) In order to satisfy the following waveform against the supply voltage ( $V_{G G}$ ), it is necessary to decide the constant factor for the $C_{a}$ and $R_{a}$ of the external circuit.

(2) In such a case the power switch has to be operated repeatedly, and the residual voltage in the supply voltage ( $\mathrm{V}_{\mathrm{GG}}$ ) during switch opening time must be dropped to the GND level completely.
(3) Connection of the terminal ACL with the external circuit should be as short as possible so as to avoid noise in the ACL terminal.

## SINGLE-CHIP PRINTING CALCULATOR

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{G G}$ | Supply voltage | With respect to GND | $0.3 \sim-22$ | V |
| $V_{1}$ | Input voltage |  | 0.3~-22 | V |
| $\mathrm{V}_{0}$ | Output voltage |  | $0.3 \sim-33$ | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 250 | mW |
| Topr | Operating free-air temperature range |  | $0 \sim 50$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS (Ta $=0 \sim 50^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{G G}$ | Supply voltage | $-12$ | $-13$ | $-14$ | $\checkmark$ |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 0 |  | -3 | $\checkmark$ |
| VIL | Low-level input voltage | -8 |  | $-14$ | $\checkmark$ |
| IOH | High-level output current |  |  | -4 | mA |
| VOL | Low-level output voltage | $-28$ |  | $-30$ | V |
| $V_{P}$ | Supply voltage for display section |  |  | $-30$ | $V$ |
| Rf | Frequency setup resistance | 31.4 | 33 | 34.6 | $k \Omega$ |
| $\mathrm{Cf}_{f}$ | Frequency setup capacitance | 64.6 | 68 | 71.4 | pF |
| toon | Key contact duration | 60 |  |  | ms |
| toff | Key off duration | 80 |  |  | ms |
| $\mathrm{C}_{\text {KB }}$ | Keyboard capacitance |  |  | 30 | pF |

Note 1: The Rfshould be connected between the terminals VC and $V_{G G}$, and $C f$ between VC and GND. in the shortest distance possible.

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 50^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GG}}=-13 \pm 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{P}}=-30 \mathrm{~V}, \mathrm{R}_{\mathrm{f}}=33 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{f}}=68 \mathrm{pF}$, unless otherwise noted.)

| Symbol | Parameter | Test condtitions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 0 |  | -3 | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  | -7 | -13 | -14 | V |
| VOH | High-level output voltage | $\mathrm{IOH}^{\prime}=-4 \mathrm{~mA}$ |  |  | -2 | V |
| VoL | Low-level output voltage |  | -28 |  | $-30$ | V |
| IIL | Low-level input current | $V_{1}=-14 \mathrm{~V}$ |  |  | -14 | $\mu \mathrm{A}$ |
| $\mathrm{Cl}_{1}$ | Input capacitance | $\begin{aligned} & V_{1}=0 V \quad f=1 \mathrm{MHz}, \quad 25 \mathrm{mVrms} \\ & \mathrm{~T} a=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | 7 | pF |
| IGG | Supply current | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | $-2.5$ | -4 | mA |
| Ip | Supply current for display section | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | -0.6 | -2 | mA |
| Pd | Power dissipation | $\mathrm{V}_{\mathrm{GG}} \times \mathrm{I}_{\mathrm{GG}}+\mathrm{V}_{\mathrm{P}} \times \mathrm{IP} \quad \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 49 | 116 | mW |

SWITCHING CHARACTERISTICS $\left(T a=0 \sim 50^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GG}}=-13 \pm 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{P}}=-30 \mathrm{~V}, \mathrm{R}_{\mathrm{f}}=33 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{f}}=68 \mathrm{pF}\right.$, unless otherwise noted.)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $f r$ | Repetitive frequency | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \begin{aligned} & 1 / 6 \text { of the original } \\ & \text { oscillation frequency } \end{aligned}$ | 54 | 70 | 90 | kHz |
| $\mathrm{t}_{\mathrm{B}}$ | Interval of scanning pulse | $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ | 22 |  | 37 | $\mu \mathrm{s}$ |
| to | Comparison time of print data | $\mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ |  |  | 0.2 | ms |



MITSUBISHI LSIs
M58:72P

## SINGLE-CHIP PRINTING CALCULATOR

## SCHEMATIC DIAGRAM FOR M355



Note 2 : Delay of the RP from the TP should be within 1 clock cycle (about $10 \mu \mathrm{~s}$ ).

PRINT WHEEL ARRANGEMENTS
M710, M722, AND M723/1-3-1


FOR M355

| 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $D$ | + | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\downarrow$ | - | 1 |
| 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | $G$ | $\times$ | 2 |
| 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | $G$ | $\div$ | 3 |
| 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | $\Sigma$ | $=$ | 4 |
| 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | $\Sigma$ | $\%$ | 5 |
| 6 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | $M$ | $\diamond$ | 6 |
| 7 | 7 | 7 | 7 | 7 | 7 | 7 | 7 | 7 | 7 | 7 | $P$ | $*$ | 7 |
| 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | $K$ | $S$ | 8 |
| 9 | 9 | 9 | 9 | 9 | 9 | 9 | 9 | 9 | 9 | 9 | $C$ | $T$ | 9 |
| $\#$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $E$ | $M$ | 10 |
| - | - | - | - | - | - | - | - | - | - | - | - | $M$ | 11 |

EXAMPLE OF SYMBOL PRINTOUT


Note 3 : For the type M355 printer, printout is carried out in red when the results are negative or when the $\square$ or $\square-M$ key (in the case of-memory subtraction) is depressed.

MITSUBISHI LSIs

## OPERATIONAL EXAMPLES

The notation "Red" in the printout column shows printout in red when the type M355 printer is used.

## 1. Addition and Subtraction

(1) $10+11+12+12+13-14=$
(2) $1+2+(1+2)+5=\left(\mathrm{T}_{1}\right)$
(3) $-\left(T_{1}\right)-\left(T_{1}\right)+\left(T_{1}\right)+3=$
(4) $1.23+12.1234+4+0.05=$

## 2. Multiplication and Division

(1) $123 \times 3=$
(5) $12 \times 12=$
(2) $123 \times 3 \div 2=$
(6) $12.12 \times 12.12=$
(3) $2 \div 4=$
(7) $12.456 \times 12 \times 0.346 \div 1.4567=$
(4) $2 \div 3=$
(8) $12.3 \times 12.3 \div 12.3 \times 1=$

## 3. Multiplication/Division Using Constant Factor and Power Calculation

(1) $1.05 \times 100=$
$1.05 \times 200=$
$1.05 \times 300=$
(2) $150 \div 3=$
(3) $2^{4}=$
$6 \div 3=$
$2 \div 3=$
$2 \times 2 \times 2 \times 2=$

## 4. Percentage Calculation

(1) $200 \times 3 \% \quad 200 \times 4 \%=\alpha \quad 200 \times \alpha \%$
(2) $123 \div 200 \% \quad 6 \div 200 \%$
(3) $200 \times 5 \% \quad 200 \times(100-5) \%=\beta \quad \beta \times(100+10) \%$



## SINGLE-CHIP PRINTING CALCULATOR

## 5. Combined Calculation

(1) $15+16 \times 2-17 \times 3-15 \div 2=$
(2) $(1+2+3) \times(4+5)=$
(3) $(1+2+3) \times(6-7)=$

## 6. Memory Calculation

(1) $11.111111-22.22+55.55555=$
(2) $-(123 \times 11)+34=\alpha \quad \alpha-\alpha=$
(3) $(2 \times 3)+0.04-(5 \times 6)-0.07=$



## 7．Gross Margin Calculation

（1） $200 \div 10 \square$
（2） $200 \div 10$ 团 GM
（3） $600 \div 20$ 国
（4） $6000 \div 20$ 国


## 8．Overflow Error

（1） $9999999999+1000=$
（2）$-9999999999-1000=$
（3） $1111111111 \times 1000=$
（4） $1111111111 \times 10 \times$
（5） $1111111111 \div 0.000000001=$
（6） $1111111111 \div 0.000000001 \%$
（7） $1 \div 0=$




ELECTRIC

WITSUBISNI LSIS M58872P

## 9. Other Calculations




## MICROCOMPUTER SYSTEMS

## DESCRIPTION

The PCA0801 is a single-board computer that is fabricated on a single $125 \times 145 \mathrm{~mm}$ printed circuit board using the MELPS 8 CPU (Mitsubishi Electric LSI Processor: M5L 8080AP). It is designed for applications where ease of use as a built-in component in a user's cabinet and high performance reliability are required.

## FEATURES

- Capacity of RAM:

256 bytes

- Capacity of EPROM or mask ROM: 2K bytes (max)
- Programmable I/O ports:

8 -bit x 6 ( 48 bits)

- Interrupt: 1-level (externally expandable up to 8 -level)
- Single 5V power supply
- Easy memory and I/O port expansion by using the PCA0802 memory and I/O expansion board
- Compact dimensions (L $\times \mathrm{W} \times \mathrm{H}$ ): $125 \times 145 \times 17 \mathrm{~mm}$


## APPLICATIONS

- Personal computers
- Small automatic testing or control equipment
- Data-communication terminal equipment
- Data loggers and data-collection equipment
- Process-control equipment
- Instrument monitoring controllers


## FUNCTION

The PCA0801 is a highly reliable single-board computer designed around Mitsubishi's M5L 8080AP CPU and its LSI family. The 8 -bit parallel CPU is fabricated by the N -channei silicon-gate MOS process.

The standard version of the PCA0801 comes with 1 K . byte of electrically programmable read-only memory (EPROM) in the form of one M5L 2708K, but an auxiliary socket on the board enables a second 1K-byte M5L 2708K EPROM to be plugged in to provide a 2 K -byte total. The standard board also comes with 256 bytes of static randomaccess memory (RAM) in the form of two M5L 2111APs.

For its I/O ports, the PCA0801 contains two programmable peripheral interfaces (PPI: M5L 8255AP $\times 2$ ), providing 48 input/output pins that comprise six 8 -bit programmable input/output ports. DC-DC converters are provided for 12 V and -5 V power supplies, so that only a 5 V external power supply is needed.

Optional features of the PCA0801 include the PCA0802 memory and I/O expansion board and the PCA0803 program checker.

Mitsubishi PCA0801 microcomputer


## MELCS 8/2 SINGLE-BOARD COMPUTER

## OPERATIONS

When an 18 MHz crystal oscillator is connected externally between pins XTAL1 and XTAL2, clocks $\phi_{1}$ and $\phi_{2}$ for the CPU with a basic cycle of 500 ns and $\phi_{2}$ (TTL) for oscillator source are generated by the M5L8224P clock generator. By connecting an RC circuit to the reset input terminal RESIN, the reset signal RESET is generated when the system power supply is turned on. When the SYNC signal from the CPU is applied to the SYNC terminal, the STSTB signal is generated for latching the status. When the CPU receives the RESET signal, the CPU is then reset at the rising-edge of $\phi_{1}$ so as to clear the contents of the program counter and instruction register to 0 , and flip-flops INTA and HLDA are also reset. Interrupt is being inhibited, and both the address bus and the data bus are in the floating state at this moment. All the control signals generated from the CPU are also reset. As the content of the program counter is at 0 upon completion of the RESET signal, program execution is started from the address 0 .

The system controller functions to separate the data bus of the CPU M5L 8080AP from the memory and I/O ports (PPI); it generates all the necessary signals for directly controlling the memory and the I/O ports.

The strobe signal STSTB latches the status information from the CPU into the internal status latch. Depending on the control signals from the CPU (DBIN, WR, and HLDA) and the contents of the internal status latch, the following five control signals are generated: memory read (MEMR), memory write (MEMW), input/output read (I/OR), input/ output write (I/OW) and interrupt acknowledge (INTA). These control signals control read/write data transfer between the ROM, RAM and I/O ports.

The decoder for the memory and I/O ports reads the address of the memory and I/O ports from the address bus, and sends the control signal to the corresponding memory and $\mathrm{I} / \mathrm{O}$ port address.

The PCA0801 contains 1K-byte of EPROM (M5L 2708K $\times 1$ ) and 256 bytes of static RAM (M5L2111AP x 2 ). A socket for an additional EPROM is provided to give a maximum of 2 K bytes.

Two PPIs (M5L8255AP) are provided on the board to be used as 48 -bit programmable $1 / O$ ports ( 8 -bit $\times 6$ ). Basically, they consist of three 8 -bit three-state bidirectional buffers: they transfer data according to instruction IN and instruction OUT from the CPU.


## SPECIFICATIONS

Processing Method
Method:8-bit parallel operation
CPU: M5L 8080AP
Word length:
Instruction: 8, 16, 24 bits
Data: 8 bits
Cycle time:
Basic cycle time:: $2 \mu \mathrm{~s}$
CPU clock frequency:
$2 \mathrm{MHz} \pm 1 \%\left(\mathrm{~T}_{\mathrm{a}}=0 \sim 55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\right.$ )
(Quartz oscillation frequency; $18 \mathrm{MHz} \pm 1 \%$ )

## Memory Address and Memory Capacity

EPROM (M5L 2708K)
Memory address:
\#1: $\quad 0000_{16} \sim 03 F F_{16}$
\#2: $\quad 0400_{16} \sim 07$ FF $_{16}$
Memory capacity:
\#1: 1K-byte (An EPROM is fitted to the standard product)
\#2: 1K-byte (Only a socket is provided on the standard product)
RAM (M5L2111AP x 2)
Memory address:
$4000_{16} \sim 40$ FF $_{16}$
Memory capacity:
256 bytes
Externally expandable up to a maximum of 64 K bytes

## 1/O Address and I/O Capacity

I/O address:
PPI (M5L8255S x 2) :

| I/O Port |  | Signal name | Address |
| :---: | :---: | :---: | :---: |
| \# 1 | PA | $\mathrm{CPOOH} \sim \mathrm{CP} 07 \mathrm{H}$ | 0016 |
|  | PB | $\mathrm{CP} 10 \mathrm{H} \sim \mathrm{CP} 17 \mathrm{H}$ | 0116 |
|  | PC | $\mathrm{CP} 20 \mathrm{H} \sim \mathrm{CP} 27 \mathrm{H}$ | 0216 |
|  | C.W. | Control word | 0316 |
| \# 2 | PA | $\mathrm{CP40H} \sim \mathrm{CP} 47 \mathrm{H}$ | 0416 |
|  | PB | $\mathrm{CP} 50 \mathrm{H} \sim \mathrm{CP} 57 \mathrm{H}$ | 0516 |
|  | PC | $\mathrm{CP} 60 \mathrm{H} \sim \mathrm{CP} 67 \mathrm{H}$ | 0616 |
|  | C.W. | Control word | 0716 |

As two PPIs (Programmable Peripheral Interfaces) are provided on the board, the PCA0801 has I/O ports of 48 bits ( 8 -bit $\times 6$ ).

The number of $1 / O$ devices can be expanded externally to a maximum of 256 .

## Interrupt

The PCA0801 incorporates a one-level interrupt function.
The instruction RST 7 is automatically generated by means of the board logic function.

When an external interrupt circuit is to be used, this can be achieved by short-circuiting the interrupt terminals on the board using a jumper wire.

## Interface

Bus: all signals TTL compatible
I/O: signals TTL compatible

## DMA

Accessible

## Connectors

Bus extension connector (connector PMA): Straight pin header, $\mathbf{T}$ type, 50 pins
I/O port connector (connector PMB):
Angle pin header, L type, 50 pins

## PIN CONFIGURATION (CONNECTOR PMA)



PIN CONFIGURATION (CONNECTOR PMB)


## MITSUBISHI MICROCOMPUTERS

## PCA0801

## MELCS 8/2 SINGLE-BOARD COMPUTER

## Physical Dimensions

( $\mathrm{L} \times \mathrm{W} \times \mathrm{H}$ ) $125 \times 145 \times 17 \mathrm{~mm}$

## Memory and I/O Address

As memory and I/O addresses are fixed in this single-board computer, it is necessary to designate extra addresses besides those already assigned, if any additional external memory or I/O devices are to be employed.

## I/O ADDRESS



MEMORY ADDRESS


ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | With respect to GND | 7 | V |
| $V_{1}$ | Input voltage |  | 5.5 | $\checkmark$ |
| $\mathrm{V}_{0}$ | Output voltage |  | 5.5 | $\checkmark$ |
| Topr | Operating free-air ambient temperature range |  | 0~55 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-30 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 55^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\text {IH }}$ | High-levei input voltage | 3 |  | V cc | V |
| $V_{\text {IL }}$ | Low-level input voltage | 0 |  | 0.65 | V |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise noted)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VOH | High-level output voltage | $\begin{aligned} & \mathrm{CPOOH} \\ & \mathrm{CPO7H} \end{aligned}$ |  | $1 \mathrm{OH}=-50 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| V OH | High-level output voltage | CCL2H <br> COSCH <br> CSTBL <br> CMERL <br> CMEWL <br> CIORL <br> CIOWL <br> CITAL <br> CRSON | $1 \mathrm{OH}=-1 \mathrm{~mA}$ | 2.4 | . |  | V |
| V OH | High-level output voltage | Others | $1 \mathrm{OH}=-100 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| Vol | Low-level output voltage | $\begin{aligned} & \text { CRSOH } \\ & \text { CSTBL } \end{aligned}$ | $1 \mathrm{OL}=2.5 \mathrm{~mA}$ |  |  | 0.5 | V |
| VoL | Low-level output voltage | $\begin{aligned} & \mathrm{COSCH} \\ & \mathrm{COL} 2 \mathrm{H} \end{aligned}$ | $1 \mathrm{OL}=16 \mathrm{~mA}$ |  |  | 0.5 | V |
| Vol | Low-level output voltage | EMERL CMEWL CIORL CIOWL CITAL | $\mathrm{IOL}=10 \mathrm{~mA}$ |  |  | 0.5 | V |
| V OL | Low-level output voltage | Others | $\mathrm{IOL}=1.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| ICC | Supply current from $V_{\text {CC }}$ |  | With two EPROMs in use |  | 0.8 |  | A |

## EXPANSION BOARD

The PCA0802 memory and I/O expansion board is provided for expanding memory capacity and I/O ports as follows: RAM capacity: 1K-byte,

EPROM or mask ROM capacity: 4K-bytes, and Programmable I/O ports ( $3 \times 8$ bits $=24$ bits). Physical dimensions ( $\mathrm{L} \times \mathrm{W} \times \mathrm{H}$ ) $125 \times 145 \times 17 \mathrm{~mm}$

## DESCRIPTION

The PCA0802 is a memory and I/O expansion board that is used with the PCA0801 single-board computer to expand the capacity of RAMs, EPROMs and I/Os. It is assembled on a $125 \times 145 \mathrm{~mm}$ printed circuit board. The PCA0802 can be easily attached to the PCA0801 singleboard computer by using the bus-extending connector.

## FEATURES

- Memory capacity of RAM:

1K byte

- Memory capacity of EPROM or mask ROM:

4K bytes (max)

- Programmable I/O ports:

48 bits (8-bit x 6 )

- Power supply from the PCA0801 single-board computer
- Compact dimensions ( $\mathrm{L} \times \mathrm{W} \times \mathrm{H}$ ): $125 \times 145 \times 17 \mathrm{~mm}$


## FUNCTION

The basic PCA0802 memory and I/O expansion board consists of up to 4 K bytes of EPROM (M5L $2708 \mathrm{~K} \times 4$; a 1 K byte EPROM is fitted to the standard product, and a further three EPROMs can be plugged into the sockets provided on the board). 1K byte of RAM (M5L 2102AP $\times 8$ ) and a PPI (programmable peripheral interface: M5L8255AP).

The PPI (M5L 8255AP) comprises three programmable 8 -bit I/O ports, so that it can be used as 24 -bit input or output terminals.

## APPLICATIONS

- Personal-computer expansion modules
- Small-size automatic testing or control equipment modules

PCA0802 memory and I/O expansion board


## OPERATIONS

The data bus (CDBOH $\sim$ CDB7H) is connected to each of the data input lines of the memory via the bidirectional data-bus buffer. The signal ERDSL (data-bus control signal) is normally kept at the high-level to maintain the data bus in the input mode. When the low-level signal is applied, the data bus then changes to the output mode.

Memory consists of a maximum of 4 K bytes of M5L 2708K EPROM (a 1 K -byte EPROM is fitted to the standard product, and a further three EPROMs can be plugged into the sockets provided on the board), and 1 K byte of M5L 2102P static RAMs is installed on the board.

To perform memory read, memory write, I/O read and $\mathrm{I} / \mathrm{O}$ write operations, the memory and I/O address from the address bus is first decoded by the memory and I/O decoder, and then the memory read/write and I/O read/ write signals are sent out from the control signal buffer by CMERL, OMEWL, CIORL and CIOWL control signals generated by the PCA0801 single board computer.

One M5L 8255APPPI is mounted on the expansion board and is used as 24 -bit programmable I/O ports. Fundamen: tally these $1 / O$ ports are three units of 8 -bit three-state bidirectional buffer, and they function to transfer data in accordance with instructions IN and OUT from the CPU.


## SPECIFICATIONS

Memory Address and Memory Capacity
EPROM (M5L2708K)
Memory allocation:
3: $0800_{16} \sim$ OBFF $_{16}$
4: $0 \mathrm{COO}_{16} \sim$ OFFF $_{16}$
5: $1000_{16} \sim 13 F^{16}$
6: $1400_{16} \sim 17$ FF $_{16}$
Memory capacity:
3: 1 K byte (an EPROM fitted to the standard product)
4: 1K byte (socket provided on the standard product)
5: 1 K byte (socket provided on the standard product)
6: 1 K byte (socket provided on the standard product)
Total: 4K bytes
RAM (M5L2102AP x 8)
Memory allocation:
$3 \mathrm{COO}_{16} \quad 3 \mathrm{FFF}_{16}$
Memory capacity:
1 K byte, expandable up to the maximum 64 K bytes

1/O Address and I/O Capacity
I/O address
PPI (M5L 8255AP) :

| I/O port | Signal name | Address |
| :---: | :---: | :---: |
| PA | EP0OH - EP07H | $08_{16}$ |
| PB | EP 10H $\sim$ EP 17H | $09_{16}$ |
| PC | EP20H - EP27H | $0 A_{16}$ |
| C.W. | Control word | $0 B_{16}$ |

One PPI is mounted on the board providing three 8 -bit programmable I/O ports, which permits up to 256 I/O devices to be connected externally.

## Interface

Bus: all signals TTL compatible
I/O: all signals TTL compatible

## Connectors

For bus connection (connector PFC): Straight dip type, 50 pins
For bus connection (connector PMD):
Straight pin header, T type, 50 pins
For I/O ports (connector PME):
Angle pin header, L type, 30 pins
For debugging (connector PMF):
Angle pin header, L type, 40 pins

PIN CONFIGURATION
(CONNECTORS PFC AND PMD)

|  | 12 V | 2 | 1 | -5V |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | GND | 4 | 3 | GND |  |
|  | GND | 6 | 5 | GND |  |
|  | 5 V | 8 | 7 | 5 V |  |
|  | $(\mathrm{CDB} 1 \mathrm{H} \leftrightarrow$ | 10 | 9 | $\rightarrow \mathrm{CDBOH}$ |  |
| DATA BUS INPUT AND OUTPUT | CDB3H $\leftrightarrow$ | 12 | 11 | $\leftrightarrow \mathrm{CDB2H}$ | data bus |
|  | CDB5H $\rightarrow$ | 14 | 13 | $\leftrightarrow \mathrm{CDB4H}$ | OUTPUT |
|  | CDB7H $\rightarrow$ | 16 | 15 | $\leftrightarrow \mathrm{CDB6H}$ |  |
| MEMORY READ | D CMERL $\rightarrow$ | 18 | 17 | $\leftarrow$ CIORL | I/O READ |
| MEMORY WRITE CME WL $\rightarrow$ |  | 20 | 19 | $\leftarrow$ CIOWL | I/O WRITE |
|  |  | 22 | 21 |  |  |
|  |  | 24 | 23 |  |  |
|  |  | 26 | 25 |  |  |
|  |  | 28 | 27 | $\leftarrow \mathrm{CRSOH}$ | RESET <br> SIGNAL INPUT |
|  |  | 30 | 29 |  |  |
|  |  | 32 | 31 |  |  |
|  |  | 34 | 33 |  |  |
|  | $\mathrm{CABO} 1 \mathrm{H} \rightarrow$ | 36 | 35 | $\leftarrow \mathrm{CAB0OH}$ |  |
|  | $\mathrm{CAB03H} \rightarrow$ | 38 | 37 | $\leftarrow \mathrm{CAB02H}$ |  |
|  | CAB05H $\rightarrow$ | 40 | 39 | $\leftarrow \mathrm{CAB04H}$ |  |
| ADDRESS | $\mathrm{CAB07H} \rightarrow$ | 42 | 41 | $\leftarrow \mathrm{CAB06H}$ | ADDRESS |
| BUS | $\mathrm{CAB09H} \rightarrow$ | 44 | 43 | $\leftarrow \mathrm{CAB08H}$ |  |
|  | CAB11H $\rightarrow$ |  | 45 | $\leftarrow \mathrm{CAB} 10 \mathrm{H}$ |  |
|  | CAB $13 \mathrm{H} \rightarrow$ | 48 | 47 | $\leftarrow \mathrm{CAB} 12 \mathrm{H}$ |  |
|  | CAB 15H $\rightarrow$ | 50 | 49 | $\leftarrow C A B 14 H$ |  |

PIN CONFIGURATION (CONNECTOR PME)


## PIN CONFIGURATION (CONNECTOR PFC)

| DATA BUS | EDB1H $\rightarrow$ | 2 | 1 | $\rightarrow \mathrm{EDBOH}$ | DATA BUS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | EDB3H $\rightarrow$ | 4 | 3 | $\rightarrow \mathrm{EDB2H}$ |  |
|  | EDB5H $\rightarrow$ | 6 | 5 | $\leftrightarrow \mathrm{EDB4H}$ |  |
|  | EDB7H $\leftrightarrow$ | 8 | 7 |  |  |
| MEMORY READ EMERL $\leftarrow$ |  | 10 | 9 | $\leftrightarrow$ EDB6H |  |
| MEMORY WRITE EME WL - |  | 12 | 11 | $\rightarrow$ EIOWL I/O WRITE |  |
|  |  | 14 | 13 | $\leftarrow$ CRDYH READY IN |  |
|  |  | 16 | 15 | $\leftarrow E R D S L$ CONTROL SIGNAL |  |
| INTERRUPT <br> REQUEST SIGNAL CINTL $\rightarrow$ |  | 18 | 17 | $\rightarrow \mathrm{EABOOH}$ | \} ADDRESS bus |
| ADDRESS BUS $\left\{\begin{array}{l}\text { E } \\ \text { E } \\ \text { E } \\ E\end{array}\right.$ | EAB03H | 20 | 19 | $\rightarrow$ EAB02H |  |
|  | EAB05H $\leftarrow$ | 22 | 21 | $\rightarrow \mathrm{EAB04H}$ |  |
|  | EAB07H | 24 | 23 | $\rightarrow E A B 06 \mathrm{H}$ |  |
|  | EAB09H | 26 | 25 | $\rightarrow \mathrm{EAB08H}$ |  |
|  | EAB11H $\leftarrow$ | 28 | 27 | $\rightarrow$ EAB 10H |  |
|  | EAB $13 \mathrm{H} \leftarrow$ | 30 | 29 | $\rightarrow E A B 12 H$ |  |
|  | EAB15H $\leftarrow$ | 32 | 31 | $\rightarrow$ EAB 14H |  |
| INTERRUPT | CITAL | 34 | 33 | $\rightarrow$ CRSOH | ESET SIGNAL |
| ACKNOWLEDGE |  | 36 | 35 |  | TPUT |
|  | GND | 38 | 37 |  |  |
|  | GND | 40 | 39 | GND |  |

## MITSUBISHI MICROCOMPUTERS

## PCA0802

## MELCS 8/2 MEMORY AND I/O EXPANSION BOARD

## Physical Dimensions

( $\mathrm{L} \times \mathrm{W} \times \mathrm{H}$ ): $125 \times 145 \times 17 \mathrm{~mm}$

## Memory and I/O Addresses

As memory and I/O addresses are fixed in this expansion board, it is necessary to designate extra addresses besides those already assigned if any additional external memory or $1 / O$ devices are to be employed.

## I/O ADDRESS



MEMORY ADDRESS

| 000016 $03 \mathrm{FF}_{16}$ $0400_{16}$ $07 \mathrm{FF}_{16}$ $0800_{16}$ $0 \mathrm{BFF}_{16}$ $0 C 00_{16}$ $0 \mathrm{FFF}_{16}$ $1000_{16}$ $13 F_{16}$ $1400_{16}$ $17 \mathrm{FF}_{16}$ <br> 3C0016 <br> 3FFF ${ }_{16}$ <br> $4000_{16}$ <br> $40 F_{16}$ | EPROM \# 1 | PCA0801 |
| :---: | :---: | :---: |
|  | EPROM \#2 | TOTAL 2K-BYTES <br> (FOR REFERENCE) |
|  | EPROM \#3 |  |
|  | EPROM \#4 | CA0802 |
|  | EPROM \#5 | TOTAL 4K-BYTES |
|  | EPROM \#6 |  |
|  | Blank |  |
|  | RAM | $\int_{\text {PCA }}{ }_{\text {PYOTE }}$ |
|  | RAM | - PCA0801 |
|  |  | (FOR REFERENCE) |

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {c }}$ | Supply voltage | With respect to GND | 7 | V |
| $V_{\text {BB }}$ | Supply voltage |  | $-15 \sim 0.3$ | V |
| $\mathrm{V}_{\text {D }}$ | Supply voltage | With respect to $V_{\mathrm{BB}}$ | $-0.3 \sim 20$ | V |
| V , | Input voltage | With respect to GND | 5.5 | V |
| $\mathrm{V}_{0}$ | Output voltage | With high-level output | $V_{\text {cc }}$ | $\checkmark$ |
| Topr | Operating free-air ambient temperature range |  | 0-55 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-30 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 55^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.75 | 5 | 5.25 | V |
| $V_{\text {BB }}$ | Supply voltage | -5.25 | -5 | -4.75 | $\checkmark$ |
| $V_{\text {D }}$ | Supply voltage | 1.4 | 12 | 12.6 | V |
| $V_{\text {IH }}$ | High-level input voltage | 3 |  | V cc | V |
| $V_{\text {IL }}$ | Low-level input voltage | 0 |  | 0.65 | V |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{Ta}=0 \sim 55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\right.$, unless otherwise noted)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| V OH | High-level output voltage | CDB7H $\sim \mathrm{CDBOH}$ |  | $1 \mathrm{OH}=-10 \mathrm{~mA}$ | 2.4 | 3 |  | V |
| V OH | High-level output voltage | EMERL, EIORL | $1 \mathrm{OH}=-740 \mu \mathrm{~A}$ |  |  |  | V |
| V OH | High-level output voltage | EMEWL, EIOWL | $1 \mathrm{OH}=-800 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| VOH | High-level output voltage | CRSOH | $1 \mathrm{OH}=-1 \mathrm{~mA}$ | 2.4 |  |  | V |
| VOH | High-level output voltage | EP27H ~ EP00H | $1 \mathrm{OH}=-50 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| VOH | High-level output voltage | EDB7H $\sim$ EDB0H | $1 \mathrm{OH}=-1 \mathrm{~mA}$ | 3.65 | 4 |  | V |
| VOH | High-level output voltage | EAB $15 \mathrm{H} \sim \mathrm{EAB} 00 \mathrm{H}$ | $1 \mathrm{OH}=0.94 \mathrm{~mA}$ | 3.65 |  |  | V |
| Vol | Low-level output voltage | CDB7H $\sim$ CDB0H | $1 \mathrm{OH}=25 \mathrm{~mA}$ |  | 0.3 | 0.45 | V |
| VOL | Low-level output voltage | EMERL, EIORL | $1 \mathrm{OH}=14.4 \mathrm{~mA}$ |  | 0.22 | 0.4 | V |
| Vol | Low-level output voltage | EMEWL, EIOWL | $1 \mathrm{OH}=16 \mathrm{~mA}$ |  | 0.22 | 0.4 | V |
| Vol | Low-level output voltage | CRSOH | $1 \mathrm{OH}=2.5 \mathrm{~mA}$ |  |  | 0.5 | $v$ |
| Vol | Low-level output voltage | EP27H-EP00H | $1 \mathrm{OH}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
| V OL | Low-level output voltage | EDB7H $-E D B 0 H$ | $1 \mathrm{OH}=15 \mathrm{~mA}$ |  | 0.3 | 0.45 | V |
| V OL | Low-level output voltage | EAB $15 \mathrm{H}-\mathrm{EAB00H}$ | $\mathrm{IOH}^{\mathrm{OH}}=14.4 \mathrm{~mA}$ |  |  | 0.5 | V |

## MELCS 8/2 PROGRAM CHECKER

## DESCRIPTION

The PCA0803 program checker is simple to use, and is suitable for testing the functioning of equipment that employs the PCA0801 single-board computer and the PCA0802 memory and I/O expansion board without requiring any extra software monitor program.

The PCA0803 program checker is useful both in design evaluation and system troubleshooting in field maintenance.

## FEATURES

- Single-step function: After halting the CPU at any designated address, allows step-by-step execution of the program instructions in successive single machine cycles.
- Breakpoint function: Halts the CPU at any designated address. Program execution can then be started from this address.
- Memory read/write function: Enables data to be read or written from/to any desired memory location.
- Reset function: Can reset the M5L8080AP CPU.
- Complete with bus cable: A special bus cable, approx. 800 mm long, is provided for connection.
- Supply voltage: $5 \mathrm{~V} \pm 5 \%$
- Supply current: 0.6A (typ)
- Compact dimensions ( $\mathrm{L} \times \mathrm{W} \times \mathrm{H}$ ) : $170 \times 200 \times 27 \mathrm{~mm}$


## APPLICATIONS

- For design evaluation of equipment embodying the PCA0801 single-board computer and the PCA0802
memory and I/O expansion board, as well as for field system troubleshooting.


## FUNCTION

Software and hardware debugging can be readily achieved by simply connecting the PCA0803 program checker to the equipment tested. Because the PCA0803 is a hardware device, it does not require any extra software monitor programs. The PCA0803 program checker is capable of performing single-step program execution, breakpoint operation, CPU resetting, and memory read/write operations.


Mitsubishi PCA0803 program checker


## FUNCTION

## 1. Display Panel

The display panel indicates the operating status of the address bus, data bus and control signals.

## 2. Address/Data Switches

The ADDRESS/DATA switches are used in setting the address and data for the designated RAM area.

## 3. H/L Address Set Switch

The H/L ADDRESS SET switch is used in latching the address to the address/data latch circuit. The address is latched to the address/data latch circuit in two operations, the most significant 8 bits and then the least significant 8 bits.
4. Data Set Key

This key is used for data setting.

## 5. MEM Read/MEM Write Keys

These keys are used in reading or writing data from/to the designated memory location.

## 6. Manu/Auto Selection Switch

In the AUTO position, the system executes sequential program instructions. In single-step or breakpoint operation, this switch should be set to the MANU position.
7. Single Step/Breakpoint Selection Switch

In the SINGLE STEP position, depression of the STEP key causes step-by-step execution of the program instructions during successive single machine cycles. When the switch is set to the BREAKPOINT position, the program execution halts at the designated address.

## 8. Step Key

Each time this key is depressed, it executes one program step.

## 9. Reset Key

This key resets the M5L 8080AP CPU. The program counter is cleared to ' 0 ', and both the data bus and the address bus are kept in the floating state.
10. Model Selection Circuit

This circuit receives various signals from each of the operational switches and sends out selected signals corresponding to the mode assigned.


ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage |  | 7 | V |
| $V_{1}$ | Input voltage |  | 5.5 | V |
| Topr | Operating free-air ambient temperature range |  | 0~55 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-30 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 55^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VCc | Supply voltage | 4.75 | 5 | 5.25 | V |
| VIH | High-level input voltage | 3 |  | VCC | V |
| VIL | Low-level input voltage | 0 |  | 0.65 | V |

## MITSUBISHI MICROCOMPUTERS PCA0804G01, G02

## MELCS 8/2 COLOR TV DISPLAY SINGLE-BOARD COMPUTER

## DESCRIPTION

The PCA0804 is a single-board computer that is composed of the MELPS 8 LSI family and TV interface circuits and fabricated on a single $125 \times 145 \mathrm{~mm}$ printed circuit board. It enables 8 -color $64 \times 64$ dot matrix color display on a TV screen just by connecting it to the antenna terminal of a home-use color TV receiver. In addition to the board computer itself, there is a kit that contains a keyboard; one M5L 2708K EPROM, in which a monitor program and character display subroutines are stored; and one blank M5L 2708 K EPROM for the user's program storage.

## FEATURES

| Type | Contents |  |  |
| :---: | :--- | :--- | :---: |
| PCA0804G01 | Single-board computer only | 1 pc |  |
|  | PCA0804G01 single-board computer. <br> PCA0805 keyboard switch. | 1 pc |  |
| PCA0804G02 | M5L 2708K (005) EPROM with monitor program and <br> character or dot-line display subroutine stored. <br> User blank M5L 2708K EPROM for user's program storage: 1 pc <br> Instruction manual: | 1 pc |  |

- A single-board computer complete with CPU, memory, I/O and TV interfaces.
- Enables 8 -color $64 \times 64$ dot matrix color display on a screen of a home-use color TV receiver.
- Capacity of EPROM or mask ROM: 2K bytes (max)
- Capacity of RAM:
- Programmable I/O port: 1 K bytes
- Enables frame interrupt (per each frame sweep)
- Compact dimensions (L x W x H): $124 \times 145 \times 30 \mathrm{~mm}$


## APPLICATIONS

- TV game machines
- Personal computers
- Simple color graphic display
- Display terminals for equipment using microcomputers
- Store-front commercial display
- Slave computer for the MELCS $8 / 2$


## FUNCTION

The PCA0804 is a single-board computer with TV display functions designed around Mitsubishi's M5L8080AP CPU, its LSI family and color LSI M58741P TV interface. The PCA0804 comes with 2K bytes of electrically programmable read-only memory (EPROM) in the form of two M5L 2708Ks and 1 K bytes of random-access memory in the form of two M5L 2114LPs.

For its I/O ports, the PCA0804 has one M5L 8255AP programmable peripheral interface (PPI), providing 8 bits $\times 3=24$-bit programmable I/O ports.

The TV interface consists of the M58741 TV interface LSI and the M51342P RF modulator IC, and three M5T 4044P 4K static RAMs are employed for the screen display memory.

The $64 \times 64$ dot matrix color image can be displayed on a screen by feeding the RF signal from the board to the antenna terminal of a home-use color TV receiver.


MITSUBISHI MICROCOMPUTERS

## PCA0804G01, G02

## MELCS 8/2 COLOR TV DISPLAY SINGLE-BOARD COMPUTER

## OPERATIONS

The M5L 8080P CPU executes programs stored in the M5L 2708K ROM or M5L 2114LP RAM. Data transaction with the external source is carried out through the PPI M5L8255AP.

Three M5T 4044P RAMs which are employed for the screen display can be used as a simple memory to store the display data, perfectly independent from the CPU operation. As the CPU comes to the hold state after the TV interface M58741P has generated a hold request signal to the CPU synchronizing with the video synchronous pulses, it reads out the contents of the screen display RAM sequentially by controlling the address bus and control bus.

The data thus fetched from the screen display RAMs is combined and converted into the image signal by the TV interface. This screen signal is applied to the RF modulator M51342P and is modulated into the TV wave of either channel 1 or channel 2.

## SPECIFICATIONS

| Item | Description |
| :---: | :---: |
| Method | 8-bit parallel operation |
| CPU component | Mitsubishi's M5L 8080AP (equivalent to Intel's 8080A) |
| Cycle time | Basic cycle time $2.23 \mu$ s (at clock frequency 1.79 MHz ) |
| Memory | EPROMs <br> Capacity: 2 K bytes (M5L2708K $\times 2$ ) <br> Address: 000016~07FF 16 <br> RAMs <br> Capacity: 1 K bytes (M5L2114LP $\times 2$ ) <br> Address: 400016 ~43FF 16 <br> Screen display memory <br> Capacity: $4 \mathrm{~K} \times 3$ bits (M5T 4044P $\times 3$ ) <br> Address: $\mathrm{COOO16}$ ~FFFF16 |
| 1/0 | Programmable port <br> Capacity: 8 -bit $\times 3$ (PPI. M5L8255AP) <br> Address: $800016 \sim 800316$ (memory mapped I/O) |
| Video output | NTSC system, Japan channel CH 1 or CH 2 |
| Display method | $64 \times 64$ dot matrix, in color (black +7 other colors) |
| Interrupt | Per each frame sweep or external interrupt |
| Power supply | 12V. $5 \mathrm{~V},-5 \mathrm{~V}$ |
| Applicable connector | Straight pin header, T-type, 50 pins for bus extension. Angle pin header, L-type, 50 pins for port connection. |
| Physical dimensions | $(\mathrm{L} \times \mathrm{W} \times \mathrm{H}) 124 \times 145 \times 30 \mathrm{~mm}$ |



PIN CONFIGURATIONS
Connector RMA


Note 1: This signal is only effective when it is connected with pin 14 (INT) signal) of the CPU M5L 8080AP by an inline connector.
2 : NC indicates no connection

## Connector PMB



Connector PMC


PROGRAM EXAMPLE
MVI A, O7\#
STACOOO\#
MVI A, OO\#
STACOO1\#
UPPER LEFT CORNER
OF THE SCREEN : MAGENTA RIGHT OF THE ABOVE : BLACK

## MEMORY ADDRESS MAP



INTERRELATION OF SCREEN DISPLAY MEMORY WITH THE COORDINATE


COLOR CODE DESIGNATION

| D2 | D1 | D0 | Colpr |
| :---: | :---: | :---: | :---: |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | Magenta |
| $\mathbf{1}$ | $\mathbf{1}$ | 0 | Red |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | Green |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | White |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | Orange |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | Cyan |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | Blue cyan |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | Black |

MITSUEISHI MICROCOMPUTERS

## PCA0804G01, G02

## MELCS 8/2 COLOR TV DISPLAY SINGLE-BOARD COMPUTER

## PCA0804G02 FUNCTIONAL SUMMARY

The PCA0804G02 consists of a PCA0804G01 singleboard computer, a keyboard and one M5L 2708K in which are contained a monitor program and character or dotline display subroutines. These capabilities offer very convenient means of programming and picture generation.

## 1. Keyboard and Monitor Program

The keys have the following functions, as the arrangement in the block diagram shows:
(1) EXM (EXAMINE):

This key displays the set address and its designated contents
(2) ENXT (EXAMINE NEXT):

This key displays the set address and its designated contents sequentially.
(3) DEP (DEPOSIT):

An instruction or data which is set from the keyboard is written to the address designated by the EXM key.
(4) START:

Depression of this key starts program execution from the set address.
(5) RESET:

Depression of this key sends out a reset signal to the CPU and the program returns to its initial state.

With above procedures, a color image is displayed on a TV screen. Successive depression of the EXAM, ENXT and DEP keys makes relevant five addresses and their contents are displayed on the screen.
2. Line or Block Display Subroutines

If the top address, its color and length of a display pattern are set to the register in the CPU before calling the following subroutines, it allows easy generation of specific patterns.
(1) TATE: Horizontal line at desired location, color and length.
(2) YOKO: Vertical line at desired location, color and length.
(3) MEN: Rectangle at desired location, color and dimensions.
Use of these subroutines makes generation of complicated patterns much easier.

## 3. Character Display Subroutine

When a specific character-displaying position, its color, number of characters, and their character codes are set in a certain RAM area, those specific characters can be displayed easily by calling this subroutine.

The number of characters applicable on a display frame is 10 characters $\times 6$ lines with 8 colors (black +7 other colors) selective. The following 44 characters and symbols are applicable:

0123456789
ABCDEFGHIJKLMNOPQRSTUVWX
$\mathbf{Y Z}+$ - (blank) ., ? /

## 4. An Example of Typical PCA0804G02 Operation

A simple program is stored in the RAM area starting from the address $4000_{16}$, and then the program is executed.
(1) Example Program

| $\begin{gathered} \text { Address } \\ \mathbf{4 0 0 0} \end{gathered}$ | DEMO | Mnemonic |  | Machine code 21 CO CO |
| :---: | :---: | :---: | :---: | :---: |
|  |  | LXI | H, COCO \# |  |
| 4003 |  | XRA | A | AF |
| 4004 | DEM * | MOV | M, A | 77 |
| 4005 |  | INR | A | 3C |
| 4006 |  | INR | H | 24 |
| 4007 |  | INR | L | 2C |
| 4008 |  | JNZ | DEM * | C3 0440 |
| 400B |  | HLT |  | 76 |

This example program displays a diagonal line from the upper left corner to the lower right corner.


Note 3 : \#1 M5L $2708 \mathrm{~K}(005$ ): Contains the monitor program, and line, block, and character display program. \#2 M5L 2708K: Blank EPROM for user's program storage.
(2) A program is written from the address $4000_{16}$.


Note 4 : Ignore the error data and retain continue entry.
(3) The content of program is checked from the address


(Note 5)

| ENTT |
| :---: | :---: |
| $\vdots$ |
| $\vdots$ |
| $\vdots$ |
| ENXTI |
|  |



[^14](4) The program is started from the address $4000{ }_{16}$.

40000 sum

EXECUTION OF PROGRAM


Note 6 : Shows the screen after the reset key is depressed
(5) Example of display using the line and block display subroutine.
Various complicated patterns can be generated easily by using the subroutine stored in the M5L 2708K (005).

(6) Writing data directly into the screen memory area (C000 ${ }_{16} \sim$ FFFFF $_{16}$ ).


MITSUBISHI MICROCOMPUTERS

## PCA0804G01, G02

## MELCS 8/2 COLOR TV DISPLAY SINGLE-BOARD COMPUTER

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage | With respect to GND | $0 \sim 7$ | V |
| $V_{B B}$ | Supply voltage |  | $0.3 \sim-6.5$ | $\checkmark$ |
| VDD | Supply voltage |  | $-0.3 \sim 20$ | V |
| $V_{1}$ | Input voltage |  | 5.5 | $\checkmark$ |
| Topr | Operational free-air ambient temperature range |  | 5-40 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-10 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |

Note 7 : Basically the power should be applied in the sequence of $V_{B B} \rightarrow V_{C C} \rightarrow V_{D D}$, and turned off in the reverse sequence

## RECOMMENDED OPERATING CONDITIONS ( $\mathrm{T}_{\mathbf{a}}=5 \sim 40^{\circ} \mathrm{C}$. unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{\text {cc }}$ | Supply voltage | 4.75 | 5 | 5.25 | V |
| $V_{B B}$ | Supply voltage | $-4.75$ | -5 | $-5.25$ | V |
| $V_{D D}$ | Supply voltage | 11.6 | 12 | 12.6 | V |
| $\mathrm{V}_{\mathrm{H}}$ | High-level input voltage | 2 |  |  | V |
| $V_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 | V |

ELECTRICAL CHARACTERISTICS $\left(T_{a}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%\right.$, unless otherwise noted.)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VOH | High-level output voltage, $\begin{aligned} & \text { TITAL. TCS4L, TCS8L, TRSOH } \\ & \text { TRDL. TWRL }\end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| VOH | High-level output voltage, others | $1 \mathrm{O}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| VoL | Low-level output voltage, $\underset{\text { TRDL }}{\text { TITAL. TCS4L, TCS8L, TRSOH }}$ | $1 \mathrm{OL}=10 \mathrm{~mA}$ |  |  | 0.4 | V |
| VoL | Low-level output voltage, others | $1 \mathrm{OL}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
| Icc | $V_{\text {CC }}$ supply current | When two M5L 2708K EPROMs are un use |  |  | 1 | A |
| IBB | $V_{\text {BB }}$ supply current |  |  |  | 0.2 | A |
| IDD | VDD supply current |  |  |  | 0.3 | A |
| $\mathrm{fr}_{r}$ | CPU clock frequency |  |  | 1.79 |  | MHz |

## MITSUBISHI MICROCOMPUTERS PCA8501G01, G02

## DESCRIPTION

The PCA8501 is a general-purpose single-board computer that is composed of a memory and an I/O interface around the M5L8085AP 8-bit microprocessor and fabricated on a single $125 \times 145 \mathrm{~mm}$ printed circuit board. As it has been designed so compactly in its dimensions, it may be easily attached to the board currently used. There are two types available: the PCA8501G01, which is implemented with the M5L2114LP NMOS RAMs, and the PCA8501G02, is implemented with the M58981S CMOS RAMs.

## FEATURES

| Type | Contents |
| :---: | :--- |
| PCA8501G01 | Consists of the single-board computer only. <br> Two M5L 2114LP NMOS RAMs are mounted for its RAM, <br> excluding both a battery backup circuit and a wait signal <br> generation circuit, and one M5L 2716K EPROM is attached <br> separately. |
| PCA8501G02 | Consists of the single-board computer only. <br> Two M58981S CMOS RAMs are mounted for its RAM, in- <br> cluding a battery backup circuit and a wait signal generation <br> circuit, and one M5L 2716K EPROM is attached separately. |

- A single-board computer comprised of the CPU, memory, I/O interface and a timer.
- Capacity of EPROM:
- Capacity of RAM:
- Programmable I/O port:

4K bytes (max)
1 K bytes
48 bits (8-bit x 6)

- Internally contained $\mathrm{I}^{2} \mathrm{~L}$ timer: One of the following 8 timer outputs can be selected ( $1.6 \mu \mathrm{~s}$, and $0.1,0.2,0.4$, $0.8,1.6,3.3$ and 6.6 ms ).
- Single 5 V power supply
- Compact dimensions (L x W x H): $125 \times 145 \times 17 \mathrm{~mm}$


## APPLICATIONS

- Personal computers
- Small automatic testing or control equipment
- Data-communication terminal equipment
- Data loggers and data-collection equipment
- Process-control equipment
- Instrument monitoring controllers


## FUNCTION

The PCA8501 is a highly reliable single-board computer designed around Mitsubishi's M5L8085AP CPU (equivalent to Intel's 8085A) and its LSI family. The 8-bit parallel CPU is fabricated by the N -channel silicon-gate ED-MOS process. The PCA8501 comes with 4 K bytes of electrically programmable read-only memory (EPROM) in the form of two M5L 2716Ks and 1 K bytes of random-access memory in the form of two M5L 2114LPs or two M58981Ss.

For its I/O ports, the PCA8501 contains two M5L 8255AP programmable peripheral interfaces (PPI) providing 8 bits $\times 6=48$ bits programmable ports.

A timer circuit and a battery backup circuit (which is available only for the PCA850G02) are mounted on the board, allowing timer interrupt and memory backup.


## MITSUBISHI MICROCOMPUTERS

## PCA8501G01, G02

## MELPS 85/2 SINGLE-BOARD COMPUTER

## OPERATIONS

As soon as the power is applied, the M5L8085A CPU is reset by the power-on reset circuit and starts to execute the program from the address $0000_{18}$.

The low-order 8 bits of the address are multiplexed with data and sent out through the CPU terminals. They are latched in the address latch circuit so as to compose an address bus with the high-order 8 bits of the address.

If an external extension signal is used, it makes easy the external expansion of memory capacity for both ROMs and RAMs.

Use of CMOS RAMs enables memory backup by means of the battery backup circuit and batteries so that the contents of the RAM are maintained even after the power is turned off.

Either of the ROMs, M5L 2708K ( 1 K bytes) or M5L2716K (2K bytes) can be used by using a jumper socket, but the standard version is arranged for the use of the M5L2716K.

Parallel data can be read/written through the PPIs, and serial data through the SID and SOD of the M5L 8085AP CPU.

As the timer IC is provided on the board, it enables timer interrupt by means of the RST 7.5 or timer output to the external circuit.

## BLOCK DIAGRAM NOTATION

| Name of block | Function |
| :---: | :--- |
| CPU power-on <br> reset | Execution is carried out in accordance with the contents of a <br> program. System reset signal is generated when the power is <br> turned on. |
| Address latch <br> circuit | Latches the low-order 8-bit address signal on the multiplexed <br> data bus. |
| Address <br> decoder | Decodes the high-order bits of the address, and generates the <br> memory and I/O chip select signals. |
| EPROM | Both erasable M5L 2716K and M5L 2708K can be used. |
| RAM | Allows the use of the M58981S CMOS RAMs other than the <br> M5L 2114LPs, which enables battery backup. |
| RAM battery <br> backup <br> circuit | Enable maintaining the contents of the memory by the backup <br> circuit with batteries in use, when the CMOS RAMs are used. |
| I/O port <br> (PPI) | It is a programmable I/O interface consisting of 48-bit I/O <br> signal terminals, corresponding to six 8-bit I/O ports. |
| Timer | This generates 7 different signals after dividing the clock signal <br> from the CPU, allowing RST 7.5 interrupt by using a jumper wire. |
| Wait signal <br> generation circuit | When the CMOS RAMs are in use, wait signal is generated to <br> wait one clock time. (This feature is not available in the <br> PCA8501GO1.) |

BLOCK DIAGRAM


Note 1: The wait signal generation circuit and the RAM battery backup circuit are not mounted on the PCA8501G01 2 : The M5L 21114LPs are mounted on the PCA8501GO1, instead of M58981Ss.

## SPECIFICATIONS

## Processing Method

Method: 8-bit parallel operation
CPU: M5L8085AP
Word length:
Instruction: 8, 16, 24 bits
Data: 8 bits
Cycle time:
Basic cycle time: $1.6 \mu \mathrm{~s}$
CPU clock frequency:
$2.4576 \mathrm{MHz} \pm 1 \%\left(\mathrm{Ta}=0 \sim 55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 5 \%\right)$
(Quartz oscillation frequency: $4.9152 \mathrm{MHz} \pm 1 \%$ )

## Memory Address and Memory Capacity

EPROM (M5L2716K)
Memory address:
\#1: $\quad 0000_{16} \sim 07 F_{16}$
\#2: $\quad 0800_{16} \sim$ OFFF $_{16}$
Memory capacity:
\#1: 2K bytes (An EPROM is fitted to the standard product)
\#2: 2 K bytes (Only a socket is provided on the standard product)
RAM (M5L2114LP $\times 2$ or M58981S $\times 2$ )
Memory address:
$4000_{16} \sim 43 \mathrm{FF}_{16}$
Memory capacity:
1 K bytes
Externally expandable up to a maximum of 64 K bytes
I/O Address and I/O Capacity
I/O address:
PPI (M5L8255AP)

| I/O port |  | Signal description | Address |
| :--- | :---: | :--- | :--- |
|  | PA | PA 10H~PA 17H | $6000_{16}$ |
| PPI | PB | PB10H~PB17H | $6001_{16}$ |
| $\# 1$ | PC | PC10H~PC 17H | $6002_{16}$ |
|  | C.W. | Control word | $6003_{16}$ |
|  | PA | PA20H~PA27H | $7000_{16}$ |
| PPI | PB | PB20H~PB27H | $7001_{16}$ |
|  | PC | PC20H~PC27H | $7002_{16}$ |
|  | C.W. | Control word | $7003_{16}$ |

As two PPIs (Programmable Peripheral Interfaces) are provided on the board, the PCA8501 has I/O ports of 48 bits ( 8 -bit $\times 6$ ) in total.

## Interrupt

5 Interrupts:
Five interrupts such as TRAP, RST 7.5, RST 6.5, RST 5.5, and INTR are provided. The TRAP has the highest priority, while the INTR has the lowest priority. The RST 7.5 will enable timer interrupt by means of a jumper wire.

## Connectors

For bus extension (connector J1): Straight pin header, T-type, 50 pins
For I/O port connection (connector J2): Angle pin header, L-type, 60 pins
PIN CONFIGURATIONS
Connector J1


Connector J2


## Memory and I/O Addresses

As memory and $1 / O$ addresses are fixed in this singleboard computer, it is necessary to designate extra addresses besides those already assigned, if any additional external memory or I/O devices are to be employed. I/O Address

|  | PPI \# 1 |  |  |  | PPI \#2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Port <br> A | Port <br> B | Port <br> C | C.W. | Port <br> A | Port <br> B | Port <br> C | C.W. |
| Memory mapped 1/O address | 600016 | 600116 | 600216 | 600316 | 700016 | 700116 | 700216 | 700316 |

The following addresses are inhibited from expanding externally, because there is no perfect redundancy in the decode of the PPIs: $6000_{16} \sim 6$ FFF $_{16}$
$7000_{16}$ ~7FFF 16

## Memory Address Map



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Corditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | With respect to GND | $0 \sim 7$ | V |
| $V_{\text {BB }}$ | Supply voltage |  | $0.3 \sim-15$ | $\checkmark$ |
| VDD | Supply voltage |  | $-0.3 \sim 20$ | $\checkmark$ |
| $V_{1}$ | Input voltage |  | 5.5 | $\checkmark$ |
| $\mathrm{V}_{0}$ | Output voltage |  | $0 \sim 5.5$ | $\checkmark$ |
| Topr | Operating free-air ambient temperature range |  | $0 \sim 55$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-30 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(T_{a}=0 \sim 55^{\circ} \mathrm{C}\right.$. unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{C C}$ | Supply voltage | 4.75 | 5 | 5.25 | $\checkmark$ |
| $V_{\text {BB }}$ | Supply voltage | $-4.75$ | $-5$ | $-5.25$ | $\checkmark$ |
| $V_{\text {DD }}$ | Supply voltage | 11.6 | 12 | 12.6 | $\checkmark$ |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  |  | $\checkmark$ |
| VIL | Low-level input voltage |  |  | 0.8 | V |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{T}_{\mathrm{a}}=0 \sim 55^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%\right.$, unless otherwise noted.)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VOH | High-level output voltage. PA11H~PC26H outputs | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| VOH | High-level output voltage. $A B O H \sim A B 7 H$ outputs | $\mathrm{IOH}^{\prime}=-900 \mu \mathrm{~A}$ | 3.65 |  |  | V |
| VOH | High-level output voltage, CLKH output | $\mathrm{IOH}^{\prime}=-300 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| VOH | High-level output voltage, MEMSL output and ROMSL output | $1 \mathrm{OH}=-300 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| VOH | High-level output voltage, other outputs | $\mathrm{I}^{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| VoL | Low-level output voltage, PA11H PC26H outputs | $1 \mathrm{OL}=1.8 \mathrm{~mA}$ |  |  | 0 | V |
| VOL | Low-level output voltage, ABOH $\sim$ AB7H outputs | $1 \mathrm{OL}=16 \mathrm{~mA}$ |  |  | 0.5 | V |
| VoL | Low-level output voltage, CLKH output | $1 \mathrm{OL}=1.9 \mathrm{~mA}$ |  |  | 0.45 | V |
| VoL | Low-level output voltage, MEMSL output and ROMSL output | $\mathrm{IOL}=4 \mathrm{~mA}$ |  |  | 0.4 | V |
| VoL | Low-level output voltage, ALEL output | $\mathrm{IOL}=0.8 \mathrm{~mA}$ |  |  | 0.4 | V |
| VoL | Low-level output voltage, other outputs | $\mathrm{IOL}=1.9 \mathrm{~mA}$ |  |  | 0.45 | V |
| ICC | $\mathrm{V}_{\text {CC }}$ supply current |  |  |  | 0.9 | A |
| f CKL | CPU clock frequency |  | 4.866 | 4.9152 | 4.965 | MHz |

# MITSUBISHI MICROCOMPUTERS PC8500, PCA8503 

## MELCS 85/1 PORTABLE MICROCOMPUTER CONSOLE

## DESCRIPTION

The PC8500 portable microcomputer console is a microcomputer system embodying the PCA8502 board computer. Not only it does operate as a general-purpose microcomputer, but it also can be used as a debugging system, in which the M5L 8085AP MELPS 858 -bit microprocessor (identical with Intel's 8085A) is used. The PCA8503 is a buffer module that interfaces the debugged system with the PC8500 through an IC socket of the M5L8085AP, S, when the PC8500 is used as a debugging system.

## FEATURES

- Can be used as a debugging system in which a microprocessor identical with the M5L 8085AP is used.
- Interfacing of the PC8500 with the debugged system through an IC socket of the microprocessor on the debugging system.
- The PCA8503 is provided for the interface.
- Feasible to use the PC8500 as a customized unit by adding an optional board to the general-purpose microcomputer PC8500.
- The 24 -key keyboard and the eight 7 -segment LED display are furnished as input/output devices.
- Contains a circuit for a system typewriter on the board.
- The PC8500 is housed in a portable carrying case.



## APPLICATIONS

- Debugging unit:

Hardware and software development of a system in which an 8-bit microprocessor identical with the M5L 8085A is used.
Testing for board computer.
Maintenance and inspection systems that use a board computer.

- General-purpose microcomputer:

Application system that is customized by the user (e.g. PROM writer, data logger, board checking system, etc).


## MITSUBISHI MICROCOMPUTERS PC8500, PCA8503

MELCS 85/1 PORTABLE MICROCOMPUTER CONSOLE

## FUNCTION

The PC8500 is composed of the board computer PCA8502 and the power supply unit, as shown in the block diagram. The functions of the PCA8502 comprise the following hardware functional blocks:
(1) CPU
(2) Program memory
(3) RAM
(4) Keyboard display interface
(5) Parallel I/O interface
(6) Serial I/O interface
(7) Special logical circuit designed for the debugging system
The PCA8502 offers 1 K bytes of EPROM and 4 K bytes of RAM and also releases the M5L 8255AP PPI (8-bit $\times$ 3 programmable I/O ports) for a parallel I/O interface.

Program monitoring is provided by a monitor that controls the keyboard and the LED display of the PCA8502 and a monitor that controls the system typewriter

The PCA8503 is a buffer module employed in interfacing the PC8500 (PCA8502) with a user system (debugged board), as shown in the block diagram, and supplied as an optional board.


## PCA8502 BLOCK DIAGRAM



MITSUBISHI MICROCOMPUTERS PC8500, PCA8503

MELCS 85/1 PORTABLE MICROCOMPUTER CONSOLE

HOW TO OPERATE THE PANEL


1 RES (RESET)
Resets the I/O controllers of the system, including the CPU, and the CPU enters the WAIT state.
2 MON CALL (MONITOR CALL)
With this switch, the control of the CPU is removed to the monitor area. As this switch was depressed following the depression of the "RES" switch, the CPU enters the monitor command request state after executing the monitor program.
3 RST 0 (RESTART 0)
As this switch was depressed after depressing the "RES" switch, it makes the CPU perform from the address $\mathrm{O}_{16}$.
4 MEN EN (MEMORY ENABLE)
Depression of this switch enables the pseudo program memory, and the RAM address provided in the system is changed to the area of $0000_{16} \sim$ OFFF $_{16}$ superseding the ROM area. While it is disabled, it can be used as an ordinary RAM that will have addresses designated by the mini-switches provided in the system.

5 Software control keyboard
This keyboard consists of 24 2-key rollover scanning keys, and is used for entering commands for the monitor program. It can also serve as a user-specified input device, when a user's program is prepared for it.
67 -segment LED display
It is composed of 8 pieces of 7 -segment LEDs and used as an output device for the monitor. It can also serve as a user-specified output device when a user's program is prepared for it.
7 Status indicating LEDs
The MEN EN indicator LED displays the state of the pseudo program memory; it indicates that the pseudo program is enabled when the LED is on.

The HOLD indicator LED shows that the CPU is in the HOLD state.

The TRAPMK indicator LED lights to show that the TRAP interrupt signal is being masked. It remains lit as long as the monitor program is in execution or the command designating TRAP interrupt is valid.

NII DUBISHI MICROCOMPUTERS

## PC8500, PCA8503

MELCS 85/1 PORTABLE MICROCOMPUTER CONSOLE

## SPECIFICATIONS OF THE PCA8502

|  | Item | Description |
| :---: | :---: | :---: |
|  | Method | 8 -bit parallel processing unit |
|  | CPU | M5L 8085AP |
|  | Cycle time | $1.3 \mu \mathrm{~s}$ basic cycle at crystal oscillator 6.144 MHz |
| $\begin{aligned} & \stackrel{\rightharpoonup}{2} \\ & \stackrel{y}{0} \\ & \stackrel{N}{\Sigma} \end{aligned}$ | System use area | ROM: F80016~FFFF $16=2 K$ bytes for a monitor program <br> ROM: F $400_{16} \sim$ F 7FF $_{16}=1 \mathrm{~K}$ bytes for user released area <br> RAM: F30016~F3FF 16 $=\underset{\text { area }}{256}$ bytes for monitor used <br> Inhibited area: F00016~F2FF 16 |
|  | User released area | RAM: *000 ${ }_{16} \sim$ *FFF 16 . max 4 K bytes. Where $*$ indicates any number from $016 \sim E_{16}$. Can be used as a pseudo program memory. |
|  | $\begin{gathered} \text { 1/O } \\ \text { interface } \end{gathered}$ | Keyboard display interface: <br> FO16. F116: interface for panel switch data command indication <br> USART: <br> F416.F516: system typewriter interface data command <br> Parallel port: <br> F816~FB ${ }_{16}$ : system control interface <br> I/O address of the area. $\mathrm{FO}_{16} \sim$ F. F 16 ; other than the above are inhibited from use. <br> Programmable I/O port released for user's purpose: <br> * $0_{16}, ~ * 1_{16}, ~ * 216, ~ * 316$ <br> Where $*$ indicates any number fromio $0_{16} \sim \mathrm{E}_{16}$. |
|  | Keyboard display | Keyboard: 24 keys, with 2 -key rollover scanning method Display: 7 -segment LED $\times 8$ pcs |
|  | System typwriter interface | Driver/receiver: 20mA current loop (with <br> source power supply) <br> TTL level (I/O under negative <br> Signal lines: logic) <br> Serial data input, serial data <br> output, and reader start signal <br> lines  |
|  | User released I/O port | 8 -bit $\times 31 / 0$ programmable ports |
| $\begin{aligned} & \varepsilon \\ & \hline \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Applicable CPU | M5L 8085AP (identical with Intel's 8085A) |
|  | CPU clock | Can be operated with clock from the user's system (3.125MHz |
|  | Interface with user system | To be connected with the IC socket of the CPU of user's system through the buffer module (PCA8503) |
|  | User's address area | All the address areas except those below, which must be used by the debugging unit, are released to users. Address area: F00016~FFFF 16 I/O address area: $\mathrm{FO}_{16} \sim \mathrm{FF}_{16}$ |
|  | Interrupt | All interrupt signals to the CPU are released for users. As for TRAP interrupt, it is possible to mask it by the monitor command. |
|  | Pseudo program memory | It is possible to substitute the address area 000016 ~ OFFF 16 of the user's system with the RAM in the debugging system. |


| Item | Description |
| :---: | :---: |
|  | As a system monitor, there are two types of monitors; the keyboard monitor, which uses the keyboard and the LED display as I/O device, and a TTY monitor, which uses the system typewriter as I/O device. <br> Functions of the monitor are: <br> (1) Verifying the contents of the memory <br> (2) Verifying registers of the CPU <br> (3) Execution of user's program <br> (4) Executing a program after setting breakpoint address <br> (5) Step-by-step execution of program <br> (6) Verifying I/O registers <br> (7) Block transferring of data <br> (8) Setting and resetting interrupt mask <br> (9) Data dump and load to the memory (hexadecimal notation is available in the case of the TTY monitor) |
| Optional board | Available for expansion of the CPU bus <br> A single optional board (approx. $140 \times 310 \mathrm{~mm}$ ) can be added. |
| Connectors | $\begin{aligned} & \text { J1 (50 pins): for the interface with the user's system } \\ & \text { J2 ( } 50 \text { pins): } \\ & \text { for the parallel I/O port and the system } \\ & \text { typewriter interface } \\ & \text { J3 ( } 50 \text { pins): for CPU bus } \\ & \text { J4 (10 pins): for power supply connection } \end{aligned}$ |
| Power supply | 5V. 2.5A (typ) <br> $12 \mathrm{~V}, 150 \mathrm{~mA}$ (typ) <br> -5 V .90 mA (typ) |
| Dimensions | $(\mathrm{W} \times \mathrm{L} \times \mathrm{H}): 310 \times 300 \times 22 \mathrm{~mm}$ |

SPECIFICATIONS OF THE PCA8503

| Item | Description |
| :---: | :--- |
| Function | Interfaces the board computer PCA8502 with a user's <br> system which has a CPU identical to the M5L8085A <br> Furnished with the driver/receiver and an extension cable. |
| Connectors | 50 pins and 40 pins |
| Power supply | Supplied from the PCA8502. 5V/350mA (typ) |
| Cable | Approx. 1 m long |
| Dimensions | $(\mathrm{W} \times \mathrm{L} \times \mathrm{H}): 120 \times 100 \times 25 \mathrm{~mm}$ |
| Operating free-air <br> temperature | $0 \sim 50^{\circ} \mathrm{C}$ |

SPECIFICATIONS OF THE PC8500

| Item | Description |
| :---: | :--- |
| Function | In compliance with function of the PCA8502 implemented |
| Supply power input | $\mathrm{AC} 100 \mathrm{~V} \pm 10 \%, 50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ |
| Internal <br> supply power | $5 \mathrm{~V} / 5 \mathrm{~A}, 12 \mathrm{~V} / 300 \mathrm{~mA},-5 \mathrm{~V} / 300 \mathrm{~mA}$ <br> Those used in the board are $5 \mathrm{~V} / 2.5 \mathrm{~A}, 12 \mathrm{~V} / 150 \mathrm{~mA}$. <br> $-5 \mathrm{~V} / 90 \mathrm{~mA}$ (typ). |
| Operating free-air <br> temperature | $10 \sim 40^{\circ} \mathrm{C}$ |
| Dimensions <br> (carrying case) | $(\mathrm{W} \times \mathrm{L} \times \mathrm{H}): 370 \times 350 \times 140 \mathrm{~mm}$ |
| Weight | 7 kg |

## SYSTEM ADDRESS AREAS

Among the address areas used by the system, the memory addresses $0000_{16} \sim E F F F_{16}$ and the $\mathrm{I} / \mathrm{O}$ device addresses $00_{16} \sim E F_{16}$ are all released for the user, and the rest of the areas are used by the system. So the user should stay within the prescribed areas.

Furthermore, the RAM area released for the user may be switched over of its address in the unit of 4 K bytes using the mini-switches.

## MEMORY ADDRESS AREA



## I/O ADDRESS AREA



MII SUBISHI MICROCOMPUTERS
PC8500, PCA8503


## DESCRIPTION

The PCA0401 is a single-board system-evaluation computer for the M58840-XXXP single-chip 4-bit microcomputer. It is designed around the M58842S MELPS 4 system evaluation device and M5L2708K, electrically erasable and reprogrammable ROMs and is similar in function to the M5880-XXXP, which contains a mask-programmable ROM. The PCA0401 is suitable for debugging, correcting and testing the application program in development before masking it.

## FEATURES

- Single-board computer equivalent in function to the M58840-XXXP
- Easy program alteration by means of EPROMs
- Can be mounted with four M5L2708K 1K-byte EPROMs
- Can be connected with the PCA0402 touch-panel
- Programs can be checked by means of the PCA0403 program checker
- Can be connected with equipment through the 68 -pin card-edge connector
- Dimensions (L x W x H): $190 \times 180 \times 20 \mathrm{~mm}$


## APPLICATIONS

- System development of application program for the M58840-XXXP single-chip 4-bit microcomputer, and prototyping of application equipment.


## FUNCTIONS

In applying a single-chip 4-bit microcomputer for the control of equipment operation, the operating sequence of the equipment must be entered into a program. Errors can be costly and time-consuming when discovered after the mask has been prepared. With the PCA0401, however, the program is stored in erasable PROMs (EPROMs), allowing errors to be easily corrected as soon as they are detected.

Basically identical in function with the M58840-XXXP, the PCA0401 consists of an M58842S system-evaluator device and up to four M5L2708K EPROMs. The only difference is that the M58842S has address output pins ( $A_{0} \sim$ $A_{10}$ ) and data input pins ( $I_{0} \sim I_{8}$ ) for external connection of the EPROMs.


## MELCS 4 SINGLE-BOARD SYSTEM-EVALUATION COMPUTER

## SUMMARY OF OPERATIONS

## EPROM

Since the instruction word length of the M5880-XXXP is 9 bits, the PCA0401 was designed to store instructions by using a pair of EPROMs: one for the low-order 8 bits of the instruction code, and the other for the high-order bit. Thus the use of four EPROMs provides the same 2048word $\times 9$-bit memory as the M58840-XXXP.

Because address output of the M58840-XXXP is composed of the output lines $A_{0} \sim A_{16}$, lines $A_{0} \sim A_{9}$ can simply be connected with input lines $A_{0} \sim A_{9}$ of the EPROM, with line $A_{10}$ assigned to chip select. A memory control signal line allows the output of the EPROM to be kept in the floating state by means of an external control signal, for use as a program checker.

## Clock Generator

Like the M58840-XXXP, the M58842S has an on-chip clock generator and oscillates in the $300 \mathrm{kHz} \sim 600 \mathrm{kHz}$ range by connecting a CR circuit or ceramic filter between the pins $X_{\text {IN }}$ and $X_{\text {OUt }}$. External synchronization may be effected by connecting an external clock source through terminal $X_{I N}$. The PCA0401 is designed to oscillate at 500 kHz .

## Reference Voltage and Reset Signal Input

The input pin $\mathrm{V}_{\text {ref }}$ is designed to accept the reference voltage for $A / D$ conversion, and it can also be used to apply a reset signal from an external source.

## Interrupt

The 1 -level of interrupt can be carried out by applying the interrupt request signal to the INT terminal.

## Input/Output Ports

I/O port $S$ has 8.bit I/O lines, outputting information in 8 -bit units, and receiving input in 4 -bit units. Port $S$ converts 4 -bit data in register A to 8 -bit information using a Programmable Logic Array (PLA). As the PLA code structure can be determined freely at the time of masking, it is highly suitable for driving segments of the numerical and character display device. The port S output is also capable of directly driving a large fluorescent display tube. The standard codes are masked in the S-port output PLA. For further details on these codes, see the code table for the S-output PLA of the M58842S.

I/O port D has 11-bit I/O lines, and each bit can be set/ reset when used for output. Port $D$ is also capable of directly driving a large fluorescent display tube, and can be used to test input signals when port D is used for input.

Port K has 15 bits of input lines. It is used not only for receiving digital data, but also in manipulating analog signals and in interfacing with a touch keyboard by means of the on-chip A/D converter.


## Power Supply Source

The PCA0401 requires external power supplies of -15 V , (from which it produces -5 V and -10 V internally) and 7 V . It supplies -15 V to the M 58842 S and $7 \mathrm{~V},-5 \mathrm{~V}$, and -10 V to the EPROMs. In addition, $0 \sim-120 \mathrm{~V}$ power can be supplied for the PCA0402 touch keyboard through an input terminal on the PCA0401.

## Terminals

The card-edge connector of the PCA0401 has the same I/O signal lines as the M58840-XXXP, so the equipment control can be effected by connecting to the terminals of the card-edge connector instead of to the pins of the M58840XXP.
The PCA0402 touch keyboard can easily be connected to the PCA0401 via a connector-one of the major advantages of the M58840-XXXP.

For the PCA0403 program checker, another connector is provided to control program execution by fetching address and data information from the M58824S through the buffer or by applying instructions for program testing.

PIN CONFIGURATION OF PMA CONNECTOR


PIN CONFIGURATION OF PMP CONNECTOR


PIN CONFIGURATION OF PMC CONNECTOR


## PCA0401

## MELCS 4 SINGLE-BOARD SYSTEM-EVALUATION COMPUTER

## SPECIFICATIONS

## Memory Capacity

## ROM:

2048 words $\times 9$ bits
[With $4 \times$ EPROM (M5L2708S) in use]
RAM:
128 words $\times 4$ bits
(Implemented in the M58842S)

## I/O Ports

Analog input port (port K): 15 bits (with the internal touch-keyboard interface and the data-manipulation circuit:

| I/O port (port S): | 8 bits |
| :--- | :--- |
| $\quad$ Output: | 8 bits |
| $\quad$ Input: | 4 bits $\times 2$ |
| I/O port (port D): |  |
| $\quad$ Output: | 1-bit $\times 11$ |

Sense input (sense high or low-level): 1 -bit $\times 11$

## Instruction Timing

Execution time:
Oscillation frequency:
$10 \mu \mathrm{~s} \sim 20 \mu \mathrm{~s}$ (variable)
$300 \mathrm{kHz} \sim 600 \mathrm{kHz}$ (variable)

## Connectors

For I/O terminals (PMP connector):
card-edge type, 68-pin (34 pins on one side)
For the touch keyboard PCA0402 (PMA connector): straight pin header, 30-pin
For the program checker PCA0403 (PMC connector): angle pin header, 50-pin

## Power Supply

| $V_{D D}:$ | $-15,0.4 \mathrm{~A}$ (typ) |
| :--- | :--- |
| $7 \mathrm{~V}:$ | $7 \mathrm{~V}, 0.1 \mathrm{~A}$ (typ) |
| $\mathrm{V}_{\mathrm{AA}}:$ | Maximum $0 \sim-120 \mathrm{~V}, 0.1 \mathrm{~A}$ |
| Dimensions $(\mathrm{L} \times \mathrm{W} \times \mathrm{H}):$ | $190 \times 180 \times 20 \mathrm{~mm}$ |

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VDD | Supply voltage | With respect to VSS | $-20 \sim 0.3$ | V |
| 7 V | Supply voltage |  | $-5.3-15$ | V |
| $\checkmark$ AA | Supply voltage |  | $-130-4$ | V |
| $V_{1}$ | Input, except program checker |  | $-20-0.3$ | V |
| Vo | Output voltage, port D and S outputs, except program checker |  | $-35 \sim 0.3$ | V |
| $\mathrm{V}_{1}$ | Input voltage, program checker, except power source, CVREFH and CINTH |  | $-5.5 \sim 0.5$ | V |
| Vo | Output voltage, program checker, except the power source, CVREFH and CINTH. |  | $-5.5 \sim 0$ | V |
| Topr | Operating free-air temperature range |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(T a=0 \sim 70^{\circ} \mathrm{C}\right.$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VDD | Supply voltage - | $-16.5$ | -15 | $-13.5$ | V |
| 7 V | Supply voltage | 6.5 | 7 | 7.5 | V |
| VAA | Supply voltage | $-120$ |  | 0 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage, port D and S inputs | $-1.5$ |  | 0 | V |
| VIL | Low-level input voltage, port.D and $S$ inputs | $-33$ |  | $-4.2$ | V |
| VI | Analog input voltage, port $K$ input | VREF |  | 0 | V |
| $V_{1}$ | Digital input voltage | VDD |  | 0 | V |
| Vref | Reference voltage | -7 |  | -5 | V |

ELECTRICAL CHARACTERISTICS (Ta=0~70 ${ }^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VIH | High-level input voltage, port D and S inputs |  | $-1.5$ |  | 0 | V |
| VIL | Low-level input voltage, port $D$ and $S$ inputs |  | -33 |  | -4.2 | V |
| V I | Analog input voltage, port K input |  | VREF |  | 0 | V |
| V I | Digital input voltage |  | VDD |  | 0 | V |
| VOH | High-level output voltage, port D output | $\mathrm{VDD}=-15 \mathrm{~V}, 10 \mathrm{H}=-15 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | -2.5 |  |  | V |
| VOH | High-level output voltage, port S output | $\mathrm{VOD}=-15 \mathrm{~V}, 10 \mathrm{H}=-8 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | $-2.5$ |  |  | V |
| VOL | Low-level output voltage, port D and S outputs |  | -33 |  | 0 | V |
| IOH | High-level output current, port D output | VDD $=-15 \mathrm{~V}, \mathrm{~V}_{O H}=-2.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | -15 |  | 0 | mA |
| IOH | High-level output current, port S output | $\mathrm{VDD}=-15 \mathrm{~V}, \mathrm{VOH}=-2.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | -8 |  | 0 | mA |
| 1 OL | Low-level output current, port D and S outputs | $\mathrm{VOL}=-33 \mathrm{~V}$ | -33 |  |  | $\mu \mathrm{A}$ |

## DESCRIPTION

The PCA0402 is to be used with the PCA0401 single-board computer for evaluating the program of the M58840-XXXP MELPS 4 single-chip 4-bit microcomputer. Fabricated on a $180 \times 180 \mathrm{~mm}$ printed circuit board, the PCA0402 is put into use by connecting it with the PCA0401.

## FEATURES

- Programmed detection of touch contact by means of program
- Completely isolated from the equipment
- Number of keys: 24
- Dimensions (L x W x H) : $180 \times 180 \times 20 \mathrm{~mm}$


## APPLICATIONS

- For the PCA0401 single-board computer designed to evaluate the program of the M58840-XXXP MELPS 4 single-chip 4-bit microcomputer


## FUNCTIONS

The PCA0402 touch-keyboard comprises 3 rows $\times 8$ columns $=24$ touch plates. The plates can be assigned for independent use. Touch keyboards actually employed on the equipment will be of glass; this plate assembly permits the testing of panel operation in combination with the PCA0401 system evaluation computer.

PIN CONFIGURATION OF PMB CONNECTOR


MITSUBISHI MICROCOMPUTERS
PCA0402

## MELCS 4 CAPACITIVE TOUCH KEYBOARD

## SUMMARY OF OPERATIONS

As shown in Fig. 1, each touch plate is formed of three electrodes; one is on the component side of the printed circuit board, and two on the soldered side. The electrode on the soldered side is applied with an inverted pulse from the port D output, while the others are connected to input port K. Capacitance is thus formed between the electrodes on the component and soldered sides. Fig. 2 shows the equivalent circuit. Pulses from port $D$ are conducted to port K through that particular capacitance, but the level decreases to $1 / 10 \sim 1 / 30$ of the original owing to capacitance in other plates, stray capacitance of lead wires, and input capacitance in the M58842S system evaluation device. When one touches the touch plate the effect is as though a capacitance of about $100 \sim 200 \mathrm{pF}$ were connected between the touch plate and ground, so the level pulse carried to input port K is significantly reduced. The pulse signal is sampled and compared with the reference voltage from the D/A converter under the control of the program.

Inverted pulses from the port D outputs $\mathrm{D}_{2} \sim \mathrm{D}_{0}$ are supplied to 3 rows, each consisting of 8 electrodes. Pulses that have passed through capacitances in each touch key in this way are conducted to the respective input liners of port K after being attenuated with stray capacitance.

The pulse supplied from the port D output is simultaneously amplified and inverted, and its level can be changed freely in the $0 \sim-120 \mathrm{~V}$ range. Owing to the differences in capacitance of glass touch keyboards and the stray capacitance of lead wires, it is impossible to determine in advance what the precise input pulse level to port K of the M58840XXXP would be in actual application. Therefore design provides that the level of the input pulse to the PCA0401 may be adjusted in accordance with port K input pulse level in each case by adjusting the pulse voltage. This is done by varying the inverter source voltage for port D of the PCA0402.

Be sure that the equipment is effectively grounded, because touch-key operation depends on the capacitance between the ground and the body of the operator.

The port D output, port K input and power supply can be connected to and disconnected from the PCA0401 by means of the connector.

Fig. 1 Touch-keyboard construction


Fig. 2 Equivalent circuit of touch keyboard


CDT: Capacitance between plate for port $D$ and touch plate CTK: Capacitance between plate for port $K$ and touch plate

## SPECIFICATIONS

## Safe and Satisfactory Operation

As the touch keyboard utilizes capacitance between the electrodes on the circuit board or glass frame, it is completely isolated from the circuit of the equipment, for operational safety. To assure satisfactory performance the equipment must be grounded.

## Touch-Plate Inspection Operation by Means of Program

Because the comparison voltage for touch-plate operation is produced through the on-chip A/D converter by means of software, the comparison voltage must be pre-programmed within a range of $-7 \mathrm{~V} \sim 0 \mathrm{~V}$. It is also possible to set up individual comparison voltage for each individual touch plate for greater freedom in system design.

## Number of Touch Plates

The 24-plate (3-row $\times 8$-column) configuration of the PCA0402 should be sufficient for most applications, but both the M58840-XXXP and the M58824S are furnished with further potential for comprising more touch plates.

## Connection to PCA0401

Electrical connection of the PCA0402 to the PCA0401 computer is effected simply through 30-pin connectors provided on both sides.

## Power Supply

Power at -15 V is supplied automatically from the PCA0401 once connection to the PCA0402 is made, and a $0 \sim-120 \mathrm{~V}$ variable power supply is available through the card-edge connector of the PCA0401 to allow control of the input voltage to port K of the PCAO401 in accordance with the actual K port input voltage of the M58840-XXXP.

## Connector

Receptacle: straight, 30-pin (PMB connector)
This connector can be attached to the PCA0401 through screw holes at the four corners.

## Physical Dimensions

$\mathrm{L} \times \mathrm{W} \times \mathrm{H}$ : $\quad 180 \times 180 \times 20 \mathrm{~mm}$

## DESCRIPTION

The PCA0403 is a simple program checker, not requiring a monitor program, that can test the functions of systems comprising the PCA0401 MELCS 4 single-board systemevaluation computer and the PCAO402 touch keyboard.

Use of the PCA0403 facilitates program testing and system evaluation.

## FEATURES

- Single-step function allows step-by-step program execution for each machine cycle with the CPU halted at any designated address.
- Breakpoint function causes the CPU to halt at any designated address, so that the program execution resumes from that address.
- Program execution is possible from any desired address.
- Reset function applies a reset signal to the CPU, so that the program will start from address 0 of page 0 .
- Depression of the INT switch causes generation of interrupt signal.
- Uses special bus cable approx. 1000 mm in length.
- Compact dimensions (L $\times W \times H$ ): $200 \times 270 \times 27 \mathrm{~mm}$


## APPLICATIONS

- Program test and system evaluation for systems comprising a MELPS 4 single-chip 4-bit microcomputer.



## FUNCTION

Since the PCA0403 is hardware-oriented and has no software requirement, simply connecting it to the system under test provides easy debugging of software and hardware. With the PCA0403, the program can be started from any desired address and program execution is a single-step program. It also serves for analyzing and determining interfacing requirements between the touch keyboard and the system-evaluation device.

## BLOCK DIAGRAM



PCA0403

MELCS 4 PROGRAM CHECKER

## FUNCTIONS

## 1. Display

When the CPU is halted, the address display indicates the address to be executed, and the instruction-display section indicates the instruction code that is in the address where the CPU halts.

## 2. Instruction-Code Latch

Latches and holds the instruction code.

## 3. Address Latch

Latches and holds the next address to be executed. Address latch timing differs depending on whether the instruction is of one, two, or three words. Thus with the PCA 0403, it is not possible to latch the address during execution of jump instructions. Instead, the address after the execution of the jump instruction is latched. Similarly for skip instructions, the address after the execution of the skip instruction is latched.

## 4. Instruction Decoder

Decodes instruction codes and sends out appropriate control signals to the control circuit in accordance with the number of words in the instruction. When a two- or threeword instruction, such as a jump instruction, is fetched, the decoder sends out a control signal to suppress the address latch signal and latch the address after the execution of the instruction.

## 5. Address-Selection Circuit

Selects the system address signal and the address signal from the ADDRESS SET switch.

## 6. Address Comparator Circuits A, B

When a program is to be started from the designated address or a breakpoint is set, these circuits compare the system address signal with the address signal from the ADDRESS SET switch, and output a signal to the control logic when these addresses match.

## 7. NOP/BL Instruction Generation Circuit

Generates an NOP instruction when the CPU is to be halted, and a BL instruction to resume the program execution from the next instruction.

## 8. Control Circuit

Generates various timing pulses required inside the program checker and controls execution procedures according to the instruction code given. It also generates control signals corresponding to each of the function switches to control the operation.

## 9. ADDRESS SET Switches and PC SET Switch

The ADDRESS SET switches are used in setting a specific starting address and breakpoint (stopping) address for the execution of a program. After setting the starting address, the PC SET switch is depressed, and the breakpoint address is set.

## 10. INT Switch

Generates a $100 \mu \mathrm{~s}$ interrupt signal pulse when turned on.

## 11. RESET Switch

When this switch is on, the CPU starts to execute instruction from address 0 of page 0 .

## 12. SINGLE STEP/BREAKPOINT Switch

If this switch is turned to the BREAKPOINT side, the desired address is entered through the ADDRESS SET switches, and the CPU is set to RUN, the CPU continues to execute instructions until that specific address is reached, at which point it stops.

If the CPU is set to RUN with the switch turned to the SINGLE STEP side, the program is executed step by step each time the RUN switch is depressed. If single-step operation is to be carried out up to and including page 14, the STEP switch must be turned on, and the AUTO/MANU switch must also be kept on the MANU side while this process is continued.

## 13. AUTO/MANU Switch

When the RUN switch is depressed with the AUTO/MANU switch set to the AUTO side, the CPU starts to run under the automatic operation mode and executes the instructions in order.

## 14. STEP and RUN Switches

Once the desired starting address and breakpoint address are set (see $\S 9$ above), the instructions from start to breakpoint can be executed by depressing the STEP switch when the start address in on the current page, and the RUN switch when it is not.

## MICROCOMPUTER SOFTWARE

## SOFTWARE CODES

## SOFTWARE CODES

Software products for Mitsubishi's MELPS microprocessors are designated by the following alphanumeric codes.

## 1. PROGRAMS

Example:


G: Mitsubishi MELPS microprocessor software Kind of microprocessor

A: MELPS 8/85 8-bit parallel CPU
B: Single-chip 4-bit microcomputer
C. Single-chip 8-bit microcomputer

Z: General
peration system
1: For host computer systems
2: For target computer systems
Kind of program
AP: Application program
AS: Assembler
CR: Control program
DP: Diagnostic program
OS: operation system
Identifying serial number

## 2. MANUALS AND SUPPORT MATERIALS

Example:


G: Mitsubishi MELPS microprocessor software
Kind of microprocessor
A: MELPS 8/85 8-bit parallel CPU C: Single-chip 8-bit
B: Single-chip 4-bit microcomputer
Z: General
Language
E: English
M: Japanese
Kind of Material
HR: Hardware manual
PS : Program manual
SH: Consumables
SR: Software manual or operating manual
SS : Software support materials
Identifying serial number
Availability
A: Unrestricted
Year of issue-last digit, starting from $1976=6$
Month of issue
1: January
9: September
X : October
Y: November
Z: December
Fully revised edition
A: First
B: Second
etc.
Partial revision (advance of full revision resets to 0 )

## HOST PROGRAMS

| Program | Program code number | Normal shipping media | Source language |
| :---: | :---: | :---: | :---: |
| MELPS 4 Cross Assembler-MELCOM 70 | GBIAS0001 | Magnetic tape | FORTRAN (part in assembler) |
| MELPS 4 Cross Assembler-MELCOM 7000 or COSMO 700 | GBIAS0002 | Magnetic tape | FORTRAN |
| MELPS 4 Simulator-MELCOM 70 | GBISM0001 | Magnetic tape | FORTRAN (part in assembler) |
| MELPS 4 Paper-Tape Generation Program for PROM WritersMELCOM 70 | GBISP0001 | Magnetic tape | FORTRAN (part in assembler) |
| MELPS 4 Paper-Tape Generation Program for PROM WritersMELCOM 7000 and COSMO 700 | GBISP0002 | Magnetic tape | FORTRAN |
| MELPS 41 Cross Assembler-MELCOM 70 | GBIAS0003 | Magnetic tape | FORTRAN (part in assembler) |
| MELPS 41 Simulator-MELCOM 70 | GBISM0002 | Magnetic tape | FORTRAN (part in assembler) |
| MELPS 41 Paper-Tape Generation Program for PROM WritersMELCOM 70 | GBISP0003 | Magnetic tape | FORTRAN (part in assembler) |



MELPS 4 CROSS ASSEMBLER MANUALS

| MELPS 4 Assembler Language Manual | GBM - SR00-01A | 127 |
| :--- | :---: | :---: |
| MELPS 4 Cross Assembler Manual-MELCOM 70 | GBM - SR00-02A | 68 |
| MELPS 4 Cross Assembler Operating Manual-MELCOM 70 | GBM -SR00-03A | 16 |

## MELPS 4 SIMULATOR MANUALS

| MELPS 4 Simulator Manuai-MELCOM 70 | GBM -SR00-04A |
| :--- | :---: | :---: |
| MELPS 4 Simulator Operating Manual-MELCOM 70 | GBM - SR00-05A |

MELPS 4 PAPER-TAPE GENERATION PROGRAM MANUALS FOR PROM WRITERS

| MELPS 4 Paper-Tape Generation Program Manual for PROM Writers-MELCOM 70 | GBM - SR00-06A | 17 |
| :--- | :---: | :---: |
| MELPS 4 Paper-Tape Generation Program Operating Manual for PROM Writers-MELCOM 70 | GBM - SR00-07A | 8 |

## MELPS 4 HANDBOOK

| MITSUBISHI MELPS 4 Single-Chip 4-Bit Microcomputer Handbook-Support Software (Note 1) | GBM - SR10-01A | 200 |
| :--- | :---: | :---: |

Note 1 : Includes contents of all above manuals concerning MELPS 4 software.
MELPS 41 CROSS ASSEMBLER MANUALS

| MELPS 41 Assembly Language Manual | GBM - SR00-08A | 162 |
| :--- | :---: | :---: |
| MELPS 41 Cross Assembler Manual-MELCOM 70 | GBM | SR00-09A |
| MELPS 41 Cross Assembler Operating Manual-MELCOM 70 | GBM - SR00-10A | 75 |

## MELPS 41 SIMULATOR MANUALS

| MELPS 41 Simulator Manual | GBM - SR00-11A | 93 |
| :--- | :---: | :---: |
| MELPS 41 Simulator Operating Manual | GBM - SR00-12A | 9 |

MELPS 41 PAPER-TAPE GENERATION PROGRAM MANUALS FOR PROM WRITERS

| MELPS 41 Paper-Tape Generation Program Manual for PROM Writers- MELCOM 70 | GBM - SRO0 - 13A | 8 |
| :--- | :---: | :---: |
| MELPS 41 Paper-Tape Generation Program Operating Manual for PROM Writers-MELCOM 70 | GBM - SR00-14A | 11 |

MITSUEISHI LSIs

## MELPS 4/41 SOFTWARE

## GENERAL DESCRIPTION

MELPS 4/41 software is the name used to designate a software series provided by Mitsubishi for development application programs for equipment in which single-chip microcomputers are used.

MELPS 4/41 software is used as a tool to develop application programs, and comprises all the programs -assembly, PROM programming and mask makingnecessary to the manufacture of single-chip microcomputers.

## MELPS 4/41 SOFTWARE CONFIGURATION



The user can develop his application programs using MELPS 4/41 software as follows:

The cross assembler is used for object-program generation, and the simulator is used for program debugging. When the application program is finalized, the paper-tape generation program for PROM writers is used to generate a paper tape for the PROM writer.

1. EPROM: Newly developed application programs are programmed in EPROMs, using the PROM writer; then
these EPROMs are ready to be installed in sockets of an evaluation breadboard computer or other singlechip microcomputer.
2. Mask-programmable single-chip microcomputer: Mitsubishi Electric has developed a system to produce a mask-programmable single-chip microcomputer to the user's specifications. The object program can be in the PROM-writer format of either Minato Electronics or Takeda Riken.

PROGRAM DEVELOPMENT


Note 2 : With MELPS 41, paper-tape can also be used for source program input.

## AVAILABLE MATERIALS

| Program | Program code number | Normal shipping media | Source language |
| :---: | :---: | :---: | :---: |
| HOST PROGRAMS |  |  |  |
| MELPS $8 / 85 \mathrm{PL} / / \mu$ Cross Compiler-MELCOM 7000 (B-version) | GA1TL0100 | Magnetic tape | FORTRAN IV |
| MELPS $8 / 85$ Cross Assembler-MELCOM 70 (A-version) | GA1AS0100 | Magnetic tape | FORTRAN IV (part in assembler) |
| MELPS 8/85 Simulator-MELCOM 70 (B-version) | GA1SM0100 | Magnetic tape | FORTRAN IV (part in assembler) |
| MELPS 8/85 Paper Tape Generation Program for PROM Writers- MELPS 70 | GA1SP0100 | Magnetic tape | FORTRAN IV (part in assembler) |

## TARGET PROGRAMS

| MELPS 8/85 Self assembler | GA2AS0100 | Paper tape | MELPS 8/85 assembler |
| :--- | :--- | :--- | :--- |
| MELPS 8/85 Editor | GA2SP0103 | Paper tape | MELPS 8/85 assembler |
| MELPS 8 BOM-PTS Basic Operating Monitor | GA20 S0100 | Paper tape | MELPS 8/85 assembler |
| MELPS 8 BOM-B Basic Operating Monitor | GA2OS0101 | Paper tape | MELPS 8/85 assembler |
| MELPS 8/85 Subroutine 1: Integer Arithmetic Operations | GA2SB0100 | Paper tape | MELPS 8/85 assembler |


| Manuals (in Japanese) | Manual number | Number of pages |
| :---: | :---: | :---: |

MELPS 8/85 PL/I $\mu$ CROSS COMPILER MANUALS

| MELPS $8 / 85$ PL $/ 1 \mu$ Compiler Summary (B-version) | GAM-SR00-07A |
| :--- | :---: | :---: |
| MELPS $8 / 85$ PL $/ 1 \mu$ Compiler Language Manual (B-version) | GAM-SR00-08A |
| MELPS 8/85 PL/ $/ \mu$ Cross Compiler Operating Manual (B-version) | 80 |
| MELPS 8/85 PL/ $/ \mu$ Cross Compiler Operating Manual-MELCOM 7000 | GAM-SR00-09A |

MELPS 8/85 CROSS ASSEMBLER MANUALS

| MELPS 8/85 Assembly Language Manual (A-version) | GAM-SR00-01A |
| :--- | :---: | :---: |
| MELPS 8/85 Cross Assembler Operating Manual (A-version) | GAM-SR00-02A |
| MELPS 8/85 Cross Assembler and Simulator Operating Manual-MELCOM 7000 | GAM-SR00-04A |

## MELPS 8/85 SIMULATOR MANUAL

| MELPS 8/85 Simulator Operating Manual (B-version) | GAM-SR00-03A | 40 |
| :---: | :---: | :---: |

MELPS 8/85 SELF ASSEMBLER MANUALS

| MELPS 8/85 Self Assembly Language Manual (B-version) | GAM-SR00-25A |
| :--- | :---: | :---: |
| MELPS $8 / 85$ Self Assembler Manual-PTS | GAM-SR00-19A |
| MELPS 8/85 Self Assembler Operating Manual | 22 |

## MELPS EDITOR MANUALS

| MELPS Editor Manual-PTS | GAM-SR00-26A | 20 |
| :--- | :---: | :---: |
| MELPS Editor Operating Manual-PTS | GAM-SR00-27A | 32 |

## MELPS 8 BASIC OPERATING MONITOR MANUALS

| MELPS 8 BOM-PTS Basic Operating Monitor Manual | GAM-SR00-18A | 18 |
| :--- | :---: | :---: |
| MELPS 8 BOM-B Basic Operating Monitor Manual | GAM-SR00-23A | 14 |

MELPS 8/85 SUBROUTINE MANUALS
MELPS 8/85 Subroutine 1 (Integer Arithmetic Operations) Manual

| GAM-SR00-17A | 18 |
| :---: | :---: |

## PAPER-TAPE GENERATION PROGRAM MANUAL FOR PROM WRITERS

| Paper-Tape Generation Program Manual for PROM Writers-MELCOM 70 | GAM-SR00-32A | 32 |
| :--- | :---: | :---: |

MELPS 8/85 software is the name used to designate a software series provided by Mitsubishi for developing application programs or operating systems for equipment in which MELPS 8/85 CPUs are used.

MELPS 8/85 software is divided into two parts. The first is that used as a tool to develop application programs, and
the second is that used as a part of application programs for MELPS 8/85 CPUs. MELPS $8 / 85$ software can also be divided into two classifications: the first, host programs, which are developed to run on a host computer; and the second, target programs, which are developed to run on a MELPS 8/85 microcomputer.

## SOFTWARE CONFIGURATION

|  | Language processor | Program debug | ROM Programming |
| :---: | :---: | :---: | :---: |
|  | 2. PL/ $/ \mu$ cross compiler | Simulator | Paper-tape generation program for PHOM writers |
| $\begin{gathered} \frac{9}{6} \\ 5 \\ 8 \\ \frac{6}{6} \\ 5 \\ \frac{1}{1} \end{gathered}$ | Compiles a source program written in $\mathrm{PL} / / \mu$ language and produces as output an object program in machine language. The complete Intel PL/M language is a subset of $\mathrm{PL} / / \mu$. Therefore, any program written in PL/M can be compiled using a $\mathrm{PL} / / \mu$ compiler. Additional functions have been included in PL/I $\mu$ that make it easy to use. | Executes and checks a user's program on the pseudo CPU in a host computer. This allows more efficient program debugging and provides more extensive checking than can be accomplished by hardware. <br> FEATURES: <br> - Provides traces and other debugging aids | Paper tapes for PROM writers can be generated by a cross compiler or a cross assembler. The tapes contain translated absolute object programs. <br> Many kinds of paper tapes can be generated for the PROM writers of Takeda Riken, Minato Electronics. DATA I/O and PRO-LOG. |
|  | Cross assembler | - Provides simulated I/O operations <br> - Provides simulated interrupt operations <br> - Simplifies program modifications | Mask-programmable ROM |
|  | Translates a symbolic source program written in assembly language and produces as output an object program in machine language Parts of a program can be translated and tested. after which they can be combined and linked because the individual outputs are relocatable. This makes it easy to develop modules and then combine them to form a complete program. | - Provides flexibility for symbolic addresses <br> - Provides data for evaluation of execution time <br> - Batch or conversational processing can be used | M58730-XXXS. M58731-XXXS and M58332-XXXS $1 \mathrm{~K} \sim 4 \mathrm{~K}$-byte maskprogrammable ROMs can be automatically programmed to customer's specifications. <br> The plotter instructions for automatic mask production and the program to test the production ROMs are automatically generated from the object program provided by the customer. |
| Target programs | Self assembler | BOM-B and BOM-PTS Basic operating monitors | dor |
|  | Translates a source program written in assembly language into an object program written in machine language for execution on the microcomputer. <br> Paper-tape is used as the source-program input medium. <br> The assembled object program is in MELPS 8/85 binary object format and is punched out on paper tape. <br> Functions and language specifications of the assembler are included in the specifications of the cross assembler. | This is a basic operating monitor program to control execution of a program as well as to facilitate debugging a program. This program has a structure that makes it easy to expand or reduce the functions. The monitor can be used for a MELPS 8/85 CPU with any memory arrangement or organization. | Facilitates editing of source programs and increases the efficiency of program development. <br> FUNCTION <br> Loading the text from a keyboard or a paper-tape reader to the work area, editing the text by means of commands from a keyboard and controlling $1 / \mathrm{Os}$. |
|  |  | - Program debugging | Integer Arithmetic Operation Subroutines |
|  |  | - Program loading <br> - Memory readout <br> MEMORY CAPACITY <br> BOM-B : $2 K$ byte <br> BOM-PTS : 7.5 K byte <br> BOM-B is stored in the M58731-0001S mask-programmed ROM | 10 subroutines are provided that can perform arihmetic operations with binary or decimal integers and logical operations. <br> These subroutines facilitate handling of information of 16 bits or 32 bits for expressions of larger value. <br> This program is stored in the M58730O01S mask-programmed ROM. |

## MELPS 8/85 SOFTWARE

## DEVELOPMENT OF APPLICATION PROGRAMS

The user can develop his application programs using MELPS 8/85 software in any of three ways.

1. On a host computer: the MELPS $8 / 85$ cross compiler or cross assembler is used for object-program generation, and the simulator is used for program debugging.
2. On a microcomputer: the MELPS $8 / 85$ assembler is used for object-program generation, and the microcomputer is used for execution and implementation of programs.
3. On a combination of host computer and microcomputer: object programs are produced by the MELPS 8/85 cross compiler and/or the MELPS 8/85 cross assembler on a host computer. The object programs are debugged and implemented on a MELPS 8/85 microcomputer under control of the basic operating monitor.

The user can develop MELPS 8/85 programs using general-purpose subroutines for functions such as arithmetic
operations, input/output control and logical operations.
Full utilization of these subroutines can facilitate program development, debugging and implementation. The final media of a developed program can be any of the following:

1. Paper tape: There are four basic forms of object programs on paper-tape: MELPS 8/85 binary, simple (IPL) binary, hexadecimal and BNPF. Object programs on paper tape are stored in RAMs and are loaded by the appropriate loader.
2. PROM: The developed program is programmed in a PROM using the PROM writer; then this PROM is installed in the appropriate PROM socket of the microcomputer.
3. Mask ROM: Mitsubishi Electric is ready to produce a mask ROM to a user's specifications. The object program can be in MELPS $8 / 85$ binary, hexadecimal or BNPF form.

## PROGRAM DEVELOPMENT



CROSS ASSEMBLER

## DESCRIPTION

The MELPS 4 cross assembler has been prepared for the development of application programs suitable for equipment using the M58840-XXXP single-chip 4-bit microcomputer.

This cross assembler not only provides many pseudo instructions, control commands, and control data for improving programming efficiency, but it also provides program versatility for changing instruction codes and functions.

## FEATURES OF THE CROSS ASSEMBLER

- 21 types of control data
- Instruction codes and functions easily changed
- Catalogs the control data in disk storage
- Constants can also be expressed in non-decimal notations
- Expandability using pseudo instructions
- Printouts available from the tables and cross-reference lists
- Execution computer: MELCOM 70 (memory capacity more than 24 K words, monitor BDOS)
- Implementation language: FORTRAN IV (parts are written in assembly language)


## FEATURES OF THE ASSEMBLY LANGUAGE

- 6 pseudo instructions
- 10 simulator control commands
- 68 machine instructions
- Decimal numbers can be used to define the constants of the machine instruction operand field.


## INPUT/OUTPUT MEDIA

$\begin{array}{ll}\text { - Source input: } & \begin{array}{l}\text { Punched cards and magnetic } \\ \text { disk }\end{array} \\ \text { - Control data input: } & \begin{array}{l}\text { Punched cards and magnetic } \\ \text { disk }\end{array} \\ \text { - Control data command: } & \text { Punched cards } \\ \text { - Execution command: } & \begin{array}{l}\text { System typewriter keyboard } \\ \text { - Object output: }\end{array} \\ \text { - Magnetic disk }\end{array}$

## FUNCTIONS

This cross assembler converts source programs written in the MELPS 4 assembly language to machine instruction codes that are filed in disk storage in the form of binary absolute object codes.

The MELPS 4 cross assembler is a 2 -pass translator that provides data and control command analysis along with cataloging functions.

Modifying the number of bits in an instruction code and setting mnemonic tables and numeric tables to constants can easily be accomplished by means of the control data. In this way, programming versatility is provided for changing functions, allowing the user free selection in defining the mnemonics of the machine instructions, etc.

The standard version of the MELPS 4 assembly language has 7 assembler control commands (see Table 1). In addition 6 pseudo instructions and 10 system simulator control commands (Table 2) can all be used in the source language program.


## PROGRAM ORDERING INFORMATION

| Program name | Ordering number | Program and software manuals included |
| :---: | :--- | :--- |
| MELPS 4 cross assembler |  | MELPS 4 Assembler Language Manual <br> MELPS 4 Cross Assembler Manual <br> MELPS 4 Cross Assembler Operating Manual |

## MELPS 4 SOFTWARE

CROSS ASSEMBLER

## CROSS ASSEMBLER

This cross assembler facilitates assembly by the use of the control commands shown in Table 1. Basically, it only requires the source program and control commands input by punched cards with control data being utilized only when necessary. All input is stored and filed in disk storage. The control data is processed by the control command analyzing processor, and the symbol table is created in pass 1 . This is followed by pass 2 , where each instruction is converted to machine language, while control data, labels and the assembly list are printed out as specified by the control commands. On the assembly list, the control commands, sequence numbers, location numbers and addresses are printed out, along with error and warning messages, followed by the ROM page list and the cross-reference list.

## OBJECT LANGUAGE

The object file is composed of a name section and a text section.

The name section is filed on sector 0 of the object file and stores overall information such as the total number of instructions in the text section, control data, file name, source program file name, size of a single page and the module name.

The text section contains the data that controlled the conversion of the source program to instruction codes and other related data necessary for execution by the simulator.

## ASSEMBLY LANGUAGE

The assembly language that the MELPS 4 cross assembler accepts consists of machine instructions and pseudo instructions.

## 1. Machine Instructions

There are 68 basic machine instructions. These are converted to their corresponding machine codes and then assembled into an object program. For the mnemonics, instruction codes and their functional descriptions, please refer to the data sheet provided for the M58840-XXXP single-chip 4-bit microcomputer.

## 2. Pseudo Instructions

Although the pseudo instructions are written in the source program together with machine instructions, they are not converted to instruction codes but are used to control the assembler and the simulator. The instruction codes will be written in the ROM.

The system simulation control instructions are among the pseudo instructions along with assembler-control instructions, numeric symbols defining instructions and listcontrol instructions. The pseudo instructions are shown in Table 2.

Table 1 Assembler control commands

| Command | Format | Function |
| :---: | :---: | :---: |
| Execution start | $/ / / \mathbf{R U N}$ | Starts execution of the cross assembler |
| Execution end | $/ / /$ END | Terminates execution of the cross assembler |
| Input/output function assignment | $/ / / \text { ASMB4, } \mathbf{x}, \quad y, \quad z$ | Assignment of assembly execution and control data and assembly listings |
| Control data | / / / CDISK, $\mathbf{X} \times \times \times \times$ | Assignment of the control file name (max. 6 characters) |
| File <br> assignment Source program | / / / S DISK, $\mathbf{X} \times \times \times \times \mathbf{x}$ | Assignment of the source program file name (max. 6 characters) |
| Control ${ }^{\text {abject }}$ | / / / B DISK, $\mathbf{X} \times \times \times \mathbf{x}$ | Assignment of the object file name (max. 6 characters) |
| Input/output device assignment | $/ / / \mathbf{N P P U T , x , y}$ | Assignment of input device for the control data and source program $\begin{array}{ll} \mathbf{x}=\binom{\mathbf{C}}{\mathbf{D}} & \mathbf{x}: \text { Control data input } \\ \mathbf{y}=\binom{\mathbf{C}}{\mathbf{D}} & \mathbf{y}: \text { Source program input } \\ & \mathbf{D}: \text { Punched card input } \\ \end{array}$ |

Table 2 Pseudo instructions

| Classification | Mnemonic | Instruction | Function |
| :---: | :---: | :---: | :---: |
| Assembler control instructions | TTL | Program title declaration | Declares the program title |
|  | PAGE | Program counter paging | Sets the counter to the top address of the next page |
|  | ORG | Program counter setting | Sets the counter to the top address of the program |
|  | END | End declaration | Declares the end of the program |
| Symbol value equivalence instruction | EQU | Symbol value setting | Sets a numeral value to the specific numeral symbol |
| List control instruction | EJE | Page eject declaration | Advances the printout form to the next page during output |
| System simulator control instructions | SIN | Data input | Reads the input data |
|  | RIN | Mode cancellation | Cancels " $\boldsymbol{*} \boldsymbol{*}$ " " mode input |
|  | SDIS | Display content printout | Frints out the contents of the display |
|  | RDIS | SDIS presetting | Enables execution of the SDIS instruction |
|  | SSC | Step counter selection | Selects the step counters |
|  | RSC | SSC presetting | Enables execution of the SSC instruction |
|  | WSC | Step counter content printout | Prints out the contents of the step counters |
|  | RWSC | WSC presetting | Enables execution of the WSC instruction |
|  | SINT | Terminal input | Starts input from the terminal assigned |
|  | RINT | SINT presetting | Validates execution of the SINT instruction |

## 3. Language Format

The following format should be used in coding programs in this cross assembler.

The single-line statement is composed of the label, instruction, operand, comment, and identification fields. The format of the source statement is fixed as indicated in Fig. 1. Although the constant is usually a decimal number, it may be expressed by hexadecimal notation when defined by pseudo instructions and control data.

An asterisk $\left(^{*}\right)$ in the first column of a line indicates that the entire statement is used as a comment field.

The following are valid characters for use in`statements:
Alphabetics: $\quad A \sim Z$
Numerics:
$0 \sim 9$
Special characters: $\quad ;=, \mathbf{v} @ \$+-* /!\&() . \# \%<$ $>$ ? (space)

Fig. 1 Source statement format


## (1) Label field

The value of the program counter at that time is set to the label. The number of characters used for a label is limited to a maximum of 6 , and any of the alphanumerics and special characters specified above can be used. However, an asterisk (*) cannot be used in the first column of the label field.
(2) Instruction field

Mnemonic codes are written in this field, left-justified. For pseudo instructions, any of the mnemonics among the assembler-control instructions, numeric symbol definition instructions, list-control instructions, and system simulator control instrüctions may be used.
(3) Operand field

Parameters of the instruction are specified in this field. This field contains the label, defined symbol, or numerical value. The operand is stated from the 14th column, left-justified.
(4) Comment field

Whenever the operand is followed by more than one space to the end of the statement, the successive columns may be used for comments.
(5) Identification field

The use of this field is optional. Many find it convenient to use this field for a sequential identification card number.

## MELPS 4 SOFTWARE

CROSS ASSEMBLER

## ASSEMBLY LIST FORMAT

A source program prepared and assembled in the format indicated in the preceding paragraph may produce source, symbol table, cross reference, and ROM page list printouts. The format of an assembly list produced as an example is shown in Fig. 2. Please note that pages, locations, and object codes are indicated in hexadecimal notation.

## MESSAGE FORMAT

Error and warning messages are printed out on the assemble list. In the case of errors, the message is printed out under the respective statement in the following format:

## \$ \$ \$ \$ \$ \$ ERROR $\quad \times \times \times \$$

where " $\mathbf{x} \mathbf{x} \mathbf{x}$ " indicates the type of error by a numerical code.

In the case of warnings, the following message is printed between SEO (sequential number) and LOC (location number):

* $\mathbf{W} x$ * (where " $x$ " indicates the degree of warning)

In addition the total numbers of errors and warnings are printed on the last line of the assembly list. The crossreference list, however, will not be produced when any errors are indicated.

Fig. 2 Assembly list format


## Example of an assembly list

An actual example of an assembly list, for an assembly made with the MELPS 4 cross assembler, is shown in Fig. 3.

Fig. 3 Example of an assembly list

(1) The program name is declared as "EXAMPLE PROGRAM ${ }^{\prime \prime}$.
(2) It shows that the start of the program was set to page 0 address 0 by means of the program counter setting instruction.
(3) An asterisk (*) in the first column indicates that the entire statement is a comment.
(4) Numeric value 13 (decimal number) is assigned to the symbol DIGMAX by means of the symbol value equivalence instruction.
(5) The label XCGO2 is assigned by means of the BM instruction during the assembly process, and calls the subroutine starting at page 14 address 00 .
(6) The label XCG13 is assigned by means of the BM instruction during the assembly process, and calls the subroutine starting at page 14 address 01
(7) The label XCG23 is assigned by means of the BM instruction during the assembly process, and calls the subroutine starting at page 14 address 07 .
(8) This whole statement line is used as a comment field.
(9) The numerical value $O$ is loaded in register $X$ of the data pointer and 13 (decimal number) in register Y by means of the LXY instruction. As written, the results of this LXY instruction are nullified by the results of the following $L X Y$ instruction.
(10) The numerical value 1 is loaded in register $X$ of the data pointer and 13 (decimal number) in register $Y$ by means of the LXY instruction.
(11) The BM instruction in this case assigns the branch address of the label LBL4 to address 02 of page 14 .

## MITSUBISHI MICROCOMPUTERS

 MELPS 4 SOFTWARE
## DESCRIPTION

The MELPS 4 simulator software has been prepared for facilitating program debugging for application programs suitable to equipment using single-chip 4-bit microcomputers. It also allows a significant saving of programdevelopment time.

With this simulator, each instruction of the microcomputer is executed on a host computer just as though the program were being executed on an actual microcomputer system. This allows confirmation that the operations and sequences of a program are correct before the microcomputer system is built. Various control commands such as traces and halt tables are available for use during program development. The program, which was assembled and stored in disk storage by the MELPS 4 cross assembler, can then use this simulator to simulate its execution. The results of the simulation are printed out along with other helpful information for verification and debugging of a program under development.

## FEATURES

- Trace and halt tables
- 20 control commands
- 10 control instructions that can be used along with pseudo instructions during source-program preparation
- Selective printout of input data for verification
- Selection of display digits (1~12 digits)
- Indication of each register, I/O port and memory file, etc


## INPUT/OUTPUT MEDIA

- Object input:
- Control commands:
- Execution commands:
- Trace dump:
- Simulation:
- Messages:


## APPLICATIONS

- In conjunction with the MELPS 4 cross assembler as a tool for developing application programs for 4-bit microcomputers
- Especially useful for debugging programs prepared for the M58840-XXXP


## FUNCTIONS

Various control commands are provided by the MELPS 4 simulator to help determine if the program is operating properly according to original specifications. These control commands can set operating conditions and halt program
process, while indicating the system status, CPU state, and memory contents.

This simulator has 20 control commands, including trace dump, trace and halt tables, clear, printout of tables, set registers or stack pointers and carry flags, selective printout of input data, input/output of paper tape, etc. that may be used to facilitate debugging.

It also has 10 simulator-control pseudo instructions that may be assigned during the preparation of the source program.


## Simulator

Binary object codes stored in the disk file (BDISK), generated by the MELPS 4 cross assembler, are processed in this program according to the conditions given by the control commands, and the result can be selectively printed out on the line printer or the system typewriter. Input and control data can be input through the card reader or the keyboard depending on the mode selected.

## Input data format

Input data format of the simulator is shown below:
$X X Y Y \cup n_{1} n_{1} n_{1} n_{1} n_{1 \sqcup} n_{2} n_{2} n_{2} n_{2} n_{2}$
where, " $X X^{\prime \prime}$ (or *, \$) indicates the input symbol, and "YY" (or ••, ** ON, OFF) the input mode symbol.
، " $n_{1} n_{1} n_{1} n_{1} n_{1}$ " the analog value (digital) under on-state.
" $n_{2} n_{2} n_{2} n_{2} n_{2}$ " the analog value (digital) under off-state.
Control command input format
Normally, the control commands are expressed in the following format, but its relation with control commands is described in Table 1.
$/ / / X X \sqcup$ (parameter)
where, " $X X$ " indicates the mnemonic of the control command.
There are two input modes: type-in mode or batch mode. But the simulator start ST command should be entered from the keyboard.

PROGRAM ORDERING INFORMATION

| Program name | Ordering number |  | Software manuals included |
| :---: | :---: | :---: | :--- | :--- |
| MELPS 4 simulator | GB1 SM 0001 | MELPS 4 Simulator Manual <br> MELPS 4 Simulator Operating Manual | GBM-S10-01A〈93AO〉 |

## MITSUBISHI MICROCOMPUTERS

 MELPS 4 SOFTWARE
## SIMULATOR

Table 1 Simulator control commands

| Functional classification |  | Control commands |  | Functions |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Action | Mnemonic |  |
|  | Start condition setup | Starts simulation | ST | Designates the control command input device and the simulation result output device and assigns control data output. |
|  | Load program | Loads the object program | LO | Loads the absolute object program |
|  | Command input reassignment | Reassigns the control command input | CM | Changes the command input device to another device. |
|  | Finish simulation | Stops simulation | FN | Terminates the program execution, and control is returned to the monitor. |
|  | Trace | Trace region assignment started | TS | Assigns trace regions where the contents of the program counter, registers. and memory file will be printed out while being executed. |
|  |  | Trace region assignment discontinued | TD | Discontinues trace region assignment. |
|  |  | Printout of the trace table | PT | Prints out the trace table |
|  | Halt | Halt-point assignment started | HS | Assigns halt points by page number, address and times of execution. |
|  |  | Halt-point assignment discontinued | HD | Discontinues halt-point assignment |
|  |  | Printout of the halt-point table. | PH | Prints out the halt-point table |
|  | Data setup | Initialization of the program counter, registers, memory file, etc. | MM | Sets the initial data to the program counter, registers, I/O ports, memory file, etc. |
|  |  | Resets of the program counter, registers, memory file, etc. | CL | Resets the program counter, registers, I/O ports, memory file. etc. |
|  | Data printout | Printout of the data in the program counter. register, memory file, etc. | DM | Dumps the contents of the program counter, registers, I/O ports, memory file, etc. |
|  | Dump table | Dumps the trace and halt-point tables. | DT | Outputs the contents of the trace and hait-point tables on paper tape. |
|  |  | Reads the trace and halt-point tables | RT | Inputs the data of the trace and halt-point tables from paper tape. |
|  | Data input | Printout of the input data | PK | Prints out the contents of the periodical input data while the program is in execution. |
|  |  | Release of input data printout | NK | Releases printout of the contents of the periodical input data while the program is in execution. |
|  |  | Device assignment for data input | DV | Assigns the input device for the input data |
|  | Program start | Continuance of program execution | RN | Starts to execute the program without changing the contents of the program counter, registers, $1 / O$ ports. memory file. etc. |
|  |  | Program execution | RS | Starts to execute the program after initializing the contents of the program counter, registers, I/O ports, memory file, etc. |

## TYPICAL APPLICATION

Once the command ST and its parameter are typed in through the system typewriter keyboard, successive commands may be entered through punched cards or the system typewriter keyboard. The command input device may be changed at any time by using the CM command.

Simulation is started on the object file in the disk storage that was stored there, after assembling, by the MELPS 4 cross assembler. When the MELCOM 70 is used, the simulator program should be called by the command EXEC SIML4 to start simulating operation.

The following commands must be assigned when tracing and executing the simulated program. Assignment of the input and printer devices, along with selection of the desired list printout, is entered by the ST command in the format ST, X, Y, Z. Here $X$ represents the input device ( S for the system typewriter and C for the card reader). $Y$ represents the output device on which the simulation result is printed out ( $L$ for the line printer device and $S$ for the system typewriter and $W$ for both). $Z$ represents the
need for the control data list output ( $L$ to output the control data list and N for omitting output).

The stored object program (BDISK file) is loaded by the simulator with the LO command in the format: LO file name.

The CL and MM commands should be used when initialization is required. When the program counter, registers, I/O ports, and memory file are to be cancelled, the command CL may be used. The format of the MM command is:

MM XXXX $=n n n n$
It is used in setting initial values. XXXX represents the symbol or numerical figure by which the program counter, registers, I/O ports or memory files are designated. And nnnn represents a parameter to be given.

Entry of the HS command:
HS pp: aa, nnnn will make the machine halt at address aa of page pp after that instruction has been executed nnnn times.

Entry of the TS command:
TS $p_{1} p_{1}: a_{1} a_{1}, p_{2} p_{2}: a_{2} a_{2}[, R][, M]$

# MELPS 4 SOFTWARE 

sets flags to make a trace effective from address $a_{1} a_{1}$ of page $p_{1} p_{1}$ to address $a_{2} a_{2}$ of page $p_{2} p_{2}$. $R$ designates the output of the contents of the registers and $M$ the memory file.

When the DM command is executed, the contents of each register and memory file at the time are printed out.

Program execution is commenced with the RS or RN command and continues until a location is reached that has been designated by the parameter of an HS command to print out its result. The RS command designates a start after cancelling the contents of the program counter, registers, I/O ports and memory file.

The assignment of the trace region is discontinued with the TD command, and the halt-point assignment with the HD command. The trace table is printed out with the PT
command, and halt-point table with the command PH , whenever required. Paper-tape dump and input of the trace and halt-point table is assigned with the DT and RT commands. To set up for input data, there are the PK command, which prints out the contents during the execution of selected data input, and the NK command, which discontinues printing. For the assignment of the input device, the DV command is provided.

Besides the above commands, 10 simulator-control pseudo instructions are used during source-program preparation and during simulation.

A typical example of the use of the MELPS 4 simulator control commands is shown in Table 2, and the results of a simulation example of the assembled program of Fig. 1, is shown in Fig. 2.

Table 2 Example of the use of simulator control commands

| A typical example of control commands | Function of the control command and its parameter(s) |
| :---: | :---: |
| ST S,L,N | To start simulation, the I/O are assigned and control data is omitted or output. In this example, command input is assigned to the system typewriter. printout is assigned to the line printer, and the list of the control data is omitted. |
| LO BFILE | The file stored in the disk (BDISK) whose file name is BFILE is loaded. |
| CL | The program counter, registers, 1/O ports and file memory are cleared and set to intial values. |
| HS 0:5, 2 | This assigns a halt-point. In this lexample it will halt after the second execution of the instruction in address 5 of page 0 . |
| TS 0:1,E:F,R, | This command designates a trace from address 1 of page 0 to address $F$ of page $E$, and orders display of the contents of the program counter, registers, and I/O ports after completing tracing. |
| PT | This command prints out the, trace-dump table. Assignments made by TS commands can be verified by this command. |
| PH | This command prints out the halt-point table. Assignments made by HS commands can be verified by this command. |
| MM 0, 1=2 | The contents of column 1 of the memory file $F_{0}$ are set to 2 . |
| DM | The contents of the program counter, registers. I/O ports and memory file at the time this command is executed are printed out. |
| RN | Program is started without changing the contents of the program counter, registers, 1/O ports and memory file |

Fig. 1 Example of assembled program


## mil I SUBISHI mICKUCUMPUTERS

## SIMULATOR

Fig. 2 Example of simulation results


[^15]
## MITSUBISHI MICROCOMPUTERS

## MELPS 4 SOFTWARE

## PAPER-TAPE GENERATION PROGRAM FOR PROM WRITERS

## DESCRIPTION

MELPS 4 PROM writer paper tape generation programs are used to convert the absolute binary object program generated by the MELPS 4 cross assembler into another format that can be used in a PROM writer. The program is output on paper tape in the new format.

With this program, a binary object program can easily be converted to hexadecimal object format that can be programmed directly into a PROM. It can produce paper tapes that meet the requirements for various types of PROMs and PROM writers because of its functional versatility.

## FEATURES

- Outputs the binary object program in the disk storage to paper tape in hexadecimal format
- Paper tape output can be partitioned with a simple control command
- May be used in conjunction with the MELPS 4 cross assembler
- Execution computer: MELCOM 70 Minicomputer (memory capacity more than 16 K words, monitor BDOS)
- Programming language: FORTRAN IV (parts are written in assembly language)


## INPUT/OUTPUT MEDIA

- Input:
- Output:
- Control command input:
- Messages:

Cartridge disk storage
Paper tape (ASCII code, even parity)
Through the keyboard of the system typewriter
System typewriter printout

## APPLICATIONS

- For preparing programs for 1 K words $\times 8$-bit EPROMs (M5L2708S), etc., which are to be programmed by PROM writers supplied by Takeda Riken or Minato Electronics.


## FUNCTIONS

This program is used for converting the absolute binary object format programs generated by the MELPS 4 cross assembler to hexadecimal object format compatible with the PROM writers manufactured by Takeda Riken (T310) and Minato Electronics (model 1380). The paper-tape output is partitioned in accordance with PROM capacity (number of bytes).


## PROGRAM ORDERING INFORMATION

| Program name | Ordering number | Program and software manuals included |
| :--- | :---: | :---: |
| MELPS 4 <br> paper tape generation program for PROM writer | GBISP0001 | MELPS 4 paper tape generation program for PROM writer manual <br> MELPS 4 paper tape generation program for operating manual <br> GBM-SR10-01 Aく93A0 > |

MITSUBISHI MICROCOMPUTERS
MELPS 4 SOFTWARE

## PAPER-TAPE GENERATION PROGRAM FOR PROM WRITERS

## PROGRAM PROCESSING

The program has conversion routines for Takeda Riken's and Minato Electronics' PROM writer. Select $\mathrm{T}_{1}$ mode (for Takeda Riken's PROM writer) or $\mathrm{M}_{1}$ mode (for Minato Electronics' PROM writer) through the system typewriter keyboard. Then the object program is converted to paper tape compatible with the selected PROM writer. When a (BDISK file) file name is called, a paper tape is output for the PROM writer. When a number of programs are to be converted from the same file, successive calls can be made until all the programs are converted. Termination of the job is directed with the E command, and control is then returned to the monitor.

The object file consists of name and text segments. The data to be converted is contained in the text segment. Instruction codes stored after sector 1 of the disk that correspond to machine instructions are converted to hexadecimal codes and output to paper tape.

## Example of Hexadecimal Paper Tape Format

This program can generate paper tapes for Takeda Riken's PROM writer and Minato Electronics' PROM writer. Examples of both formats are shown in Figs. 1 and 2.

## Example of Object Conversion

The program at present can output 1 K -word units of paper tape up to a total of 4 K words. An example is shown in Fig. 3.

## Error Processing

When an error is encountered during object conversion, a message will be printed out in the following format:

## \$ \$ \$ \$ \$ \$ $\mathbf{x X x} \mathbf{~ \$ ~}$

where, $X X X$ indicates the error code.

Fig. 3 Example of object conversion


Fig. 1 Example of hexadecimal paper tape format of Takeda Riken


Fig. 2 Example of hexadecimal paper tape format of Minato Electronics


## DESCRIPTION

The MELPS 41 cross assembler has been prepared for the development of application programs suitable to equipment using the M58494-XXXP single-chip 4-bit CMOS microcomputer.

This cross assembler allows coding in free formats for improved programming efficiency and permits the use of various input media. It also provides program versatility for changing instruction codes and functions thanks to the control commands and control data employed.

## FEATURES

Of the Cross Assembler

- Free-format coding.
- Various source-input media available
- Instruction codes and functions easily changed
- Catalogues the control data in disk storage
- Constants can also be expressed in non-decimal formats
- Numerical formula in the operand field can be processed
- Printouts available from the tables and cross-reference lists
- Execution computer: MELCOM 70 (memory capacity more than 24 K -words, monitor BDOS)
- Implementation language: FORTRAN IV (parts are written in assembler language)


## Of the Assembly Language

- 9 pseudo instructions
- 1 macro instruction
- 93 machine instructions
- The constants of the machine-instruction operand field can be defined using decimal numbers.


## INPUT/OUTPUT MEDIA

- Source input:
- Control-data input: Punched cards, punched tapes and magnetic disk
- Control-data command: Punched cards and systemtypewriter keyboard
- Object output: Magnetic disk and punched tapes
Line printer and system typewriter


## FUNCTIONS

This cross assembler converts source programs written in the MELPS 41 assembly language to machine instruction codes, which are filed in disk storage in the form of binary absolute object codes.

The MELPS 41 cross assembler is a 2 -pass translator that provides data and control command analysis along with cataloging functions.

Modifying the number of bits in an instruction code and setting mnemonic tables and numeric tables to constants can easily be accomplished by means of the control data. In this way, programming versatility is provided for changing functions, allowing the user free selection in defining the mnemonics of the machine instructions, etc. Codes corresponding to the MELPS 41 mnemonics are displayed in a 10-bit form.

The MELPS 41 assembler language has 9 assembler

## THE PROCESSING SYSTEM



## PROGRAM ORDERING INFORMATION

| Program name | Ordering number | Program and software manuals included |
| :---: | :--- | :--- |
|  |  | MELPS 41 Assembler Language Manual <br> MELPS 41 Cross Assembler Manual |
|  | GB1AS00103 cross assembler | MELPS 41 Cross Assembler Operating Manual |

## MELPS 41 SOFTWARE

## CROSS ASSEMBLER

control commands listed in Table 1 and 9 pseudo instructions (see Table 2).

## CROSS ASSEMBLER

This cross assembler facilitates assembly by using the commands listed in Table 1. The source program and control data can be input by punched cards, punched tapes, magnetic tapes and magnetic disks. The control data can also be input by using these types of media. It is very convenient to prepare standard control data and store it in the magnetic disk if it rarely needs changes. The control data is processed by the control-command analyzing processor, and the symbol table is created in pass 1 . This is foliowed by pass 2 , where each instruction is converted to machine language, while control data, labels and assembly lists are printed out as specified by the control commands. In this case, the object codes in the assembly list are displayed in hexadecimal form. The control commands, sequence numbers, location numbers for all pages, locations of the pages to be jumped to, and source statements are printed out. In addition, error and warning messages are displayed, followed by the output of ROM-page and cross-reference lists.

## OBJECT LANGUAGE

The disk object file is composed of a name section and a text section. In the case of punched tapes, the file consists of a name section, text section and an end-of-tape section.

The name section of a disk object file is filed on sector 0 , and stores information such as the total number of instructions in the text section and control data.
Table 1 Assembler control commands

| Command | For |
| :---: | :---: |


|  | Command | Format | Function |
| :---: | :---: | :---: | :---: |
| Input/output function assignment |  | ///ASM41, $\mathbf{X}, \mathbf{Y}, \mathbf{U}, \mathbf{Z}$ | Assignment of assembly execution, object output, and control-data and assembly listings <br>  |
| Input-device assignment control |  | ///INPUT, X, Y, Z | Assignment of input devices for the control data and source program and of magnetic-tape codes. |
| Output-device assignment control |  | ///OUTPUT, X, Y | Assignment of object-output device and character selection for the single output-list line $\left.X=\binom{D}{P} \begin{aligned} & X: \text { Designation of object-output device } \\ & D: \text { Disk } \\ & P: \text { Punched tape } \end{aligned} \quad\binom{C}{\text { Blank }} \right\rvert\, \begin{aligned} & Y: \begin{array}{l} \text { Designation of the no. of } \\ \text { characters in a line } \end{array} \\ & C: 80 \text { characters Blank:'120 chara } \end{aligned}$ |
| File assignment control | Control date | ///CDISK, $\times \times \times X \times X$ | Assignment of the control-data file name (max. 6 characters) |
|  | Program | ///SDISK, XXXXXX | Assignment of the source-program file name (max. 6 characters) |
|  | Object | ///BDISK, $\times \times \times \times \times X$ | Assignment of the oject file name (max. 6 characters) |
| Date assignment controt |  | ///CDATE, YY, MM, DD | Assignment of the year, month and day YY: Year (2 digit) MM: Month (2 digit) DD: Day (2 digit) |
| Execution-start control |  | ///RUN | Starts execution of the cross assembler |
| Execution-end control |  | ///END | Terminates execution of the cross assembler |

Table 2 Pseudo instructions

| Classification | Mnemonic | Instruction | Function |
| :---: | :---: | :---: | :---: |
| Assemblercontrol instructions | TTL | Program title declaration | Declares the program title |
|  | ORG | Program counter setting | Sets the counter to the top address of the following program |
|  | PAGE | Program counter paging | Sets the counter to the top address of the next page |
|  | PAUSE | Assembly pausing | Stops the assembly for a short time (effective only for pass 1 execution) |
|  | END | End declaration | Declares the end of the program |
| Symbol value equivalence instruction | EQU | Symbol value setting | Sets a predetermined value to a specific numeral symbol |
| List-control instruction | EJE | Page eject declaration | Advances the printout form to the next page during output |
| Memory-address setting | INTM | Internal-memory-address setting | Sets the internal-memory address to the specified symbol |
|  | EXTM | External-memory-address setting | Sets the external-memory address to the specified symbol |

Table 3 Macro instructions

| Instruction | Function |
| :---: | :---: |
| $L Z X Y \not \\|^{1}{ }^{1}$ | (1) When the $\ell$ is set by the INTM instruction, expansion is <br> made into $L X x$ and $L Y y$ instructions. <br> (2) When the $\ell$ is set by the EXTM instruction, expansion is <br> made into $L Z z, L X x$ and $L Y y$ instructions |

Note $1: \ell$ is specified by the INTM or EXTM instruction: symbol $n$ is hexadecimal and $0 \leqq n \leqq 4095$

## 4. Language Format

The following format should be used in coding programs in this cross assembler.

The single-line statement of the source program is composed of the label, instruction, operand, comment, and identification fields. Format of the source statement is free, as indicated in Fig. 1. Although the constant is usually a decimal number, it may be expressed by hexadecimal notation when defined by pseudo instructions and control data.

The following are valid characters for use in statements.
Alphabetics:

$$
A \sim Z
$$

Numerics:
$0 \sim 9$
Special characters: $\quad ;=, \nabla @ \$+$ - $^{*} /!\&() . \# \%$ $<>$ ? (blank)

## (1) Label field

The value of the program counter at that time is set to the label. Any of the alphanumerics and special characters specified above can be used. The character : (colon) is placed at the rear end of the label field.

However, an asterisk (*) cannot be used in the first column of the label field.
(2) Instruction field

Mnemonic codes are written in this field. In addition to the machine instructions, use can be made of pseudo instructions such as the assembler-control, numericsymbol definition, list-control, and memory-address setting instructions.

## (3) Operand field

Parameters of the instruction are specified in this field. The field contains the label, defined symbol, or numerical value. It is usually necessary to leave a blank of one character or more behind the instruction.

## (4) Comment field

This field is used for writing notes for the statement and is not converted to an object in the process of changing the source statement into its corresponding object.
Writing an asterisk(*) in the first column of the source statement enables the whole statement to be used as a comment.

Whenever the instruction or operand field is followed by more than one space, the successive characters may be regarded as comments.
(5) Identification field

The use of this field is optional. Many operators find it convenient to use it for the sequential identification card number.

Fig. 1 Source statement format


[^16]
## MELPS 41 SOFTWARE

## CROSS ASSEMBLER

## ASSEMBLY LIST FORMAT

A source program coded and assembled in the format indicated in the preceding paragraph may produce as-sembly-list, symbol-table-list, cross-reference-list, and ROM-page-list printouts. The format of an assembly list produced as an example is shown in Fig. 2. Please note that pages, addresses, locations, and object codes are indicated in hexadecimal notation.

## MESSAGE FORMAT

Error and warning messages are printed out on the assembly list. In the case of errors, the message is printed out under the respective statement in the following format:
$\$ \$ \$ \$ \$ \$ E R R O R \sqcup \times x \leq \$ \sqcup \quad$ (Error message) where ' $x x x^{\prime}$ indicates the type of error by a numerical code. The total number of errors is printed on the last line of the assembly list. The cross-reference list, however, will not be produced when any error is indicated.

Fig. 2 Example of an assembly list
MELPS 41 EXAMPLE PROGRAM ( 00 PAGE) iP. 1


[^17]
## DESCRIPTION

The MELPS 41 simulator software has been prepared for facilitating program debugging of application programs suitable to equipment using the M58494-XXXP CMOS single-chip 4-bit microcomputer or microprocessors. It also allows a significant saving of program-development time.

With this simulator, each instruction of the microcomputer is executed just as though the program were being executed on an actual microcomputer system. This allows confirmation that the operations and sequences of a program are correct from a software point of view before the microcomputer system is built. Simulations using various simulator control commands are possible, and the results of the simulations are printed out along with other helpful information for verification and debugging of the program under development.

## FEATURES

- An ample 26 control commands
- Production and deletion of trace and halt tables are possible
- Interruption-generation setting and periodical interruption are possible
- I/O port -setting function
- Data-setting function
- Execution-time counting function
- Reverse assembly is possible
- Memory-protection area-setting function
- Execution computer: MELCOM 70 (memory: 24Kwords or larger)
- Implementation language: FORTRAN IV (parts are written in assembler language)


## INPUT/OUTPUT MEDIA

- Object input: Cartridge-disk storages, punched tapes
- Control commands: Punched cards and system-typewriter keyboard
Punched tapes
Line printers and system typewriters
- Messages:

Line printers and system typewriters

## APPLICATIONS

In conjunction with the MELPS 41 cross assembler as a series of tools for developing application programs for single-chip 4-bit microcomputers. Especially useful for debugging programs prepared for the M58494-XXXP CMOS microcomputer.


## FUNCTIONS

Various simulator control commands are provided by the MELPS 41 simulator to help determine if the program is operating properly according to original specifications. These control commands can set operating conditions and halt program processes, while indicating the system status, CPU state and memory contents in a trace mode. Inter-ruption-generation setting is also possible.

This simulator allows the production and deletion of trace and halt tables, table printouts, and the setting and printed indication of registers, stack pointers, carry flags, memories, and I/O ports. The 26 control commands can also be used for interruption generation, timer setting and reverse assembly.

## SIMULATOR

Binary object codes stored in the disk file (BDISK), generated by the MELPS 41 cross assembler, are processed in this program, and a simulation is carried out according to the conditions given by the simulator control commands. The results of the simulation can be selectively displayed on a line printer or system typewriter. It is also possible to output or input intermediate results by means of punched tapes.

The simulator control commands are classified into (1) simulator control instructions for starting and ending simulations, loading and saving programs, and changing I/O devices, and (2) execution-control instructions for controlling simulation-execution status.

## Control-Command Input Format

## $/ / / X X \quad$ (parameter)

XX: $\quad$ Specified by a 2 -character symbol ( 26 kinds).
Parameter: A required parameter can be selected from those which have been defined in the control

PROGRAM ORDERING INFORMATION

| Program name | Ordering number | Software manuals included |
| :---: | :---: | :---: |
| MELPS 41 simulator | GB1SM0002 | MELPS 41 Simulator Manual |
| MELPS 41 Simulator Operating Manual |  |  |

MITSUBISHI MICROCOMPUTERS
MELPS 41 SOFTWARE

## SIMULATOR

Table 1 Simulator control commands

| Functionclassification |  | Control commands |  | Functions |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Action | Mnemonic |  |
|  | Simulator start-up | Specification of simulation-start conditions | ST | Designates the control-command input devices and the simulation-result output device, and sets them to start status. |
|  | Execution-program setting | Execution-program loading | LO | Loads the absolute object program (designates input-device file name). |
|  | Program saving | Execution-program saving | SV | Outputs intermediate results of the program content, register, port, F/F, Timer, and memory in punched tape. |
|  | Designation of simulation output device | Selection of command-input and simulationresult output devices | DV | Designates the command-input device and simulation-result output device by using the device symbol. |
|  | Simulator termination | Simulation-termination designation | FN | Terminates the program execution, and control is returned to the monitor. |
|  | Trace | Trace-region assignment started | HS | Sets starting and termination addresses to the trace region, traces, and executes while printing out the contents of the registers, ports, timer and memory as specified. |
|  |  | Trace-region assignment discontinued | TD | Discontinues trace-region assignment by table-number designation. |
|  |  | Printout of the trace table | PT | Prints out the trace table. |
|  | Halt | Halt-point assignment started | HS | Assigns halt points by page number, address and times of execution. |
|  |  | Halt-point assignment discontinued | HD | Discontinues halt-point assignment. |
|  |  | Printout of the halt-point table | PH | Prints out the halt-point table. |
|  | Data setting | Initialization of the program counter, registers, memory, file, etc. | MM | Sets the initial data to the program counter, registers, I/O ports. memory file, etc. |
|  |  | Reset of the program counter, registers. memory file, etc. | CL | Resets the program counter, registers, 1/O ports. memory file, etc. |
|  | Data printout | Printout of the data in the program counter, registers, ports, flip-flop devices, memory. timer, etc. | DM | Dumps the contents of the program counter, registers, I/O ports, memory, flip-flop device, timer, etc. |
|  | Port control | Input-port control | IN | Controls the input-port data read-in device and the input port by print-mode designation. |
|  |  | Export-port control | OT | Designates an output device for the data obtained from the output port. |
|  | Interruption | Interruption-generation assignment started | IT | Sets interruption conditions such as interruption type, interruption generation, head address, and generation cycle number. |
|  |  | Interruption-generation assignment discontinued. ID |  | Deletes the interruption-generation table. |
|  |  | Printout of the interruption-generation table | PI | Prints out the interruption-generation table. |
|  | Execution step time | Execution-timer setting and printout | TI | Sets the execution timer and prints out the number of execution steps. |
|  | Memory protection | Memory-protection-region assignment started | PS | Designates the kind of memory, starting and termination addresses of the protected region, and inhibits write-in steps. |
|  |  | Memory-protection-region assignment | PD | Discontinues the memory-protection assignment by the memory-protection table $n$ |
|  |  | Printout of the memory-protection region | PP | Dumps the contents of the memory-protection table. |
|  | Execution start | Program-execution start-up | RN | Starts simulation execution. Termination by executing the halt point and the execution-limit step number. |
|  |  | Program execution | GO | Starts simulation execution. Termination by halt-point execution. Trace-region assignment is invalid here. |
|  | Reverse assembly | Reverse assembly control | PA | Reverse-assembles the specified region and prints out the source list. |

command. A comma (, ) is used to divide one parameter from another.
The following are parameter-configuration examples: reserved word, address indication, numerical-value setting, numerical-value indication, and time setting.

## 1. Reserved word

This symbol is classified according to its function in the simulator, and specifies a predetermined character symbol, program counter (PC), memory, register, and port.

$$
/ / / M M \sqcup \text { REGS } A=9
$$

## 2. Address indication

Address indications for the internal memory, external memory and ROM are possible.
///DM EXTM, 0:1:E, 0:A:5 External memory address indication

Internal memory address indication
ROM address indication
3. Numerical value setting

A numerical value is set for each function parameter. $/ / / M M \cup F F L G, C Y=1$

## 4. Numerical value indication

Decimal or hexadecimal notation is used.
///MM」TIME, T1 = E
5. Time setting

The specified time is set.

## ///TI $\sqcup$ SET, 8:15:3

(Note : This parameter means $8 \mathrm{~ms}, 15,3 \mu \mathrm{sec}$.)

## MELPS 41 SOFTWARE

## TYPICAL APPLICATIONS

Once the command ST (this is used for specifying simu-lation-start conditions) and its parameter are typed in through the system-typewriter keyboard, successive commands may enter through punched cards or the systemtypewriter keyboard. It is also possible to designate command-input and result-printer devices by setting the DV-command parameter.

Simulation is started on the object file in the disk storage that was stored there, after assembling, by the MELPS 41 cross assembler. When the MELCOM 70 is used, the simulator program should be called by the command //EXEC $\llcorner$ SIM41 to start simulating operation. The following are examples of command assignment in the case of tracing and execution during system-application program simulation.

Assignment of the input and printer devices is entered by the ST command in the format $S T_{\sqcup} X, Y$, where $X$ represents the input device ( S for the system typewriter, and $C$ for the card reader; no designation equals the $S$ designation in effect), and $Y$ represents the output device on which the simulation result is printed out ( L for the line printer and $S$ for the system typewriter; no designation equals the $L$ designation in effect).

The stored object program (BDISK file) is loaded by the simulator with the LO command in the format $\mathrm{LO}_{\sqcup}$ file name. The CL command should be used for clearing the initial values and the MM command for setting initial values.

When the program counter, registers, I/O ports and memory file are to be cancelled, the command CL may be used. The MM command in the format of MM $\sqcup \mathbf{X X X X}, n n n n$
can be used for setting their values. Here XXXX represents the symbol or numerical figure by which the program counter, registers, I/O ports or memory files are designated, while nnnn represents a parameter to be assigned.

Designating the halt command HS PP: aa nnnn will make the machine halt at address aa of page PP after that instruction has been executed nnnn times.

Entry of the TS command
$T S_{\sqcup} P_{1} P_{1}: a_{1} a_{1}, p_{2} p_{2}: a_{22}, R, P, I . X_{1}: Y_{1}, X_{2}: Y_{2}\left(, E, Z_{1}:\right.$ $\left.X_{1}: Y_{1}, Z_{2}: X_{2}: Y_{2}\right)$
makes possible the assignment that a trace is to be carried out from address $a_{1} a_{1}$ of page $p_{1} p_{1}$ to address $a_{2} a_{2}$ of page $p_{2} p_{2}$. Here $R$ designates the output of the contents of the registers and $\mathrm{F} / \mathrm{F}$ print; P designates the ports and timer print; and $I$ and $E$ respectively designate print modes for the internal and external memories.

When the DM command is executed, the contents of each register, port, flip-flop device, memory, timer, and program counter are printed out.

Interruption can be carried out by the IT, ID and PI commands. The IT command designates the kind of interruption, the head address of interruption generation, and the number of generation cycles. ID discontinues the inter-ruption-generation assignment, and PI effects interruptiongeneration table prinouts.

The TI command can be used for execution timer setting and printouts. The PS, PD and PP commands are provided for memory protection. PS designates the memory-protec-tion-region assignment, PD discontinues the memory-protection-region assignment in accordance with the memory-protection table number, and PP prints out the contents of the memory-protection-region.

Table 2 Examples of the use of simulator control commands

| Typical exmaples of control command | Function of the conrol command and its parameters |
| :---: | :---: |
| ///STレS, L | To start simulation, the command-input and simulation-result printout devices are assigned. In this example, command input $S$ is assigned to the system typewriter, and printout $L$ to the line printer. |
| ///LOLD, BFILE | The file stored in the disk (BDISK) whose file name is BFILE is loaded. |
| ///CLᄂINTM, 0:0, $0:$ F | The designated internal memory is cleared from digit 0 to digit $F$ of the 0 file. |
| ///HSப5:F, 2 | This assigns a halt point; in this example it will halt after the second execution of the instruction in address F of page 5. $\qquad$ |
| ///TSப0:5, E:F, R, P | This command designates a trace from address 5 of page 0 to address $F$ of page $E$, and orders display of the contents of each register, flip-flop device, port and timer after completing tracing. |
| ///IT $\sqcup$ INTA, O:F, 5 | This effects the generation of interruption A starting at address F of page 0 and after every 5 steps after that. |
| ///PT INTA, O:F, 5 | This command prints out the trace table. Assignments made by TS commands can be verified by this command. |
| ///PH | This command prints out the halt-point table. Assignments made by HS commands can be verified by this command. |
| ///MM PORT, $\mathbf{Q}=\mathbf{A 5}$ | 'This sets A5 to port Q . |
| $\begin{gathered} / / / \text { MMLINTM, } 0: 0 \\ 0: 0 \quad 0=1 \\ 0: 1 \quad 0=. \end{gathered}$ | This command changes the value 0 in digit 0 of file 0 to 1. |
| ///DM | The contents of the program counter, registers. I/O ports, flip-flop devices, memory, and timer at the time this command is executed are printed out. |
| ///RN 50 | This starts the execution of simulation, which is stopped when the halt-point address is reached or when the number of execution steps reaches 50 . |

## MELPS 41 SOFTWARE

## SIMULATOR

Fig. 1 Example of simulation results


Execution is started by the RN and GO commands, and it is continued to the point specified by the HS parameter. In the case of RN the machine is stopped by executing the limit-step number and the IDLE instruction. In the case of GO, termination is effected after the execution of the IDLE instruction, and the trace-region assignment becomes invalid.
The assignment of the trace region is discontinued with the TD command, and the halt-point assignment with the HD command. The trace table is printed out with the PT command, and halt-point table with the command PH , whenever required

The IN and OT commands can be used for I/O-port control. The DV command is provided for designating devices for command input and sim-ulation-result printout.

Typical examples of the use of the MELPS 41 simulator control commands are listed in Table 2, and the results of $\mathfrak{a}$ simulation example are shown in Fig. 1.
(1) The operation start-up of the MELPS 41 simulator is designated. At this time, it is specified that the control command is to be input through the system typewriter and the results of simulation output on the line printer
The program is loaded from the file BFILE of the disk.
(3) Data is set from the 0:0 of the internal memory.

The value 0 of the memory $0: 0$ is set to 1 .
The value 0 of the memory $0: 1$ is set to 2 .
The assignment is ended without changing the value 0 of memory 0:2.
(4) Data is set from 2:100 of the external memory. The value 0 of the memory $2: 1: 0$ is set to $A$ (hexadecimal number)
The assignment is ended without changing the value 0 of memory 2:1.1.
(5) The address inside the program-counter page is set to 10 (decimal number)
(6) Tracing of the region from address 16 of page 0 to address 17 of page 0 is designated, and the contents of the region from 2:0:0 to 2:1:F of the external memory are printed out.
(7) When address 16 of page 0 is executed, the contents of the flip-flop device and register are printed out
$(8)$ With the halt point set to address 1 A of page 0 . termination after a single execution is specified.
(9) The contents of the registers and flip-flop device are printed. out.
(10) The trace-region table is printed out
(11) The halt-point table is printed out.
(12) The execution counter is initialized
(13) The program execution is started. Trace is carried out in accordance with the assignment given by steps (6) and (7). and is terminated at the halt point designated by step (8). Otherwise, termination is entered when 100 steps are executed.
(14) The contents of the external memory before transferring the contents of the internal memory to it are printed.
(15) This shows that the 16 -digit data from 0:0 to 0:F in the internal memory have been transferred to the region 2:0002:0:F of the external memory
(16) The contents of the internal memory before transferring the contents of the external memory to it are printed
(17) This shows that 16 -digit data from 2:1:0 to 2:1:F in the external memory have been transferred to the region 1:0-1:F.
(18) The number of steps executed and the execution time are printed.

MITSUBISHI MICROCOMPUTERS MELPS 41 SOFTWARE

## PAPER-TAPE GENERATION PROGRAM FOR PROM WRITERS

## DESCRIPTION

The MELPS 41 PROM writer paper-tape generation program is used to convert the absolute binary object programs generated by the MELPS 41 cross assembler into another format that can be used in a PROM writer. The program is output on paper tape in the new format. This program also allows converting paper tapes in hexadecimal form into binary objects.

With the MELPS 41 program, a binary object program can easily be converted to hexadecimal object format that can be programmed directly into an EPROM. It can produce paper tapes that meet the requirements for various types of EPROMs and PROM writers because of its functional versatility.

## FEATURES

- Outputs the binary object program in the disk storage to paper tapes in hexadecimal format
- Converts hexadecimal-form paper tapes into binary objects
- Comparison function
- Outputs PROM-writer format selectively
- Paper-tape output can be partitioned with a simple control command
- May be used in conjunction with the MELPS 41 cross assembler
- Execution computer: MELCOM 70 minicomputer (memory capacity, more than 16 K -words; monitor, BDOS)
- Programming language: FORTRAN IV (parts are written in assembly language)


## INPUT/OUTPUT MEDIA

- Input: Cartridge-disk units, paper tapes (ASCII code, even parity)
- Output: Paper tapes (ASCll code, even parity), car-tridge-disk units
- Control-command outputs: Through system-typewriter keyboard
- Message: System-typewriter printout


## APPLICATIONS

- For preparing programs for EPROMs (M5L2708K,S M5L 2716K, etc.) that are to be programmed by PROM writers supplied by Takeda Riken (T310) or Minato Electronics (Models 1830 and 1802).


## FUNCTIONS

This program is used for converting the absolute binary object programs that were generated by the MELPS 41 cross assembler in the disk area to a hexadecimal object format compatible with Minato Electronics Models 1830

and 1802 and Takeda Riken (T310). The paper-tape output is partitioned in accordance with EPROM capacity (number of bytes). The program also permits the processing of hexadecimal-format object paper tapes for input conversion and storage in the disk in a binary object format. Outputs on paper tapes are also available.

## PROGRAM PROCESSING

The program has routines for selectively converting binary objects processed with the MELPS 41 cross assembler into paper tapes for Takeda Riken's and Minato Electronics' PROM writers.

Object conversion can be carried out by designating the input and output modes. For example, select BD mode for input and TI mode for output (for Takeda Riken's PROM writer) or BD mode for input and MI mode for output (for Minato Electronicss' PROM writer) through the systemtypewriter keyboard. Then the object program is converted to paper tapes compatible with the selected PROM writer only by calling the object file (BDISK file) into which it is to be converted and then putting in the number of papertape outputs. By putting the paper tapes after conversion into the disk of file 1 when the original data are in file 2, their contents can be compared with each other. The filecomparison function allows easy checking of the validity of the converted paper tapes.

It is also possible to input hexadecimal-format paper tapes, to store them in the disk as a binary-object file, and to output them on paper tapes. In this case, the binaryobject paper tapes are composed of name, text and end segments. After completion of the conversion, control can be returned to the monitor by the EN command.

PROGRAM ORDERING INFORMATION

| Program name | Ordering number | Program and software manuals included |
| :--- | :---: | :---: |
| MELPS 41 <br> Paper-tape generation program for PROM writers | GB1SP0003 | MELPS 41 paper-tape generation program for PROM writer manual <br> MELPS 41 paper-tape generation program for PROM writer operating manual |

## MITSUBISHI MICROCOMPUTERS

## MELPS 41 SOFTWARE

## PAPER-TAPE GENERATION PROGRAM FOR PROM WRITERS

The object disk file consists of name and text segments. The data to be converted is contained in the text segment. Instruction codes stored after section 1 of the disk that correspond to the machine instructions are converted into hexadecimal codes and output to paper tapes.

## Example of Hexadecimal Tape Output

This program can generate paper tapes for Minato Electronics' and Takeda Riken's PROM writers. It can output 8 paper tapes in 1 K -byte units at maximum. Examples are shown in Figs. 1-3.

## Example of Object Conversion

This program can output 1 K -word units of paper tape up to a total of 8 K -words. Fig. 4 shows an example in which conversion is made from an absolute binary object (disk) to paper tape.

Fig. 4 Example of object conversion


## Error Processing

When an error is encountered during object conversion, an error message will be printed out in the following format:
$\mathbf{\$ \$ \$ \$ \$ \$ \$ E R R O R \sqcup X \times X \$ ~}$
where XXX indicates the error code.

Fig. 1 Example of hexadecimal paper-tape output


Note : $X, Y$ and $Z$ denote the numbers of the sprocket holes: X : 100 or more Y: 200 or more Z: 200 or more.

Fig. 2 Example of hexadecimal paper-tape format of Takeda Riken
-Bit 0~7 Data Format

-Bit 8~9 Data Format


Fig. 3 Example of hexadecimal paper-tape format of Minato Electronics
-Bit 0~7 Data Format

-Bit 8~9 Data Format


CROSS ASSEMBLER

## DESCRIPTION

The MELPS $8-48$ cross assembler has been prepared for aiding the development of application programs suitable for equipment using the M5L 8041-XXXP and M5L 8049XXXP single-chip 8-bit microcomputers.

This cross assembler allows conversion of source programs written in the MELPS 8-48 assembler language by using a host computer into objects in the MELPS 8 binary language.

The assembler language has machine and pseudo instructions. The full equipment of pseudo instructions and control commands ensures high programming and debugging efficiency. Coding can be carried out in a free format.

## FEATURES OF THE CROSS ASSEMBLER

- Flexibility in assembler-language changing
- Various input/output media available
- Object output: Punched tapes, magnetic tapes, magnetic disks


## FEATURES OF THE ASSEMBLER LANGUAGE

- 13 pseudo instructions
- Numerical formula used
- Character constants and strings used
- In addition to decimal notation as the standard format, octal and hexadecimal notations can be used
- Machine-instruction compatibility with Intel Corporation's cross assembler



## INPUT/OUTPUT MEDIA

- Source input:

Punched cards, punched tapes, magnetic tapes, magnetic disks

- Control-command input: Punched cards


## FUNCTIONS

This cross assembler converts source programs written in the MELPS 8-48 assembler language to machine-instruction codes, which are output as absolute objects.

The MELPS $8-48$ cross assembler functions in two phases: control-command analyzing phase and assembly phase (intermediate-language-generation and listing phases).

The assembly-control commands listed in Table 1 are available. They cover use for execution start-up, termination assignment, I/O assignment, file assignment, link control and relocation assignment.

This cross assembler permits the use of the machineinstruction codes applicable to Intel's Models 8041, 8048 and 8049 and of the 10 pseudo instructions listed in Table 3.

- Free-format coding
- Output of the symbol table inside the object
- Execution computer: MELCOM 70 minicomputer (Memory capacity, more than 24 K -words, monitor, BDOS)
- Implementation language: FORTRAN IV (parts are written in assembler language)


## CROSS ASSEMBLER

With various control commands and pseudo instructions, the MELPS $8-48$ cross assembler ensures easy program debugging.

Source programs can be input by means of punched cards, punched tapes, magnetic tapes, and magnetic disks. When the control commands are read in, parameters to control assembly processing are generated by designating the assembly-control command.

In the assembly-processing stage, the source program is read in, and the intermediate language is generated in phase 1. This intermediate language and the source program are stored in the disk, and the absolute object is then produced. That can be output on punched tape, magnetic tape, magnetic disk or other media as specified.

PROGRAM ORDERING INFORMATION

| Program name | Ordering No. | Program and software manuals included |
| :---: | :--- | :--- |
|  |  | Source program <br> MELPS 8-48 Assembler Language Manual GCM-SROO-01A <br> MELPS 8-48 cross assembler |
|  | GC1AS0200 |  |
|  |  | MELPS 8-48 Cross-Assembler Manual GCM-SROO-O2A <br> MELPS 8-48 Cross-Assembler Operating Manual GCM-SROO-03A |

MITSUBISHI MICROCOMPUTERS
MELPS 8-48 SOFTWARE

## CROSS ASSEMBLER

## CROSS-ASSEMBLER OBJECT LANGUAGE

The objects produced by this cross assembler basically consist of name, symbol and text sections. An end section is placed at the rear end of an object. Fig. 1 shows the object-module configuration. Each name section is placed at the head of each object module, and serves for recording information such as the name of the object module, ROM/ RAM information, and the number of symbols. The symbol sections are used to record information concerning the numeric symbols (labels) written in the source program. The text sections have data on the conversion of the source program to the instruction code. The end section specifies the termination of one object program.

## ASSEMBLY LANGUAGE

Machine instructions and pseudo instructions can be used in the MELPS 8-48 cross assembler.

## 1. Machine Instructions

A total of 96 basic machine instructions are available. They are converted to their corresponding machine codes and then assembled into an object program. A classification of these instructions is given in Table 2.

For the mnemonics, instruction codes and their functions, please refer to the data sheet provided for the singlechip 8-bit microcomputers M5L 8041-XXXP and M5L 8049-XXXP.

## 2. Pseudo Instructions

Although the pseudo instructions are written in the source program together with machine instructions, they control the cross-assembler execution during assembly processing. That is, they are not converted into instruction codes to be written in the ROM but are used to control the assembler.

These instructions include those used for assembly control, numeric-symbol and memory-content definition, area securing, and list control. Table 3 lists the pseudo instructions.

Fig. 1 Object-module configuration

Module 1
Module 2


Table 1 Control commands and their functions

| Command | Format | Function |
| :---: | :---: | :---: |
| Execution-start control | ///RUN | Starts execution of the cross assembler in accordance with the command designated. |
| Execution-end control | ///END | Terminates execution of the cross assembler. |
| Input/output assignment control | ///ASMB48, X, Y, Z | Designates the use of source-program list and assigns the source-program input device and object output for the internal numeric-symbol table. |
| File-assignment control | ///SDISK, XXXXX | Designates the source-program file name (max. 5 characters) |
|  | ///ODISK, YYYYY | Outputs the object after assembly, and designates the file name (max. 5 characters) |
|  | ///BDISK, ZZZZZ | Outputs the object after linkage, and designates the file name (max. 5 characters) |
| Link control | ///LINKG, W, Z, Y, $\mathbf{F}_{1}, \mathbf{F}_{2} \cdots$ | Assignment control for the object output at the time of linkage. |
| Relocation-assignment control | ///LKLOC, xxxxx, yyyyy | Assigns the ROM and RAM head addresses in the case of absolute-object generation. $x \times x \times x \cdots \cdots$ ROM-area head address (hexadecimal in max. 4 digits) <br> yyyyy..... RAM-area head address (hexadecimal in max. 4 digits) |

MITSUBISHI MICROCOMPUTERS

## 3. Language Format

The following free format should be used in coding programs in this cross assembler.

The single-line statement of the source program is composed of label, instruction, operand, comment, and identification fields. The format of the source statement is free, as shown in Fig. 2, allowing easy coding and punching without the fear of dislocated columns. The following characters can be used in statements.

- Alphanumeric A~Z
- Numerics $\qquad$ 0~9
- Special Characters ........... : ; = , $\mathrm{V}^{\text {@ }}$ \$ + * / ! \& () . \#\% < > ? (blank)

Table 2 A classification of machine instructions

| Function classification | Functions of the instruction |
| :---: | :---: |
| Data-transfer instruction | Direct data setting <br> Between registers <br> Between memories and registers |
| Adding logic operation | Addition, AND, OR, EXOR logic operations. <br> Accumulator increase and decrease, clear and rotation shift. decimal correction |
| Register increase and decrease | Register increment, register decrement data-memory increment |
| Flag control | Carry clear, carry correction, clear-flag 0, 1 and flag 0,1 correction |
| Subroutine control | Subroutine jump, return from subroutine return and status restore |
| Interruption control | External interruption possible <br> External interruption prohibited Register-bank and me:nory-bank selection Clock-output marble |
| Input/output control | Between port and accumulator <br> Port and immediate-data OR and AND <br> Between bus and accumulator <br> Bus and immediate-data OR and AND <br> Between expander port and accumulator <br> Expander-port and accumulator OR and AND |
| Jump instructions | Unconditional jump Indirect jump <br> Register decrement skip Jump by carry 0, 1 <br> Jump by accumulator 0 or non-zero <br> Jump by TO $=0$ or 1 <br> Jump by T1 $=0$ or 1 <br> Jump by FO $=1$ or $\mathrm{F} 1=1$ <br> Jump at the time of timer flag <br> Jump at the time of $\overline{\mathbb{N T}}=0$ <br> Jump by accumulator bit |
| Timer-counter control | Timer/counter read <br> Timer/counter load <br> Timer start, counter start <br> Timer/counter stop <br> Timer/counter interruption allowed <br> Timer/counter interruption prohibited |
| Others | No operations |

Fig. 2 Source-statement format


## 1. Label field

The value of the program counter at that time is set to the label. The number of characters used for a label is limited to a maximum of 6 . The character : is placed at the back of this field. However, a semicolon (;) cannot be used in the first column of the label field.

## 2. Instruction field

Mnemonic codes of the machine and pseudo instructions are written in this field.

## 3. Operand field

Arguments (formula, data, parameters, etc.) for the instructions are written in this field. The label, defined symbol, formula, or numerical value is contained within it.

## 4. Comment field

This field is used for writing notes for the statement and is not converted to an object. Placing a semicolon (;) in the first column makes the whole statement a comment. When a semicolon (;) is placed halfway through the statement, the section after the semicolon is regarded as a comment.

Table 3 Pseudo instructions

|  | Mnemonic | Instruction |
| :---: | :---: | :---: |
| Assembler-control instructions | NAM | Program-name declaration instruction |
|  | ORG | Program-counter setting instruction |
|  | ROM | ROM-region declation instruction |
|  | RAM | RAM-region declaration instruction |
|  | END | End-declaration instruction |
| Numeric-symbol and memory-content definition instructions | EQU | Numeric-symbol definition instruction |
|  | DB | Data-setting instruction |
|  | DW | Address-setting instruction |
| Region-securing instruction | DS | Region-securing instruction |
| List-control instruction | EJE | Page-feed declaration instruction |

Table 4 Expression formats for numeric values, character constants and formula

| Item |  | Expression |
| :---: | :---: | :---: |
| Numeric values | Binary | - |
|  | Octal | nQ |
|  | Decimal | n |
|  | Hexadecimal | nH |
| Character constants | A (1-byte) | " ${ }^{\text {" }}$ |
|  | AB (2-byte) | " $A B$ " |
|  | $A^{\prime}$ B (3-byte) | "A"B" |
| Formula | 4 Arithmetic-rule operations | -, *, / |
|  | Logic formula | - |
| Others | Program counter | \$ |

## MELPS 8-48 SOFTWARE

## CROSS ASSEMBLER

## 5. Identification field

The use of this field is optional. Many operators find it convenient to use it for the sequential identification card number.

## CODING FORMAT

Programs written in the MELPS 8-48 assembler language can be coded in free formats.

General formats for using the control commands and program coding for this cross assembler are described below, together with a citation of a few examples.

## 1. Control Commands

1. Control-command general format


XYZ : Assembly-control-command symbols
P1, P2, P3............. Assembly-control parameters

## 2. Example of assembly control


 $L_{1} /{ }_{1} \mathbf{A S M 4} \mathbf{B}_{1}, \mathbf{L}_{1}, \mathbf{C}_{1}, \mathbf{N}_{1}$

| $1 / 1 / \mathbf{S D}_{1}$ | $\mathbf{S} K_{1}, X_{1} \mathbf{X}, \mathbf{X}, \mathbf{X}$ | $\mathrm{X}_{1}$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
| +1ـ1 | $1 \ldots \ldots$ |  | +1/1+1/ |  |
| 1 1ـ1 | 1.1 | +ـ1 + | $1 ـ 11+1+11$ |  |
|  | 1 +1 | 11 | $\qquad$ | 11 |
| $/ 1 / 1$ RUN | 1 | 1 | 111111 | 1 |
| 111 | 111 |  |  |  |

The source program is input through the card reader, and an assembly list is output.

## 3. Example of link control



After assembly, files $F_{1}$ and $F_{2}$ of the relocatable objects stored in the disk are linked to generate an absolute object in File AF10.

## 2. MELPS 8/48 Assembler-Language Program

1. General format of program coding

LABEL: $\cdots \cdots \cdots$ A colon ( $:$ ) is always placed behind the label name.
MNEM $\cdot \ldots . . . .$. Instruction symbol (mnemonic)
OPE ............ Operand ( 1 or more blanks must always be included.)
;COMM $\cdots \cdots \cdots$ Comment (A semicolon (:) is always placed at the head)
SEQ. $\cdots \cdots \cdots \cdots$ Sequential No. (columns 73-80)


## 2. Example of program

| LABEL |  | Statement and comme |
| :---: | :---: | :---: |
| 1]2]3]45]6 | 8\|910|1112] |  |
|  |  |  |
| **** | R,O,G,R,A,M |  |
| ; * *DEC | MA, $L_{\text {, A, }}$ | D, I, $\mathbf{I}_{1}, \mathbf{O}, \mathbf{N}_{1}$ |
|  | NAM ${ }_{\text {E }} \times$ | AM, |
|  | ROM M - |  |
|  | E,Q, U, 1,0 |  |
| Y | E, $Q_{1} U_{1}$ 15,0 | 1 |
| C,NT | $E, Q, U_{1}$ 1,0 |  |
|  | O,RG ${ }_{1}$ 5,00 |  |
|  | MO, $\mathrm{V}_{1} \mathrm{RO}$ O, | , \# $\mathrm{X}_{1}$ |
|  | MO, $\mathrm{V}_{1} \mathrm{R}_{1} 1$, | , $\#_{\text {, }}^{1} \mathbf{Y}_{1}$ |
|  | MO, $\mathrm{V}_{1} \mathrm{R}_{2}$, | , \# CNT T |
|  | $C_{1} L_{1} \mathbf{R}_{1} C_{1}$ |  |
| $\mathbf{B}_{1} \mathbf{R}_{1}$ : | $M O, V_{1} A_{1}$, | a $_{1} \mathbf{O}_{1}$ |
|  | A,D, D, C A | , $@_{1} \mathbf{R}_{1} 1$ |
|  | $\mathrm{DA}_{\mathbf{A}_{1}} \mathbf{A}_{i}$ | -10- |
|  | MO, $\mathbf{V}_{1} \mathrm{O}_{1} \mathrm{RO}$ | $\mathrm{O}_{1}, \mathbf{A}_{1}$ |
|  | INC, R,O |  |
|  | IN, C R, 1 |  |
|  | D J J N Z $\mathrm{Z}_{\text {, }}$ R2 | $\mathbf{2}_{1}, \mathbf{B}_{1} \mathbf{R}_{\cdots}$ |
|  |  | $\mathbf{1}_{1}, \mathbf{A}_{1}$ |
| 11.1 | E, N, D..... | - |
|  |  |  |
|  |  |  |

(1) The lines having a semicolon (:) in the first column are regarded as comments.
(2) The program name is declared as "EXAM" by the NAM pseudo instruction.
(3) The following lines are regarded as a ROM region.
(4) The decimal numbers 10,50 , and 10 are assigned respectively to symbols $\mathrm{X}, \mathrm{Y}$, and CNT.
(5) The program start address is address 500 in hexadecimal notation.
(6) The values \#X, \#Y, and \#CNT are respectively put into registers RO, $R 1$, and $R 2$.
(7) The carry is cleared.
(8) The contents of label BR memory at RO (at the address to be jumped to: the colon (:) shows a label) are put into accumulator A .
(9) The contents of the carry and data memory at R1 are added to each other, and put into the accumulator.
(10) The accumulator contents are decimal-corrected.
(11) The accumulator contents (decimal-corrected results of the addition) are put into the memory data at RO.
(12) The contents of registers R0 and R1 are incremented.
(13) Register R2 is decremented and if the contents are not 0 (zero). branching to $B R$ follows. If 0 , execution proceeds to next step.
(14) The contents of the accumulator are output in port 1 .
(15) The end of program is declared.

## MELPS 8-48 SOFTWARE

## PAPER-TAPE GENERATION PROGRAM FOR PROM WRITERS

## DESCRIPTION

This program is used to convert absolute binary object formatted programs, which are produced by the MELPS $8-48$ cross assembler, into other language formats and then produce a paper tape that can be used as input for a PROM writer.

The functional configuration of this program offers automatic conversion of object programs from one format to another format as well as comparison processing. In addition, it provides extensions suitable to various applications.

## FEATURES

- It selectively produces partitioned, punched paper tapes with simple control commands.
- It converts MELPS 8 binary object programs stored on disks into various hexadecimal formats on paper tape.
- It converts various hexadecimal-format paper tapes into MELPS 8 hexadecimal format.
- Comparison-matching control functions for MELPS 8 hexadecimal format paper tape as well as other formats.
- Output of various block sizes as specified by the block size (i.e., paper-tape partition) parameter.
- Sorting capability to put files in address sequence.
- Execution computer: MELCOM 70 minicomputer (memory capacity: more than 24 K -words; program: about 5,000 steps).
- Implementation language: FORTRAN IV (parts are written in assembler language).


## INPUT/OUTPUT MEDIA

- Conversion of MELPS 8 binary to hexademimal paper tapes

Input: cartridge disk units
Output: paper tapes (even-parity ASCII code)

- Conversion of other hexadecimal paper tapes to MELPS 8 hexadecimal paper tapes

Input: paper tapes in other hexadecimal format (even-parity ASCII code)
Output: paper tapes in MELPS 8 hexadecimal format (even-parity ASCII code)

- Comparison of MELPS 8 hexadecimal with other hexadecimal paper-tape formats and self comparison Input: paper tapes (even-parity ASCII code) Output: printed on system typewriter
- Control-command input Through system-typewriter keyboard


## APPLICATIONS

- Programs are applicable to the M5L 2708 K and -S (1Kword by 8 -bit), M5L 2716 K ( 2 K -word by 8 -bit), and other similar ROMs when prepared by a PROM writer produced by Takeda Riken, Minato Electronics, Pro-log, and Data I/O.


## FUNCTION

This program converts absolute binary object programs (abbreviated MELPS 8 binary), created in the disk area by the MELPS 8-48 cross assembler, into hexadecimal object programs. These hexadecimal object programs can be used to program PROMs on PROM writers produced by Takeda Riken (T310), Minato Electronics (Type 1830), Pro-log Ltd. (Series 90), and Data I/O (abbreviated hereafter as Takeda, Minato, Pro-log, and Data I/O). This program also converts absolute binary object programs into the MELPS 8 hexadecimal format and creates paper tapes with blocks of suitable size. The program can also convert paper tapes of Takeda, Minato, Pro-log and Data 1/O into MELPS 8 hexadecimal format and compare the object paper tapes.


## PROGRAM ORDERING INFORMATION

| Program | Program code no. | Program and software manuais included |
| :--- | :---: | :--- |
| Paper-tape preparation program for <br> MELPS 8/48 PROM writers | GA1SP0110 | Paper-Tape Preparation Program for <br> MELPS 8/48 PROM Writers Manual |

## MELPS 8-48 SOFTWARE

PAPER-TAPE GENERATION PROGRAM FOR PROM WRITERS

## PAPER-TAPE PROCESSING

The program provides for both conversion and comparison of various object programs. Table 1 shows a summary of the conversion processing indicating various combinations of object programs and media that the program is capable
of processing. Table 2 shows a summary of the comparison processing indicating the various combinations of object programs and media that the program is capable of processing. Examples of all the object conversions listed in Table 1 are illustrated in Fig. 1.

Table 1 Object conversions

| Conversion processing for each company's <br> PROM writer | Hexadecimal paper tapes for PROM writers that <br> can be converted from MELPS 8 binary (on disk) | Hexadecimal paper tapes for PROM writer that can be <br> converted into MELPS 8 hexadecimal paper tape |
| :---: | :---: | :---: |
| 256 bytes | Data I/O, Pro-log. Takeda | Conversion from eight blocks of Data I/O, Pro-log <br> or Takeda to one 2048-byte block |
| 1024 bytes | Data I/O, Pro-log. Takeda. Minato, TDA-80 | Conversion from one block of Data 1/O, Pro-log. <br> Takeda or Minato to one 1024- or 2048-byte block |
| 2048 bytes | MELPS 8 hexadecimal (for mask ROM) |  |

Table 2 Comparison processing of object paper tapes

| Comparison Objects compared | MELPS 8 hexadecimal |  | Comparison object |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Object | Media | Object | Media |
| MELPS 8 hexadecimal self comparison | MELPS 8 absolute hexadecimal | Paper tape - 024-byte block 2048-byte block | MELPS 8 absolute hexadecimal | Paper tape <br> -1 024-byte block <br> -2048-byte block |
| Comparison of MELPS 8 hexadecimal with Minato hexadecimal | MELPS 8 absolute hexadecimal | Paper tape <br> - 1024-byte block <br> 2048-byte block | Hexadecimal for Minato | Paper tape <br> -1 024-byte block <br> - Two 2048-byte blocks |
| Comparison of MELPS 8 hexadecimal with Takeda hexadecimal | MELPS 8 absolute hexadecimal | Paper tape <br> - 1 024-byte block <br> -2048-byte block | Hexadecimal for Takeda | Paper tape <br> -Eight 256-byte blocks <br> - One 1024 -byte block <br> Two 1 024-byte blocks |
| Comparison of MELPS 8 hexadecimal with Pro-log hexadecimal | MELPS 8 absolute hexadecimal | Paper tape <br> -2048-byte block | Hexadecimal for Pro-log | Paper tape <br> - Eight 256 -byte blocks <br> -Two 1024 -byte blocks |
| Comparison of MELPS 8 hexadecimal with Data I/O hexadecimal | MELPS 8 <br> absolute hexadecimal | Paper tape <br> -2048-byte block | Hexadecimal for Data 1/O | Paper tape <br> - Eight 256 -byte blocks <br> -Two 1024 -byte blocks |

Fig. 1 Medium conversion

| CONVERSION FROM MELPS 8 BINARY (ON DISK) |  |  |
| :---: | :---: | :---: |
| -256-BYTE BLOCKS |  | -2048-BYTE BLOCKS |
| CONVERSION TO MELPS 8 HEXADECIMAL |  |  |
| -256-BYTE BLOCKS | - 1 024-BYTE BLOCKS |  |

## PL/ $1 \mu$ CROSS COMPILER

## DESCRIPTION

This cross compiler is supplied on magnetic tape to users of MELPS 8/85 CPUs. It is written in FORTRAN IV for execution of the MELCOM 7000 and can be easily run on other host computers with a FORTRAN IV compiler.

The $\mathrm{PL} / \mathrm{l} \mu$ language gives MELPS 8/85 microcomputer users the same advantages that users of mini and large computer systems have with the high level programming languages that are currently available. It has the same language structure as $\mathrm{PL} / \mathrm{I}$ and has been designed to take advantage of the system architecture of the microprocessor. System designers can use PL/I $\mu$ to quickly and easily implement new applications. In addition, programs written in PL/I $\mu$ are self-documenting; so they can be easily changed and maintained. $\mathrm{PL} / / \mu$ is recognized as one of the best suited languages for programming microcomputer applications because the user retains the control and efficiency of an assembly language.

## FEATURES

## Of the $\mathrm{PL} / \mathrm{I}_{\mu}$ Cross Compiler

- Conditional compile with preprocessor
- Inline assembly
- Source program editing at compile time
- Assignment of programs to ROM or RAM regions
- Generates a relocatable object program
- Linking function
- Easily understood error messages
- Flexibility in input/output media
- Execution computer: MELCOM 7000 (BPM/UTS monitor)
- Implementation computer:MELPS 8/85 microcomputer
- Implementation language: FORTRAN IV
$\mathrm{PL} / / \mu$ has a preprocessor that allows user to modify programs under development at compile time through the use of conditional compile, exchange, exclude and include functions. A program is divided into fixed and variable segments, and these segments are automatically assigned to the appropriate memory (RAM or ROM) during compiling. The link editor can link up to 20 object programs (files).


## Of the $\mathrm{PL} / \mathrm{I} \mu$ Language

- Bit operations
- Three-level structure
- One-dimensional arrays
- Allocation of variables to specified absolute addresses
- Multi-entry function
- Interrupt function

Fig. 1 PL/I $\mu$ cross compiler processing system


PROGRAM ORDERING INFORMATION

| Program name | Ordering number | Program and software manuals included |
| :---: | :---: | :--- |
|  |  | Source Program |
| MELPS 8/85 PL// $\mu$ cross compiler | GAITL0110 | MELPS 8/85 PL/l $\mu$ Compiler Summary Manual (B-version) |

## Manuals

| Manual name | Manual number |
| :--- | :---: |
| MELPS 8/85 PL/l $\mu$ Compiler Summary Manual (B-version) | GAM-SR00-07A |
| MELPS 8/85 PL/ $\mu$ Compiler Language Manual (B-version) | G AM-SR00-08A |
| MELPS 8/85 PL/1 $\mu$ Cross Compiler Operating Manual (B-version) | GAM-SR00-09A |
| MELPS 8/85 Assembly Language Manual (A-version) | GAM-SR00-34A |
| MELPS 8/85 Cross Assembler Operating Manual (A-version) |  |
| MELPS 8/85 Simulator Operating Manual (B-version) | GAM-SR00-02A |
| MELPS 8 Hardware Manual | GAM-SR00-35A |

## PL/ $1 \mu$ CROSS COMPILER

## FUNCTIONS

Users of PL/I $\mu$ will find it flexible and easy to use because of its many special features such as the preprocessor, the link editor and the memory manager.

The preprocessor has 10 statements that can be used at compile time to edit a PL/l $\mu$ source program. These can generate, exchange or delete program text, as well as modify definitions, references and macro instructions.

The link editor is able to link up to 20 object programs that have been generated by MELPS 8/85 software. The memory manager divides PL/l $\mu$ programs into fixed and variable segments and assigns the segments to the appropriate memory. A fixed segment is assigned to a non-write area (ROM) while a variable segment is assigned to a write area (RAM) during compiling; at the same time, the starting address of each segment is recorded for linking (see Fig. 2).

Fig. 2 Linking of two programs


## PL/I $\mu$ LANGUAGE

The $\mathrm{PL} / / \mu$ language is a subset of the popular PL/I language with the addition of special functions to take advantage of the microprocessor's architecture. The main features of the $\mathrm{PL} / I \mu$ language are as follows:

## Easy to Read and Write

The statements are written in free format and are independent of columns and lines. The statements are formatted in natural language. It is easy to express, read and understand the programs. Programs written in PL/I $\mu$ are selfdocumenting.

## Block-Structured Language

Programs written in PL/i $\mu$ consist of one or more blocks that are called procedures. A procedure (block) can be thought of as a subroutine. The block structure of PL/ $/ \mu$ simplifies modular programming. Each procedure can be conceptually simple and therefore easy to formulate and debug.

## BASIC LANGUAGE SPECIFICATIONS

## 1. Statements

The basic unit of the PL/I $\mu$ language is called a statement. A procedure (block) is composed of one or more statements, and a program is composed of one or more
procedures. The statements are categorized as follows:

| Statements - Procedure definition: | PROCEDURE |
| :---: | :--- |
| - Declaration: | statement <br> DECLARATIVE <br> - Condition: <br> - Non-condition:statement <br> IF statement <br> Assignment state- <br> ment, DO group, <br> and others |

The last character of a statement must be a semicolon (i). A statement may have a label (identifier) that is the name of the statement.
Example EXAMPLE:X=Y+Z;

## 2. Identifiers

$\mathrm{PL} / I \mu$ identifiers are used to name variables, procedures, macro instructions and statements. An identifier may be up to 31 characters in length, and the first character must be an @, ? or alphabetic ( $\mathrm{A} \sim \mathrm{Z}$ ) character. The remaining 30 characters may be alphanumeric ( $A \sim Z, 0 \sim 9$ ), @ or ?.

Reserved words may not be used as identifiers in the PL/I $\mu$ language.

## 3．Data Elements

The PL／I $\mu$ data elements represent constants or variables （ $1 \sim 16$ bits in length），arrays（ 1 dimension）and 3－level structure．Constants can be expressed in several different
ways in PL／I $\mu$ ．PL／I $\mu$ accepts constants in binary，octal， decimal and hexadecimal bases and character strings（ASCII or ISO code）．

## Example of a PL／I $\mu$ program

| ，＊ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  | IF VARIABLE FOREVE， |  |  |  |
|  |  |  |  |  |
|  | DO WHILE FOREVER； |  |  |  |
|  |  |  |  |  |
|  | ／＊READ INPUT PORT 10 AND SAVE IN VARIABLE I＊／ |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  | THE STATEMENTS OF DO－CASE TO EXECUTE |  |  |  |
|  | DO CASE 1 ； |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  | $\mathbf{I}=0 \quad * /$ |  |  | 111111 |
|  | DO； |  |  |  |
|  |  |  |  | $\begin{aligned} & 1111111 \\ & +1+1+1 \end{aligned}$ |
|  | ，／W ，，TE 8，AT OU， |  |  |  |
|  |  |  |  |  |
|  | OUTPUT $(5,)_{1}=0,8, H_{1}$ ， |  |  |  |
|  |  |  |  |  |
|  | HA，L， $\mathbf{T}_{1}$ ； |  |  | $\text { ; } 6$ |
|  |  |  |  |  |
|  |  |  |  |  |
|  | $\mathbf{I}=1, \quad * /$ |  | － |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  | $\begin{array}{llllllllll} 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \end{array}$ |
|  | 上， 1 ， | $\mathbf{I}=\mathbf{2}_{1}, * / 1$ | 山цـนـน |  |
|  | いい | OU，TP，U，$\left.{ }_{\text {（ }}\right)_{1}=40 \mathrm{H}$ |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  | END； |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

（1）．Comments are preceded by＇／＊＇and followed by＇＊／＇．
（2）．The initial value of a type declared variable＇FOREVER＇ is 1 ．
（3）．DO－WHILE group．
（4）．The device number of an input instruction is expressed using a number．
（5）．DO－CASE group．
（6）． 08 H used in the output instruction indicates a hexa－ decimal number of value $08_{16}$ ．

IWI I SUDISII MIGKUCUMFUTERS
MELPS 8/85 SOFTWARE

PL/ $1 \mu$ CROSS COMPILER

LANGUAGE SPECIFICATIONS

| Item | Specification |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Character set | 55-character set <br> Alphabetic: $\mathbf{A} \sim \mathbf{Z}$, Currency unit ( $\$$ ), Numeric: $\mathbf{0} \sim \mathbf{9}$ <br> Special: $=+-* /, \quad$ : ; 〈〉 $\%{ }^{\prime}($ |  |  |  |
| Comments | / * $/$ |  |  |  |
| Identifiers | 31 or less alphanumeric characters |  |  |  |
| Reserved words | ADDRESS <br> ALIGNED <br> AND <br> BASED <br> BINARY <br> B $Y$ <br> BYTE <br> CALL <br> CASE <br> DATA <br> DECLARE <br> DISABLE | D O <br> ELSE <br> ENABLE <br> END <br> ENTRY <br> EOF <br> EXTERNAL GENERATE GO GOTO HALT I F | INITIAL <br> I NTERNAL <br> I NTERRUPT <br> LABEL <br> LITERALLY <br> MAIN <br> MINUS <br> MOD <br> NOT <br> ON <br> OPTIONS <br> OR | PLUS <br> PROCEDURE <br> RELOCATE <br> RETURN <br> THEN <br> TO <br> UNALI GNED <br> WHILE <br> XOR |
| Constant types | Binary, octal, decimal, hexadecimal character string |  |  |  |
| Variable declaration option | BINARY(n) $1 \leqq n \leqq 15, ~ B I T(m) \quad 1 \leqq m \leqq 16$ <br> LABEL INITIAL BASED DATA BYTE ADDRESS EXTERNAL INTERNAL ALIGNED UNALIGNED |  |  |  |
| Operators | $\begin{aligned} & * / \text { MOD }+- \text { PLUS MINUS } \\ & \langle\langle=\langle \rangle\langle \rangle=\rangle \\ & \text { NOT AND OR XOR } \end{aligned}$ |  |  |  |
| Arrays | One-dimensional, $1 \sim 255$ elements |  |  |  |
| Structures | Three-level, array structure |  |  |  |
| Expressions | Arithmetical expression. Iogical expression, structured expression |  |  |  |
| Statements | Insert statement, CALL statement, DECLAREstatement, DISABLEstatement, DO group, ENABLEstatement, ENTRYstatement, GENERATE statement, GOT O statement, HALT statement, I F statement, NUL Lstatement, ONstatement, PROCEDURE statement, RELOCATE statement, RETURNstatement, |  |  |  |
| DO group | DO WHILE, repeat DO, DO CASE |  |  |  |
| Library functions | CARRY <br> DEC <br> HI GH <br> INPUT <br> LAST | LENGTH LOW MEMORY OUTPUT PARITY | ROL ROR SHL SHR SIGN | TIME ZERO |
| Preprocessor statements | \% insert statement, \%ACTIVATE statement, \%DEACTIVATE statement, \%E ND statement, \%E XCLUDE statement, \%GOT O statement, \%I F statement, \%I NCLUDE statement, \%MACRO statement, \%NUL L statement |  |  |  |

## DESCRIPTION

This cross assembler is used to convert source programs in assembly language to object programs in MELPS 8/85 format (8-bit binary format) on a host computer. The assembly language consists of mnemonic instructions (each mnemonic instruction corresponds to a machine language instruction), pseudo instructions and macro instructions. It is obvious that the assembly language makes programming and modification of programs easy. The pseudo instructions and control commands in this cross assembler give the user flexibility and improve programming efficiency.

## FEATURES

## Of the Cross Assembler

- Generates a relocatable object program
- Linking function
- Multi-assembly
- Conditional assembly
- Flexibility in input/output media
- Output of symbolic table of the object program
- Execution computer: MELCOM 70 (memory capacity more than 24 K words, monitor BDOS)
- Implementation language: FORTRAN IV (parts are written in assembly language)


## Of the Assembly Language

- 13 pseudo instructions
- Algebraic expressions
- Character constants and strings
- Octal, decimal and hexadecimal numbers
- The mnemonic codes of the machine instructions are the same as Intel's


## INPUT/OUTPUT MEDIA

- Source input: Punched card, paper tape, magnetic tape and magnetic disk
- Object input: Magnetic disk
- Control command input: Punched card
- Object output:

Paper tape, magnetic tape and magnetic disk

## CROSS ASSEMBLER PROCESSING SYSTEM



PROGRAM ORDERING INFORMATION


## Manuals

| Manual name |  |
| :--- | :---: |
| MELPS 8/85 Assembly Language Manual (A-version) | Manual number |
| MELPS 8/85 Cross Assembler Operating Manual (A-version) | GRM-SR00-34A |
| MELPS 8/85 Simulator Operating Manual (B-version) | GAM-SR00-02A |
| MELPS 8 Hardware Manual | GAM-HR00-35A |

## MELPS 8/85 SOFTWARE

## CROSS ASSEMBLER

## CROSS ASSEMBLER FUNCTIONS

The control commands and pseudo instructions in this cross assembler give the user flexibility and improve the efficiency of programming. The cross assembler allows linking, multi-assembly and conditional assembly.

The control commands are shown in Table 1, and the features and their limitations are shown in Table 2.

Table 1. List of control commands

| Classification |  | Control command name | Mnemonic |
| :---: | :---: | :---: | :---: |
| Assembler control |  | Execution start | RUN |
|  |  | End | END |
|  | Assembly control command | Input/output assignment | A SMB8 |
|  |  | Block assignment | BLOCK |
|  |  | File assignment | SDISK |
|  |  |  | ODISK |
|  | Link control command |  | BDISK |
|  |  | Link assignment | LINKG |
|  |  | Link location assignment | LKLOC |

Table 2 Cross assembler features and their limitations

| Features | Limitations |
| :--- | :--- |
| Relocatable object programs | Maximum 20 programs on the disk |
| Link editor |  |
| Program segmented to non-write <br> area (ROM) and write area (RAM) |  |
| Multi-assembly | Maximum 9999 programs |
| Conditional assembly | Maximum 20 blocks |
| Flexibility in 1/O media selection | Card, disk, paper tape, magnetic tape |

## 1. Multi-Assembly

Many programs can be batch-assembled in one run.

SOURCE PROGRAMS CONTROL COMMANDS


## 2. Conditional Assembly

Only the designated blocks of a source program are assembled.

3. Linking of ROM/RAM Regions

ROM and RAM regions are linked separately.


CROSS-ASSEMBLER OBJECT PROGRAM
The cross-assembler object program is composed of many object modules, and each module is composed of a name, a symbolic part and a text part. A final part ends each object program.

The symbolic part contains the symbolic name corresponding to symbols. It is possible to program using symbolic names because each module contains a symbolic part.

The object is composed of an 8-bit binary code, and one byte of the instruction code is expressed with one character (8 bits).
Fig. 1 Structure of object modules within an object program


## ASSEMBLY LANGUAGE FUNCTIONS

The assembly language consists of mnemonic instructions (each corresponding to a machine language instruction), pseudo instructions and macro instructions.

Pseudo instructions are executed by the cross assembler when a source program is being assembled, and they modify the object program. Macro instructions are converted to small segments of machine instructions that are then inserted in the object program. These inserted segments execute the functions of the macro instruction.

Algebraic expressions, alphanumeric constants, character strings, actal numbers, decimal numbers, hexadecimal numbers and symbols may be used as an operand in instructions.

## 1. Machine Instructions

There are 78 basic machine instructions. These are converted to their corresponding machine language instructions and then inserted in the object program.

A summary of the machine instructions is given in Table 3.

Table 3 Summary of machine instructions

| Classification | Instruction functions |
| :--- | :--- |
| Data transfer instructions | Direct data set <br> Between registers <br> Between memory and registers |
| Addition, subtraction, logical <br> operations and compare <br> instructions | Addition, subtraction, comparing and logical oper- <br> ations using the accumulator together with reg- <br> isters, memory or carry flag |
| Increment and decrement | Registers, register pairs and memory incremented <br> instructions |
| or decremented |  |$|$| Accumulator adjust instructions and shift instructions | Circulate or shift the accumulator's contents |
| :--- | :--- | :--- |
| Carry instructions | Complement, set decimal adjust |
| Jump instructions | Unconditional jump <br> Conditional jump |
| Subroutine call instructions | Unconditional subroutine call <br> Conditional subroutine call |
| Return instructions | Unconditional return <br> Conditional return |
| Input/output control instructions | Input and output control |
| Interrupt control instructions | Enable interrupts <br> Disable interrupts |
| Stack operation instructions | Saves the contents of registers <br> Restores the contents of registers |
| CPU halt <br> No operation |  |

## 2. Pseudo Instructions

Pseudo instructions control the execution of the cross assembler while source programs are being assembled. They are not assembled as instructions in the object programs. As shown in Table 4, there are 13 pseudo instructions.

Table 4 List of pseudo instructions

| Classification | Mnemonic <br> symbol | Name |
| :--- | :--- | :--- |
| Assembler control | N AM | Program name declaration |
| instructions | OR G | Program counter setting |
|  | R OM | ROM region declaration |
|  | R AM | RAM region declaration |
|  | B L K | Block declaration |
|  | END | End declaration |
| Link $:$ ymbol assignment <br> instructions | E N T | Entry name declaration |
|  | EXT | External reference symbol declaration |
| Memory contents | E Q.U | Value symbol setting |
| definition instructions | DEF* | Data setting |
|  | D AD R* | Address setting |
| Storage allocation instructions | B S S ** | Storage allocation |
| List control instructions | E J E | Page eject declaration |

*'DEF and DADR pseudo instructions set the data or the address in the memory location where the instruction is. See Fig. 2.
**'BSS pseudo instruction sets the program counter to the value of the operand.

Fig. 2 Example of DEF and DADR pseudo instructions


## 3. Macro Instructions

Macro instructions are converted to object program segments in machine language that executes the macro instruction functions. The following two macro instructions are included in this cross assembler.

Table 5 Macro instructions.


MITSUBISHI MICROCOMPUTERS

## MELPS 8/85 SOFTWARE

## CROSS ASSEMBLER

## CODING EXAMPLES

Examples of coding using control commands and the assembler language of the cross assembler follow.

## 1. Control Commands

1. Control commands are in the following general form:



2. Two source programs are read in from the card reader, and the assembly lists are printed.

3. Four object programs (files) F11, F12, F13 and F14 on the disk are linked together, and a relocatable object program is generated and filed in RF11 on the disk.


## 2. Assembly Language

1. A statement is of the following general form:


where $\quad$ indicates a blank, and [ ] defines a field that is optional.
2. This example evaluates the data in address INDATA against the table at address TA01. It then jumps to the appropriate processing program according to the evaluation. The first address of the corresponding processing program is located at address SENS.

|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | OF, CODIIN,G **** |  |  |
| *, **** | EX,AMP,LE |  |  | $\cdots$ |
|  | い111 | PR, OM |  |  |
|  | N,AM |  |  | - |
|  | $\mathrm{E}_{\mathbf{X}} \mathbf{X}$, ${ }^{\text {I }}$ | T, A, B, 1, $, \mathbf{T}, \mathbf{A}, \mathbf{B}, \mathbf{2}, \mathbf{T}, \mathbf{A}, \mathbf{B}, \mathbf{3}, \ldots$ |  |  |
|  | $\mathrm{E}_{1} \mathbf{X}, \mathrm{~T}$ |  |  |  |
|  | E,N, ${ }_{\text {I }}$ | MA, $\mathbf{N}_{1} \cdots$ |  |  |
|  | R,OM | * |  |  |
| MA, ${ }^{\text {N }}$ | EQU $\mathbf{U}^{\text {a }}$ |  |  | $\cdots$ |
|  | $L_{\text {L }} \mathbf{X}, \mathrm{I}_{1}$ | H, , , A, O, $\mathbf{1}$ |  | --\% |
|  | $\frac{L_{1} \boldsymbol{C}_{1}}{M V_{1}}$ |  |  |  |
|  | $\frac{\mathbf{M} \mathbf{V}_{1} \mathbf{I}_{1}}{\mathbf{M} \mathbf{V}_{1}}$ | B, 6 B |  |  |
|  |  | I, ND, A, TA |  |  |
| L,O,O, P 1 | $L_{L, D, A}$ CM, | M |  |  |
|  | J $\mathrm{Z}_{1}$ |  |  |  |
|  |  | $L_{1} \mathrm{H}_{\mathbf{O}, 0,}$ |  |  |
|  | IN, $\mathrm{R}_{1} \ldots$ | C |  |  |
|  | DCR, | B |  |  |
|  | JN, ${ }_{\text {I }}$ | *-7 |  |  |
|  | JMP | 1,0,00 ER, ${ }^{\text {, }}$, S,HORI |  |  |
|  | JMP |  | !u1111 |  |
| LOOP 2 | M V ${ }_{\text {I }}$ | $\mathrm{H}, \mathrm{O}$ | :111111 |  |
|  | MOV ${ }_{\text {, }}$ |  |  |  |
|  | $\mathbf{L} \mathbf{X}, \mathbf{I}$ | $\begin{aligned} & L_{,}, C_{1} \\ & B_{1}, S_{1}, \mathbf{E}_{1}, \mathbf{S}_{1} \end{aligned}$ |  | $1$ |
|  | $\mathrm{D}_{\mathbf{A}, \mathrm{D}_{1} \ldots \mathrm{~B}}$ | $\begin{aligned} & B_{1}, \text { SENS } \\ & \hline H \end{aligned}$ |  |  |
|  | D,A, ${ }_{\text {, }}$ B | $\mathrm{H}_{1}$ | 1, ب1, |  |
|  | PC,H L |  |  |  |
|  | R,AM $\cdots$ |  |  | 11111111111 |
|  |  |  |  | $\frac{1}{y}$ |
| IN,D.A, TA | $\mathrm{D}_{1} \mathrm{E}_{\mathbf{F}}$ |  |  |  |
|  | $R, O_{1}$ | $\frac{4,5 \#, \cdots}{1,1,1,1}$ | $\begin{aligned} & 1111111111 \\ & 111111111 \end{aligned}$ |  |
|  |  |  |  | $\frac{11}{11}$ |
| T, A, 0, $\mathbf{1}_{1}$ | $\mathrm{D}_{1} \mathrm{E}_{1} \mathrm{~F}_{1}$ | TMELPSS: |  |  |
| SE,N, | $\begin{aligned} & \mathbf{D}_{1}, \mathbf{D}, \mathbf{R}_{1} \\ & \text { D, }, \mathbf{D}, \mathbf{D}_{1} \end{aligned}$ | T, A, B1 1$\text { T, AB } \mathbf{2}^{2}$ |  | - |
|  |  |  |  | $\square$ |
|  | $\begin{aligned} & \mathrm{D}, \mathrm{~A}, \mathrm{R}_{1} \\ & \hline \mathbf{D A , D R _ { 1 }} \end{aligned}$ | T, AB, 3, , T, AB B 4 |  |  |
|  | DADR ${ }_{\text {L }}$ | T, A, B $5,9, T \mathbf{A} \cdot \mathbf{B}, 6$ |  |  |
|  | END |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

(1) An asterisk in the first column indicates that the entire statement is a comment.
(2) The program name is declared as 'PROM'.
(3) The external programs referenced by this program are declared.
(4) The external programs that reference this program are declared.
(5) The program segment from here to the next RAM pseudo instruction is regarded as a ROM region.
(6) The symbol MAIN refers to the value in the program location counter at this source program statement.
(7) Locations can be referred to by symbols.
(8) Octal numbers can be used.
(9) Expressions can be used in the operand field.
(10) The statement following a blank after an operand field is a comment.
(11) Declares the start of a RAM region.
(13) Hexadecimal numbers can be used.
(13) Character constants in ASCII code can be used.
(14) The address of symbol TAB 1 is set to the location of address SENS and SENS+1.

# MELPS 8/85 SOFTWARE 

SIMULATOR

## DESCRIPTION

A pseudo CPU and a pseudo memory are modeled in the host computer by the simulator, and programs in the pseudo memory are executed by the pseudo CPU to debug and test programs.

The simulator contains a powerful set of 26 control commands for efficient program debugging.

## FEATURES

- Set of 26 powerful control commands
- Batch and conversational processing
- Symbolic addressing
- Execution time calculations
- Intermediate results saved in specified format
- Binary, octal, decimal and hexadecimal numbers are selectable
- Assignment of program segments to ROM or RAM region
- Memory protection
- Interrupt function
- Flexibility in input/output media
- Continuous processing of input/output data
- Execution minicomputer: MELCOM 70 (memory capacity more than 24 K words, monitor BDOS)
- Programming language: FORTRAN IV (parts are written in assembly language)


## FUNCTIONS

The trace command function assigns a specific trace region so that it traces only the specified program steps. Execution of the simulation can be halted by a breakpoint that can be assigned to any location. Program debugging efficiency can be expected to increase by the use of these functions.

Memory protect and ROM regions are simulated. This means the simulator will not allow writing in a ROM region and will not allow either reading or writing in a memory protect region. Therefore, the program under simulation is completely simulated, including the state of the memory in the object computer system.

## Input/output media

- Object program input:
- Control command input:
- Simulation intermediate results output:
- Simulation result output:
- Input/output data:

Paper tape, magnetic tape and magnetic disk
Punched card and keyboard Magnetic tape and magnetic disk List
Punched card, keyboard, paper tape and magnetic tape

## SIMULATOR PROCESSING SYSTEM <br> SIMULATOR PROCESSING SVSTEM



## PROGRAM ORDERING INFORMATION

| Program name | Ordering number | Program and software manuals included |
| :---: | :---: | :--- |
| MELPS 8/85 simulator (B-version) | GA1 SM0110 | Source Program <br> MELPS 8/85 Simulator Operating Manual (B-version) <br> MELPS 8/85 Cross Assembler \& Simulator Operating Manual (on MELCOM 70)GAM -SR00 -04A |

## Manuals

|  | Manual name |
| :--- | :---: |
| MELPS 8/85 Assembly Language Manual (A-version) | Manual number |
| MELPS 8/85 Cross-Assembler Operating Manual (A-version) | GAM-SR00-34A |
| MELPS 8/85 Simulator Operating Manual (B-version) | GAM-SR00-02A |
| MELPS 8 Hardware Manual | GAM-SR00-35A |

## SIMULATOR

## METHOD OF CODING CONTROL COMMANDS

The input formats for control commands are shown in Fig. 1.
Fig. 1 Input formats for control commands

| Column no. | 1 72 |  |  |  |  |  | 73 | 80 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Contents | Blank | Command | Blank | Parameter list | Blank | Comment |  | Sequence number |
| No. of columns | 1 or more columns | The number of characters in the command | 1 or more columns | The number of characters in the parameter list | 1 or more columns | Free |  | 8 columns |
| Remarks |  |  | The command, parameter list and comment must be less than 73 columns. |  |  |  |  | quired if the command is from the system typewriter |

## CONTROL COMMANDS

The simulator includes 26 control commands as shown in Table 1.

Table 1 List of control commands and their functions

| Item <br> Functions |  | Control commands |  | Comments |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Action | Mnemonic command |  |
|  | Start | Start simulation <br> Reinitialize | $\frac{\text { START }}{\text { REINIT }}$ | Starts simulation and designates the input unit for control commands. <br> Sets the state to the same state it was after the START command execution was completed. |
|  | End | End simulation | END | Returns to the monitor when executed during simulation. |
|  | Program loading or saving intermediate results | Load object program <br> Save intermediate results | $\begin{aligned} & \text { LOAD } \\ & \text { SAVE } \end{aligned}$ | The absolute object program or the saved intermediate partially executed program is loaded. <br> All information such as executed commands. contents of registers and flags, and so forth, are saved in external memory. |
|  | Changing control command input unit | Changes to card reader <br> Changes to system typewriter | BATCH <br> TYPE | The command input unit is changed to the card reader. <br> The command input unit is changed to the system typewriter. |
| Executive control commands | Start | Starts execution of the object program <br> Starts execution of the object program | GO <br> RUN | The stop point can be designated by either an address or the number of instructions to be executed. <br> Continues execution until a HLT instruction is encountered. |
|  | Stop | Assigns a breakpoint <br> Releases an assigned breakpoint \| <br> Steps | BREAK <br> NOBREAK <br> STEP | A breakpoint is assigned by an address or a range. <br> A breakpoint assigned is released. <br> Breakpoints are assigned after every specified number of machine instructions. |
|  | Assigning memory regions | Assigns a ROM region <br> Releases an assigned ROM region <br> Assigns a memory protection region <br> Releases an assigned memory protect region | ROM NOROM PROT NOPROT | It is declared that region assigned with this command is the ROM region. <br> The assigned ROM region is released. <br> A memory protect (unaccessible) region is assigned. <br> An assigned memory protect region is released. |
|  | Trace | Assigns a trace region <br> Releases an assigned trace region | TRACE <br> NOTRACE | Printing out the contents of registers, the program counter and flip-flops along with the executed instruction codes while executing the instructions in a trace region. <br> The assigned trace region is released. |
|  |  | Set data | SET | Registers, stack pointers, program counter, flag flip-flops, I/O ports and the contents of memory are set. |
|  |  | Interrupt | I NTER | If interrupt is enabled, within 3-byte instruction associated with this command is executed. |
|  | Counts the | e number of cycles | TIME | Counts the total number of cycles of the machine instructions executed before this command is encountered. |
|  | Printing out | Assigns a base <br> Prints out | BASE <br> DISPLAY | A base'for printing is assigned. <br> The contents of registers, stack pointers, program counter, flag flip-flops, I/O ports, and memory are printed according to the assigned base. |
|  | Conversion of values |  | CONV | The current program counter or the assigned value is printed out in binary, octal, decimal or hexadecimal. |
| $\begin{array}{\|rc\|} \hline & 0 \\ \hline & 0 \\ \\ \hline \end{array}$ | Input/output simulation. | Input simulated Output simulated | $\frac{I P}{O P}$ | Defines án input string for a machine instruction $\mathbb{N}$. <br> Defines an output string for a machine instruction OUT. |

Note 1 : The underlined part of the mnemonic command can be used as a short mnemonic.
2 : The control command START' is the first command, and its input unit must be the card reader.

MITSUBISHI MICROCOMPUTERS
MELPS 8/85 SOFTWARE

## EXAMPLE OF SIMULATION

The program shown in Fig. 2 is simulated using the control command in the sequence shown in Table 4. The program in Fig. 2 is named 'CON102'. It converts a decimal integer $(0 \sim 65,535)$ to a binary number.

The decimal number to be converted is stored in addresses DED1~DED5 in ASCII code, and the converted result is stored in addresses BID and BID+1 (see Table 2). Further, if characters other than $0 \sim 9$ are found in addresses DED1~DED5, the A register is set to ' 1 ' as an error flag; and if the converted result is more than 65,535 , the carry flip-flop is set to ' 1 ' as an error flag.

The simulation is executed in three segments as follows:

1. The test values are set in memory addresses DED1~ DED5.
2. The program is executed.
3. The simulator confirms that the contents of addresses BID and BID+1 are the correct value for the conversion of data in addresses DED1 (address 9113)~DED5 (address 9117). At the same time, it confirms that the contents of register $A$ and the carry flip-flop are correct.

The objective program listing is shown in Fig. 2, and explanations of the simulation control commands using this example are shown in Table 4.

Table 2 Memory location and contents

| Address | Contents | Explanation of contents |
| :---: | :---: | :---: |
| DED1 | a | The 5 -digit decimal integer is $\mathrm{a} \times 10^{4}+\mathrm{b} \times 10^{3}+\mathrm{c}$ $\times 10^{2}+d \times 10+e$ and $a, b, c, d$ and $e$ are set in ASCII code. |
| DED2 | b |  |
| DED3 | c |  |
| DED4 | d |  |
| DED5 | e |  |
| BID | Converted results | Low-order 8 bits are stored in BID and thigh-order 8 bits in BID+1. |
| $B I D+1$ |  |  |

Table 3 Error flags for conversion

| Number to <br> be converted | Item |  | Error and no error display |  | Converted result |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | Carry flip-flop |  |  | Correct

Fig. 2 Assembly listing of the objective program "CON102"

| 0001 * |  |  | * |  |  | 0033 | 2365 | 3 A9A23 | C0003 | LDA | DED 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0002 * |  | CON102 | * |  |  | 0034 | 2368 | D6 30 |  | SUI | 48 |
| 0003 * |  |  | * |  |  | 0035 | 236 A | 11 E 803 |  | LXI | D, 1000 |
| 0004 | 2328 |  |  | ORG | 9000 | 0036 | 236 D | CA7523 | C0103 | JZ | COOO 4 |
| 0005 | 2328 | 219923 | CON 102 | LXI | $\mathrm{H}^{\prime}, \mathrm{DED} 1$ | 0037 | 2370 | 19 |  | DAD | D |
| 0006 | 232 B | 0605 |  | MVI | B, 5 | 0038 | 2371 | 3 D |  | DCR | A |
| 0007 | 232 D | 7 E | CO100 | MOV | A, M | 0039 | 2372 | C36D23 |  | JMP | CO103 |
| 0008 | 232 E | FE3B |  | CPI | 48 | 0040 | 2375 | 3A9923 | COOO4 | LDA | DED 1 |
| 0009 | 2330 | DA9423 |  | JC | ER | 0041 | 2378 | FE37 |  | CPI | 37 \# |
| 0010 | 2333 | FE3B |  | CPI | 59 | 0042 | 237 A | D29023 |  | JNC | OV |
| 0011 | 2335 | D29423 |  | JNC | ER | 0043 | 237 D | D 630 |  | SUI | 48 |
| 0012 | 2338 | 23 |  | INX | H | 0044 | 237 F | 111027 |  | LXI | D, 10000 |
| 0013 | 2339 | 05 |  | DCR | B | 0045 | 2382 | CABA2 3 | CO104 | JZ | COOO5 |
| 0014 | 233 A | C22C23 | D 23 | JN2 | C0100 | 0046 | 2385 | 19 |  | DAD | D |
| 0015 | 233 D | 3A9D23 | COOOO | LDA | DED 5 | 0047 | 2386 | 3 D |  | DCR | A |
| 0016 | 2340 | D630 |  | SUI | 48 | 0048 | 2387 | C38223 |  | JMP | C0104 |
| 0017 | 2342 | 2600 |  | MVI | H, O | 0049 | 238 A | $229 E 23$ | COOO5 | SHLD | BID |
| 0018 | 2344 | 6 F |  | MOV | L, A | 0050 | 238 D | C39723 |  | JMP | COOO6 |
| 0019 | 2345 | 3 A9C23 | COOO1 | LDA | DED 4 | 0051 | 2390 | 37 | OV | STC |  |
| 0020 | 2348 | D630 |  | SUI | 48 | 0052 | 2391 | C39723 |  | JMP | COOO6 |
| 0021 | 234 A | 110A00 |  | LXI | D, 10 | 0053 | 2394 | 3E01 | ER | MVI | A, 11 |
| 0022 | 234 D | CA5523 | CO101 | $J$ J | COOO2 | 0054 | 2396 | A 7 |  | ANA | A |
| 0023 | 2350 | 19 |  | DAD | D | 0055 | 2397 | 00 | COOO6 | NOP |  |
| 0024 | 2351 | 3 D |  | DCR | A | 0056 | 2398 | 76 |  | HLT |  |
| 0025 | 2352 | C34D23 |  | JMP | C0101 | 0057 | 2399 | 00 | DED 1 | DEF | 0 |
| 0026 | 2355 | 3 A 9 B 23 | COOO2 | LDA | DED3 | 0058 | 239 A | 00 | DED 2 | DEF | 0 |
| 0027 | 2358 | D630 |  | SUI | 48 | 0059 | 239 B | 00 | DED3 | DEF | 0 |
| 0028 | 235 A | 116400 |  | LXI | D, 100 | 0060 | 239 C | 00 | DED4 | DEF | 0 |
| 0029 | 235 D | CA6523 | CO102 | JZ | COOO3 | 0061 | 239 D | 00 | DED5 | DEF | 0 |
| 0030 | 2360 | 19 |  | DAD | D | 0062 | 239 E | 0000 | BID | DADR |  |
| 0031 | 2361 | 3 D |  | DCR | A | 0063 | 2328 |  |  | END |  |
| 0032 | 2362 | C35D23 |  | JMP | C0102 |  |  |  |  |  |  |

MITSUBISHI MICROCOMPUTERS
MELPS 8/85 SOFTWARE

SIMULATOR

Table 4 Example of the use of simulation control commands

| START M $70, C A R D$ | MELCOM 70 is used as the host computer, and the input unit for the control commands is selected to be the card reader. |
| :---: | :---: |
| LOAD START, 5 | The object program is input from the paper-tape reader (device number 5). |
| SET CPU SP=10000 PC=9000 | The stack pointer is set to the value 10.000, and the program counter is set to the value 9,000 |
| SET MEMORY,DED1=31\# <br> SE M, DED2: DED5=32\#, 33\#, 35\#, 37\# | Data is set in memory. 31\# is stored in location DED1, 32\# in DED2, 33\# in DED2 $+1,35 \#$ in DED2 + 2, and 37\# in DED5. |
| BREAK COOO2, COOO3, COOO4, COOO5 | Breakpoints are assigned. |
| DISPLAY CPU, SP, PC | Displays the contents of the stack pointer (SP) and the program counter (PC) for confirmation. |
| D M, DED1: DED5 | Confirms whether or not the correct value is set in memory. Here, D is the abbreviated command for DISPLAY and M for MEMORY. |
| GO * | The program is executed until the machine instruction HLT is encountered, printing out the contents of the PC and SP registers and flip-flops at each breakpoint that was assigned by BREAK above. |
| D M, 9119:9120 (@) | Confirms whether the conversion is correct or not, displaying the result of the conversion in binary form. It can also be confirmed by finding the change of the contents of registers $H$ and $L$ in the list that is printed out during execution. |
| T I ME | The number of cycles executed is counted. |
| NOBR COOO2, COOO3, COOO4, COOO5 | The breakpoints assigned with BREAK are released. |
| $\begin{aligned} & S \quad M, D E D 1=36 \# \\ & S \quad M, D E D 2: D E D 5=35 \# \\ & S \quad M, D E D 4=43 \# \end{aligned}$ | 36\# is set in address DED1, 35\# in addresses DED2 ~ DED5 and 43\# in address DED4. |
| S CP, PC $=9000$ | 9.000 is set in the program counter. |
| GO | Executes until a HLT instruction is encountered. |
| D M, 9113:9120 | The data and the result are printed in the hexadecimal because the BASE command is not used. In this case, including a character other than $0 \sim 9$ confirms whether or not a " 1 " is set in the A register after execution. |
| SAVE 2, SAV1 | Intermediate results are saved in file SAV1 of the disk. |


| START M70, C | MELCOM 70 is used as the host computer, and the input unit for the control commands is selected to be the card reader. |
| :---: | :---: |
| $\begin{aligned} & \text { LO CONT, } 2, \text { SAV1 } \\ & \text { TYPE } \end{aligned}$ | The intermediate results that were saved are loaded from the disk. The file name is 'SAV1'. The input unit for control commands is changed from the card reader to the keyboard. |
| S CUP, SP=10000,PC=9000 | The program counter and the stack pointer are set. |
| S M, DED1: DED5=37\#, $35 \#$ | 37\# is set in address DED1, 35\# in DED1 + 1, 37\# in DED $1+2,35$ \# in DED $1+3$ and 37\# in DED5. |
| GO | Executes until a HLT instruction is encountered. Confirms whether or not a ${ }^{111}$ ' is set in the carry flip-flop because the data exceeded 65.535 . |
| S CPU, PC=9000 | The start address is set. |
| S M, DED1: DED5 $=30$ \# | 30\|\# is set in addresses DED1~ DED5. |
| GO | Executes until an HLT instruction is encountered. |
| D M, 9113:9120 | Confirms the conversion result. |
| S CPU,PC=9000 | The start address is set. |
| $\begin{aligned} & S \quad M, 9113=36 \# \\ & S \quad M, 9115=35 \end{aligned}$ | 36\# is set in address 9113, 35\#\# in address 9115 . |
| GO | Execution starts. Executes until an\|HLT instruction is encountered. |
| D M, 9113:9120 | Confirms the conversion result. |
| END | Declares the end of simulation. |

## PAPER-TAPE GENERATION PROGRAM FOR PROM WRITERS

## DESCRIPTION

This program is used to convert absolute binary object formatted programs, which are produced by the MELPS 8/85 cross-assembler, into other language formats and then produce a paper tape that can be used as input for a PROM writer.

The functional configuration of this program provides for automatic conversion of object programs from one format to another format. In addition, it provides extensions suitable to various applications.

## FEATURES

- Producing, selectively, punched paper tapes with simple control commands
- Converting MELPS 8 binary object programs stored on disks into various hexadecimal formats on paper tape
- Converting various hexadecimal formatted paper tapes into MELPS 8 hexadecimal format
- Matching control functions for MELPS 8 hexadecimal formatted paper tape as well as other formats
- Output of various block sizes as specified by the blocksize parameter
- Sorting capability to put files in address sequence
- Executing computer is a MELCOM 70 minicomputer
- Implementation language: FORTRAN IV (parts are written in assembler language)


## INPUT/OUTPUT MEDIA

- Converts MELPS 8 binary to hexadecimal paper tape.

Input: cartridge disk
Output: paper tape (even-parity ASCII code)

- Converts other hexadecimal paper tapes to MELPS 8
hexadecimal paper tapes.
Input: Paper tape in other hexadecimal format (even-parity ASCII code)
Output: Paper tape in MELPS 8 hexadecimal format (even-parity ASCII code)
- Compares MELPS 8 hexadecimal with other hexadecimal paper-tape formats.

Input: Paper tape (even-parity ASCII code)
Output: Printed on system typewriter.

- Inputs system commands.

Input using the keyboard of the system typewriter

## APPLICATIONS

- Programs are applicable to the M58563S (256-word by 8-bit), M5L 2708K, S (1024-word by 8-bit, M5L 2716K (2048-word by 8 -bit) or other similar ROMs when being programmed by a PROM writer made by Data I/O, Prolog, Takeda or Minato Electronics.


## FUNCTIONS

This program converts absolute binary object programs (abbreviated MELPS 8 binary), created on the disk by the MELPS 8/85 cross assembler, into hexadecimal object programs. These hexadecimal object programs can be used to program PROMs on PROM writers such as those made by Data I/O, the Series 90 made by Pro-log Ltd., the T-310 made by Takeda Riken and the 1830 made by Minato Electronics (abbreviated elsewhere to Data I/O, Pro-log, Takeda and Minato). This program also converts absolute binary object programs into MELPS 8 hexadecimal format and creates a paper tape with blocks of suitable size. The program can also convert paper tapes of Data I/O, Pro-log, Takeda and Minato into MELPS 8 hexadecimal format and compare the functions of each.


## PROGRAM ORDERING INFORMATION

| Program | Program code number | Program and software manuals included |  |
| :---: | :---: | :--- | :--- |
| Paper tape preparation program <br> for PROM writers | GA 1SP0100 | Paper-Tape Preparation Program <br> for PROM Writers Manual | GAM-SR00-32A |

## PAPER-TAPE GENERATION PROGRAM FOR PROM WRITERS

## PAPER-TAPE PROCESSING SYSTEMS FOR PROM WRITERS

The program provides for both conversion and comparison of various object programs. Table 1 shows a summary of the conversion processing indicating various combinations of object programs and media that the program is capable
of processing. Table 2 shows a summary of the comparison processing indicating the various combinations of object programs and media that the program is capable of processing. Examples of all the object conversions listed in Table 1 are illustrated in Fig. 1.

Table 1 Object conversions

| Conversion processing for each company's PROM writer <br> Papper tape block size | Hexadecimal paper tapes for PROM writers that can be converted from MELPS binary (on disk) | Hexadecimal paper tapes for PROM writers that can be converted into MÉL.PS 8 hexadecimal paper tape |
| :---: | :---: | :---: |
| 256 bytes | Data I/O, Pro-log. Takeda. | Conversion from eight blocks of Data 1/O. Pro-log or Takeda to one 2048-byte block |
| 1024 bytes | MELPS 8 hexadecimal (for mask ROM). Data I/O. Pro-log. Takeda, Minato | Conversion from one block of Data I/O, Pro-log. Takeda or Minato to one 1024 -byte block or two blocks to 2048 -byte block |
| 2048 bytes | MELPS 8 hexadecimal, Takeda, Minato (for mask ROM) | Conversion from one block Takeda. Minato to 2048-byte block |

Table 2 Comparison processing of object paper tapes

| Objects compared <br> Comparison | MELPS 8 hexadecimal |  | Comparison object |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Object | Media | Object | Media |
| MELPS 8 hexadecimal self comparison | MELPS 8 absolute hexadecimal | Paper tape -1024-byte block <br> -2048-byte block | MELPS 8 absolute hexadecimal | Paper tape -1024-byte block -2048-byte block |
| Comparison of MELPS 8 hexadecimal with Minato | MELPS 8 absolute hexadecimal | Paper tape <br> -1024-byte block <br> -2048-byte block | Hexadecimal for Minato | Paper tape <br> -1024-byte block <br> -2048-byte block |
| Comparison of MELPS 8 hexadecimal with Takeda | MELPS 8 absolute hexadecimal | Paper tape <br> -1024-byte block <br> - 2048-byte block | Hexadecimal for Takeda | Paper tape <br> - eight 256 -byte blocks <br> -two 1024-byte blocks <br> - 2048-byte block |
| Comparison of MELPS 8 hexadecimal with Pro-log | MELPS 8 absolute hexadecimal | Paper tape <br> -1024-byte block <br> - 2048-byte block | Hexadecimal for Pro-log | Paper tape <br> - eight 256 -byte blocks <br> -two 1024-byte blocks <br> -2048-byte block |
| Comparison of MELPS 8 hexadecimal with Data I/O | MELPS 8 absolute hexadecimal | Paper tape <br> -1024-byte block <br> - 2048-byte block | Hexadecimal for Data 1/O | Paper tape <br> - eight 256 -byte blocks <br> - two 1024-byte blocks <br> -2048-byte block |

Fig. 1 Medium conversion
CONVERSION FROM MELPS 8 BINARY (ON DISK)

MITSUBISHI MICROCOMPUTERS MELPS 8/85 SOFTWARE

SELF ASSEMBLER

## DESCRIPTION

The MELPS $8 / 85$ self assembler is a target program that has been prepared for the development of application programs suitable to microcomputers using the MELPS 8/85 CPU and devices utilizing microprocessors.

The PTS-A version of the MELPS $8 / 85$ self assembler requires fewer control commands than the cross assembler, and is capable of assembly, even without a host minicomputer, using an inexpensive debug machine.

The coding for this self assembler is easy, since input data in the MELPS $8 / 85$ self assembler language ( $B$ version) may be handled in free format.

## FEATURES

## Of the Self Assembler

- May be used on either 3-pass or 2-pass system
- Source input may be in free format
- Source input may be prepared either with paper tape or from the keyboard
- The number of symbols can be increased in accordance with memory capacity expansion
- The execution computer is the MELCS $8 / 1$ and MELCS 85/1 debug machine (with memory more than 8 K -bytes and using the BOM-PTS monitor)
- The MELPS $8 / 85$ assembler language (A-version) is used as the implementation language


## Of the Self Assembler Language

- 8 pseudo instructions
- Algebraic expressions
- Character constants
- Octal, decimal, and hexadecimal numbers
- The mnemonic codes of the machine instructions are the same as those for the MELPS $8 / 85$ cross assembler and Intel's.


## INPUT/OUTPUT MEDIA

- Source input:
- Control command input:
- Object output:
- Program supply media:


## FUNCTIONS

This self assembler converts source programs written in the MELPS $8 / 85$ self assembly language ( $B$-version) into absolute objects in the MELPS 8 binary format utilizing the debug machine.

This self assembler can handle 4 control commands for input device assignment, object output device assignment, assembly execution control, and end designation control, and can use both machine and pseudo instructions. The machine instructions, in one-to-one correspondence with machine language, consist of 80 basic instructions (the same as the MELPS $8 / 85$ cross assembler) that are to be subject to object conversion. The pseudo instructions are divided into assembly control, data setting and storage allocation instructions, and consist of eight instructions.

## SELF ASSEMBLER PROGRAM PROCESSING SYSTEM



## PROGRAM ORDERING INFORMATION

| Program name | Ordering number | Program and software manuals included |  |
| :---: | :--- | :--- | :--- |
| MELPS 8/85 self assembler |  | Self Assembly Language Manual (B-version) | GAM-SR00-25A |
|  | GA2A S0100 | Self Assembler Manual (PTS-A-version) | GAM-SR00-19A |
|  |  | Self Assembler Operating Manual (PTS-A-version) | GAM-SR00-24A |

## Manuals

|  | Manual name | Manual number |
| :--- | :---: | :---: |
| MELPS 8 Editor Manual (PTS-A-version) | GAM-SR00-26A |  |
| MELPS 8 Editor Operating Manual (PTS-A-version) | GAM-SR00-27A |  |
| MELPS 8 Basic Operating Monitor (BOM-B) Manual | GAM-SR00-23A |  |
| MELPS 8 Basic Operating Monitor (BOM-PTS) Manual | GAM-SR00-18A |  |
| MELPS 8 Hardware Manual | GAM-HR00-01A |  |

MITSUBISHI MICROCOMPUTERS
MELPS 8/85 SOFTWARE

## SELF ASSEMBLER

This self assembler facilitates assembly by the use of the control commands shown in Table 1. The assembly consists of the creation of the symbol table in pass 1 , where source programs are read from the keyboard or paper tapes, the creation of the assembly list in pass 2 , where source programs are read from paper tapes and each instruction is converted into machine language, and the output of absolute objects in pass 3.

## SELF ASSEMBLER OBJECT LANGUAGE

The cross assembler is composed of many object modules, and each module is composed of a name part, a symbolic part, a text part and a final part. This self assembler outputs only the text part and the final part in response to the object output control command.

## ASSEMBLY LANGUAGE FUNCTIONS

The assembly language that this self assembler accepts consists of the following machine instructions and pseudo instructions.

## 1. Machine Instructions

There are 80 basic machine instructions. These are con-
verted to their corresponding machine codes and then : $n$ serted in the object program. The mnei... all the other instructions are the same as for the MELPS 8/85 cross assembler; for these please refer to the Cross Assembler Manual.

## 2. Pseudo Instructions

The pesudo instructions that this self assembler accepts consist of ORG, NAM, PAUS, and END as assembler-control instructions; EQU, DB, and DW as data-setting instructions; and DS as storage allocation instruction. These instructions are summarized in Table 2.

## 3. Language Format

The Self Assembler Language Manual ( B -version) is applicable to the language formats for the MELPS $8 / 85$ self assembler; these are equivalent to those for the MELPS $8 / 85$ cross assembler, with some restrictions, and may be handled in a similar manner. In the source program, a statement starts with CR (carriage return) and ends with CR (carriage return), consisting of label, command, operand, comment, and identification fields.

Table 1 List of control commands for the self assembler

| Functionà classification | Mnemonic | Function |
| :---: | :---: | :---: |
| Input device assignment command | $/ / / \mathbf{S P} \sqcup\binom{\mathbf{S T}}{\mathbf{S K}}$. | Input device assignment for pass 1 <br> ST : Paper tape reader <br> SK : Keyboard |
| Object output device assignment | $/ / / \mathbf{O B} \sqcup\binom{\mathbf{S T}}{\mathbf{D M}}$. | Object output device assignment ST : Paper tape punch DM : Debug machine memory |
| Assembly execution control | $\begin{gathered} / / / \mathbf{O P} \sqcup\left(\begin{array}{c} \mathbf{L} \mathbf{S} \\ \mathbf{L} \mathbf{C} \\ \mathbf{L} \mathbf{E} \\ \text { None } \end{array}\right) \\ \text { (1) (2) } \end{gathered}\binom{\mathbf{A} \mathbf{N}}{\text { None }} .$ <br> (1) Listing control <br> (2) Object output control | Assembly execution start assignment and control of source listing and of object output <br> (1) Listing control <br> LS: Source listing needed <br> LC : Commentless condensed listing needed <br> LE : Listing of error statements only needed <br> None : Source listing unnecessary <br> (2) Object output control <br> AN : Output of absolute objects without symbol parts None : No object output |
| End designation control command | / / / ED. | End of assembly execution designated |

Table 2 List of pseudo instructions

| Functional | instruction mnemonic symbol | Name of instruction |
| :---: | :---: | :---: |
| Assembly-control instructions | ORG | Program counter setting |
|  | NAM | Program name declaration |
|  | PAUS | Assemble stop |
|  | END | End declaration |
| Data-setting instructions | EQU | Value symbol setting |
|  | DB | Data setting |
|  | D W | Address setting |
| Storage allocation iristruction | D S | Storage allocation |

Table 3 Labels, characters, numerals, and expressions

| Sort | Item | Symbol |
| :---: | :---: | :---: |
| Label | Label expression | L : |
|  | Initial characters for labels | $\mathbf{A} \sim \mathbf{Z}, @$, ? |
|  | Characters, except the initial ones, for labels | $A \sim Z, @, \quad ?, 0 \sim 9$ |
|  | Number of label characters | From one to five(e.g.ABL1:) |
| Character constant | A 1 byte | - A ${ }^{\text {P }}$ |
|  | AB 2 bytes | $\nabla A B \nabla$ |
|  | A $\vee$ B 3 bytes | $\nabla A \nabla \nabla B \nabla$ |
| Numeral | Octal number | n 0 |
|  | Decimal number | n |
|  | Hexadecimal number | n H |
| Expression | Add | + |
|  | Subtract | - |
|  | Multiply | * |
|  | Divide | / |
| Others | Program counter | \$ |
|  | Operational order | From left to right |

MITSUBISHI MICROCOMPUTERS
MELPS 8/85 SOFTWARE

SELF ASSEMBLER

A comment is preceded by a semicolon (;). Since the format is free, any column may be used if the delimiters are properly placed. (Note that the printout for columns 35~72 and 81 and over are neglected.)

Table 3 summarizes the labels, characters, numerals, and expressions, etc.

## 1. Label field

One~five characters may be used. Only A~Z, @, and ? may be used as the first character and A~Z, @, ?, and $0 \sim 9$ may be used as the remaining characters. A colon is to be added at the end of the character string.
Label example L1:MOV A, B
LABL5:
@ABCD:
A123?:
? ABO1:
2. Instruction field

Instruction mnemonic codes are placed in this field. Machine instructions are formed with the same codes as in the MELPS $8 / 85$ cross assembler. The pseudo instructions available are, ORG, NAM, PAUS, and END as assembler-control instructions; EQU, DB, and DW as data-setting instructions; and DS as storage allocation instruction.

## 3. Operand field

Operands 1 and 2, the first and second operands of the instruction parameters, may be written. When both the operands 1 and 2 are necessary, a comma as a delimiter should be written.

Octal, decimal, and hexadecimal numbers may be used as numerals, formats such as $\nabla^{\nabla} \nabla^{\nabla},{ }^{\nabla} A B^{\nabla}, ~ \nabla A \nabla \nabla B \nabla$, etc. as character constants, expressions combined with operators ( $+,-, *, /$ ) as expressions, and $\$$ as the program counter.

## 4. Comment field

A line preceded by a semicolon (;) and a character string following a semicolon (;) placed at the end of a command or at an arbitrary position along a line are regarded as comments.
Comment examples; THIS LINE IS COMMENT

## ; COMMENT

;
LI: MOV A, B;COMMENT;ABC
5. Identification field

The field is composed of the characters in columns 73~ 80 or from 1 to 8 characters following!. This field is placed at the end of one statement and may be omitted.

Fig. 1 Source program format


Note: Mark - denotes space.

Fig. 2 Assemble list format


## MITSUBISHI MICROCOMPUTERS

## MELPS 8/85 SOFTWARE

## FORMATS FOR SOURCE PROGRAM AND

 ASSEMBLE LISTThe coding of source programs is in free format like that shown in Fig. 1.

The format of assemble lists is shown in Fig. 2 and an example of the list is given in Fig. 3.

## OBJECT TAPE FORMAT

The object program which is generated in pass 3 is an absolute object program in MELPS 8 binary format.

## ASSEMBLE EXAMPLES

Examples of execution of passes 1, 2, and 3 are given in Fig. 4 for paper-tape input and in Fig. 5 for keyboard input.

## ERROR MESSAGE FORMAT

Error messages are divided into two types: one for control commands and the other for assemble.

Errors for control commands $\cdots * \mathbf{Q} *$
Errors for assemble $\cdots$ ? $\quad * \mathbf{x} * \quad \mathbf{x}$ : Error code

Fig. 3 Example of assemble list

| 14 | 911 |  | 618 |  |  | 5153 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0001 |  |  | su | Brou | tine (1) | $\cdots \mathrm{mul}$. | AT 02000 |
| 0002 |  |  | ; |  |  |  | AT - 02020 |
| 0003 |  |  | ; | * | DATA | (A)........mult | AT-02030 |
| 0004 |  |  | ; |  |  | (B) $\cdots \cdots \cdots$ MUL ${ }^{\text {a }}$ | AT-02040 |
| 0005 |  |  | ; | * | Result | (H) (L) $\cdots$...PROD | AT-02060 |
| 0006 |  |  |  |  |  |  | AT - 02070 |
| 0007 | 0000 | OE 08 | L@001: | MVI | C, 8 |  | AT-02080 |
| 0008 | 0002 | 210000 |  | LXI | H, 0 |  | AT-02090 |
| 0009 | 0005 | 110000 |  | LXI | D, 0 |  | AT-02100 |
| 0010 | 0008 | 57 |  | MOV | D, A |  | AT-02110 |
| 0011 |  |  |  |  |  |  | AT-02120 |
| 0012 | 0009 | 7 A | L@002: | MOV | A, D |  | AT-02130 |
| 0013 | 000A | OF |  | RRC |  | RI G | AT-02140 |
| 0014 | 000B | 57 |  | MOV | D, A |  | AT-02150 |
| 0015 | 000C | 7 C |  | MOV | A, H |  | AT-02160 |
| 0016 | 0000 | D2 1100 |  | JNC | L@003 |  | AT-02170 |
| 0017 | 0010 | 80 |  | ADD | B ; | (A) | AT-02180 |
| 0018 |  |  |  |  |  |  | AT-02190 |
| 0019 | 0011 | 1 F | L@003: | RAR |  | R-S | AT-02200 |
| 0020 | 0012 | 67 |  | MOV | H, A |  | AT-02210 |
| 0021 | 0013 | 7 D |  | MOV | A, L ; | (A) | AT-02220 |
| 0022 | 0014 | 1 F |  | RAR |  | R-S | AT-02230 |
| 0023 | 0015 | 6 F |  | MOV | L, A |  | AT-02240 |
| 0024 |  |  | ; |  |  |  | AT-02250 |
| 0025 | 0016 | 79 |  | MOV | A, C ; | (A) | AT-02260 |
| 0026 | 0017 | D601 |  | SUI |  | (A) | AT-02270 |
| 0027 | 0019 | 4 F |  | MOV | C, A |  | AT-02280 |
| 0028 | 001 A | C20900 |  | JNZ | L@002 |  | AT-02290 |
| 0029 | 001 D | 7 A |  | MOV | A, D |  | AT-02300 |
| 0030 | 001 E | C9 |  | RET |  |  | AT-02310 |
| $\begin{aligned} & 0031 \\ & 0032 \end{aligned}$ | 0000 |  | ; | END |  |  | AT-02320 |

Fig. 4 Paper tape input

| :///SP. Input from a tape reader:///OB. |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| :///OP LS, AN. |  |  |  |
| P1 SFART |  |  |  |
| P1 END |  |  |  |
| : / / / GO. Continue pass 2 |  |  |  |
| P2 START | Assemble lis | start |  |
| 0001 NAM EXAMP1 |  |  |  |
| 0002 O3E8 |  | OR G | 1000 |
| $000303 E 8$ | 79 | LOO1: MOV | A, C |
| 0004 O3E9 | 3 E 02 | L002: MVI | A, 2 |
| 0005 O3EB | 48 | LOO3 : MOV | C, B |
| 0006 O3EC | 00 | NOP |  |
| 00070000 |  | END |  |
| P2 END |  |  |  |
| : / / / GO. |  |  |  |
| P 3 START |  |  |  |

Fig. 5 Keybord input


## DESCRIPTION

The MELPS editor program was developed to make modifications of programs at the source language level easy. This design feature also makes it a useful tool in program development for microcomputers and microprocessors.

## FEATURES

- Fifteen easy-to-use control commands
- Convenient loading from the keyboard or by paper tape
- Variable work area to match the application requirements
- Versatile input control
- Easy-to-use buffer-pointer control
- Flexible output control
- Data editing made easy
- String command is possible
- The repetition function of commands shortens input commands
- The command format is similar to that used in the MELCOM 70 editor
- Debugging and execution are done on a MELCS 8/1 and MELCS 85/1 (memory 8K-bytes, monitor BOM-PTS)
- The programming language is MELPS assembler (A version).


## INPUT/OUTPUT MEDIA

- Programs for editing:
- Control commands input:
- Output after editing:

Keyboard or paper tape
Keyboard
Printer or paper tape

## FUNCTIONS

The MELPS editor loads text from paper tape or keyboard into the work area where the text is modified and edited. Control commands for the editor are entered through the keyboard. The edited text is punched out on paper tape, and at the same time the copy can be printed.

The powerful control commands are divided into five functions as shown in Table 1. There are a total of 15 easy-to-use control commands. One instruction can delete, insert or replace from one character to a number of lines. This is facilitated by the flexible control provided for the buffer pointer. The edited results can be punched on paper tape and printed simultaneously.


## ORDERING INFORMATION

Program

| Program | Program code number | Program and software manuals included |  |
| :---: | :---: | :--- | :--- |
| MELPS 8 Editor | GA2SP0103 | Source Program <br> MELPS Editor Manual (PTS-A version) <br> MELPS Editor Operating Manual (PTS-A version) | GAM-SR00-26A |

Reference Manuals for Separate Ordering

|  | Manual name | Manual number |  |
| :--- | :--- | :--- | :--- |
| MELPS | $\mathbf{8}$ | Self Assembler Language Manual (B-version) | GAM-SR00-25A |
| MELPS | $\mathbf{8}$ | Self Assembler Manual (PTS-A version) | GAM-SR00-19A |
| MELPS | $\mathbf{8}$ | Self Assembler Operating Manual (PTS-A version) | GAM-SR00-24A |
| MELPS | $\mathbf{8}$ | Basic Operating Monitor (BOM-B) Manual | GAM-SR00-23A |
| MELPS | $\mathbf{8}$ | Basic Operating Monitor (BOM-PTS) Manual | GAM-SR00-18A |
| MELPS 8 | Hardware Manual | GAM-HR00-01A |  |

MITSUBISHI MICROCOMPUTERS
MELPS SOFTWARE

EDITOR

## FUNCTIONAL OPERATIONS

The MELPS editor is designed to increase the effectiveness of modifying, editing, and debugging programs. There are five groups of control functions: input control, bufferpointer control, output control, data-editing control and editor end control. There are a total of fifteen control commands listed in Table 1. An explanation of the action of each control command is also given in Table 1. The general format of a control command for input is shown in Fig. 1.

1. String commands

The control commands can be used independently or they can be combined into a string as shown in the example that follows.

## / / B P\$5TW\$2CP\$3DL\$RPA\$B\$\$

2. Command repetition

The format for repetition of a command is as follows:
$\mathrm{n}<$ command string $<$ command string $<\cdots .<\cdots \ggg$

Where n is a decimal number and $|\mathrm{n}| \leqq 255$, if n is negative, it is converted to a positive number. The command string between <and> will be repeated $n$ times. Repetition command nesting of <and > is limited to eight levels.

An example of command formats and how they can be stringed follows. The contents of the work area before and after execution are also shown in Fig. 2.

Fig. 1 General format of input commands

(1) This is an input command message. Editor program is ready to accept a command.
(2)(4) Editor control commands and necessary arguments
(3) Delimiter (one ESC) (ESC=Escape)
(5) End of command delimiter (two ESC)

Fig. 2 Typical editor command

```
An editor command
///BP$\frac{RP1$10$$ 2CPSDL$BP$FPPOP DSIN;CS$}{3}
```

Before the above command is executed and the modifications are made.

PUSH H (1)
MV I D, 1 (2)
MOV E, A ${ }^{3}$ SHLD XY (4) POP D;C (7) POP D (5)
(1) Not modifying
(2) Replace 1 with 10 .
(3) Delete one line (MOV E.A)
(4) Not modifying
(5) Search the string for the data (POP D) and set the buffer pointer to the end location of the data
Insert the assigned string ( C ) in the work area starting at the location indicated by the buffer pointer

Table 1 Editor control commands and an explanation of their actions

| Control function | Control command | Mnemonic | Action |
| :---: | :---: | :---: | :---: |
| Input control | Source load | LD | Assign the input device for text load and load text. |
| Buffer-pointer control | Buffer-pointer initial setting | B P | Set the buffer pointer to the first address of the work area. |
|  | Buffer-pointer character setting | C P | Move the buffer pointer n characters. |
|  | Buffer-pointer line setting | LP | Move the buffer pointer $n$ lines. |
|  | Buffer-pointer end setting | EP | Move the buffer pointer to the end of the work area. |
| Output control | Print typewriter | TW | Print $n$ lines. |
|  | Line punch | PN | Punch $n$ lines from the first line of the work area. |
|  | Punch work area | P P | Punch all the contents of the work area. |
|  | Punch sprocket holes | P S | Punch sprocket holes for $n$ bytes, |
| Data-editing control | Delete character | DC | Delete n characters. |
|  | Find and buffer-pointer setting | FP | Search the string for the data and set the buffer pointer to the end location of the data. |
|  | Replace | R P | Locate data to be replaced and replace with the new data. |
|  | Delete line | D L | Delete $n$ lines. |
|  | Insert | IN | Insert the assigned string in the work area starting at the location indicated by the buffer pointer. |
| Editor end control | End | EN | End of editor processing. |

## DESCRIPTION

The BOM-PTS basic operating monitor was developed for microcomputers that use the M5L8080A 8-bit parallel CPU. It controls execution and debugging of the user's program. The BOM-PTS has a program capacity of 7.5 K bytes and drives the system typewriter (Casio Typuter, Model 500 or 501 ) as its I/O unit.

## FEATURES

- Has 3 macro instructions and 22 monitor commands
- Provides trace, snapshot, and address halt commands for effective program development and debugging
- Has pseudo I/O and PROM write functions


## FUNCTIONS

The BOM-PTS 22 monitor commands and 3 macro instructions provide the following functions:

1. Program execution control
2. Program loading
3. Memory punching
4. Program debugging (trace, snapshot, and halt commands)
5. I/O control and pseudo $I / O$ processing
6. Memory and register data display, and data alteration
7. PROM writing function

## Starting BOM-PTS Execution

When the BOM start switch on the panel of the debugging machine MELCS $8 / 1$ is turned on, the following message is printed out. After the printout, monitor commands can be entered.

## BOM-PTS AOO 'READY'

//

## Hardware Limitations

1. Memory Configuration

Memory locations in the ROM are:
$\mathrm{EOOO}_{16} \sim$ FCFF $_{16}$
In addition to the ROM, the following 78 bytes of RAM area are required:
$\mathrm{FOOO}_{16} \sim$ EDFF $_{16}$
2. Input/Output Device Addresses

PTR, for keyboard input: $7 \mathrm{~B}_{16}$ (IN 7B\#)
PTP, for printout: $\quad 7 \mathrm{~B}_{16}$ (OUT 7B\#)
Status input: $\quad 7 \mathrm{~B}_{16}$ (IN 7B\#)
The structure of the status bits is as follows:



## PROGRAM ORDERING INFORMATION

| Program name | Ordering number | Program and software manuals included |
| :---: | :---: | :--- |
| MELPS 8 basic operatimg monitor | GA20S0100 | Source program. Object program <br> Basic Operating Monitor Manual (BOM-PTS) |

## Manuals

| Manual name | Manual number |
| :--- | :---: |
| MELPS 8 Basic Operating Monitor Manual (BOM-B version) | GAM-SR00-23A |
| MELPS 8/85 Self-Assembler Language Manual (B version) | GAM-SR00-25A |
| MELPS 8/85 Self-Assembler Manual (PTS-A version) | GAM-SR00-19A |
| MELPS 8/85 Self-Assembler Operating Manual (PTS-A version) | GAM-SR00-24A |
| MELPS 8 Hardware Manual | GAM-HR00-01A |

## BASIC OPERATING MONITOR-PAPER-TAPE SYSTEM

MONITOR COMMANDS AND MACRO INSTRUCTIONS FOR BOM-PTS

| Name |  | Function | Command designation, parameter input format. and calling sequence | Parameter |
| :---: | :---: | :---: | :---: | :---: |
| Command | G | Start program | $/ / \frac{\mathrm{G}}{\text { para } 1(4)-[\text { para 2(4) }] \text { CR LF }}$ | para1 (4): Starting address <br> para2 (4): Altered starting address |
|  | R | Restart program | // $\mathbf{R}^{\text {cr }}$ LF | - - |
|  | U | User pseudo 1/O processing | $/ / \underline{\text { Upara 1 }{ }_{4} \text { /CR LF }}$ | $\begin{aligned} & \text { para } 1(4): \text { First address of the user pseudo } \\ & \\ & 1 / 0 \text { processing routine } \\ & \hline \end{aligned}$ |
|  | LM | MELPS 8 binary loader |  | para 1 (4): ROM start address(when relocatable) para2 (4): RAM start address(when relocatable) para3(4): LE(Load End indicating key word) |
|  | DM | Dump memory data, MELPS 8 binary test portion (to paper tape punch) |  | para1 ${ }_{(1)}$ : para1 ${ }_{(1)}=T$ para2 (4): Start address para3 (4): End address |
|  |  | Dump MELPS 8 binary end portion (to paper tape punch) | $/ /$ DMparp1(1) para4(4) $^{\text {cr }}$ LF | $\begin{aligned} & \text { para } 1_{\text {(1) }}: \text { para } 1_{(1)}=\mathrm{E} \\ & \text { para4 (4) : Starting address } \\ & \hline \end{aligned}$ |
|  | PR | Printout register data in hexadecimal form | //PR ${ }^{\text {cr }}$ LF | - - |
|  | PM | Printout memory data in hexadecimal form | // PMpara 14). $\mathrm{para}^{\text {2 (4) CR LF }}$ | $\begin{aligned} & \text { para } 1 \text { (4): Starting address } \\ & \text { para2 (4) : End address } \\ & \hline \end{aligned}$ |
|  | PA | Reverse assembler | // PApara 14), para2 (4), para3 ${ }^{\text {(1) }}$ CR LF | para 1 (4): Starting address <br> para2(4): End address <br> para3(1): No reverse assembly is done to the operand when para $3(1)=1$ |
|  | MR | Alter the register data | //MRCRLF | - |
|  | MM | Alter the memory data | // MMpara (4) $^{\text {CR }}$ LF | paral ${ }_{(4)}$ : Starting address |
|  | MC | Complement the memory data |  | parp1 (4): Starting address para2 (4): End address |
|  | MS | Set up constants in memory | / / MSpara 14), para2 (4), para3(2) ${ }^{\text {CR }}$ LF |  |
|  | M ${ }^{\text {T }}$ | Transfer memory data in blocks |  | para ${ }^{14}$ (4): Starting address <br> para2 (4): End address 「which transfer is made para3(4): Starting address of the memory to |
|  | 1 | Enable machine interrupt |  | para1 (1): Enables machine interrupt when para $1_{(1)}=1$, and disables interrupt when para $1_{(1)}=1$. |
|  | PT | Print debug table | //PTCR LF | - |
|  | C | Clear debug table |  | - |
|  | H | Prepare halt and debug table | // Hpara 1(i), para 2 (4), para 3(4)CR LF |  |
|  |  | Cancel halt and debug table |  | para1 ${ }_{(1)}$ : para1(1) $=\mathrm{D}$ <br> para2 (1) $\sim$ para9 (1) : 0~7 (table number). <br> W (whole table) |
|  | s | Prepare snapshot and debug table |  | ```para1 (1): para1 \({ }_{(1)}=S\) para2 (4): Snapshot executing address para3(6): Snapshot symbol para4 (4): Memory data display starting addres para5 (4): Memory data display end address para6 (1): para6 (1) \(^{2}=\mathrm{R}\)``` |
|  |  | Cancel snapshot and debug table | $/ /{\text { Spara } 1_{(1)} \text {, para2 (1) }\left[, \cdots, \text { para9 }_{(1)}\right] \text { CR LF }}^{\text {L }}$ | para1(1): para1 ${ }_{(1)}=\mathrm{D}$ <br> para2 (1)~para9 (1): 0~7 (table number). <br> W (whole table) |
|  | T | Prepare trace and debug table |  | para1(1): para1 ${ }_{(1)}=$ S <br> para2(4): Trace region starting address <br> para3(4): Trace region end address <br> para4(4): Memory data display starting addres <br> para5 (4): Memory data display end address <br> para6(1): para $6(1)=R$ specifies register data display. para $7(1)=\mathrm{B}$ specifies to trace only while the debug <br> para7 (1) instruction is in execution. |
|  |  | Cancel trace and debug table |  | para1 (1): paral $^{1}{ }^{1}=\mathrm{D}$ <br> para2 (1) - para5 (1) : 0~3 (table number). W (whole table) |
|  | FP | Write PROM |  | para 1 (4) : Starting address <br> para2 (4): End address <br> para3(2): PROM writing address |
|  | FT | Transfer writing address | //FTpara14) ${ }^{\text {CR }}$ LF | paral 14 : Starting address |
|  | FC | Compare PROM data with main memory data | //FCpara140 ${ }^{\text {CR LF }}$ | para 1 (4): Starting address |
| Macro instruction | EXIT | End declaration of program | CALL F015\# |  |
|  | PAUSE | Temporary stop of program execution | CALL F012\# |  |
|  | Exio | 1/O control | CALL FOOC \#.... Execution of the EXIO macro instruction <br> DADR DCB1 …... Starting address of the data control block <br> (DCB) <br> DEF IOD $\cdots$.... Designation of $1 / O$ operation: PTR (10D=52\#), PTP ( $=50 \#$ ). keyboard ( $=4 \mathrm{~B} \#$ ), printout $(=44 \#$ ) <br> DADR DA ..... Setup of the I/O data-storing memory starting address DADR DL $\cdots \cdots$ Setup of the I/O data-storing memory length |  |
| Note 1 : paran $(\mathrm{m}): \mathrm{n}=$ the nth parameter (input by the operator or printout by the monitor) in a command, and is a hexadecimal parameter $1 \sim m$ digits. If the number of digits in the parameter exceeds m . only the first m digits are valid. <br> 2 : __ (underlining); Represents and input by the operator. <br> 3 : [ ] (blocking): Represents input by the operator that can be omitted. <br> 4 : \#: Indicates hexadecimal number in the assembler language. |  |  |  |  |

## MELPS 8 BOM-B

## DESCRIPTION

The MELPS 8 BOM-B basic operating monitor was developed for microcomputers that use the M5L8080A 8 -bit parallel CPU. It controls execution and debugging of the user's program. It is contained in 2K-bytes of memory and drives the system typewriter (Casio Typuter Model 500 ) as its I/O unit.

## FEATURES

- Available as a standard mask ROM (M58731-001S) It can also be programmed into a ROM for a microcomputer configuration that incorporates program debugging functions.
- Has 3 macro instructions and 9 monitor commands
- Allows addition of user's monitor commands
- Cannot be destroyed by a user's program


## FUNCTIONS

The 9 monitor commands and 3 macro instructions provide the following functions:

1. Program execution control
2. Program loading
3. Memory punching
4. Program debugging
5. I/O control

## Starting BOM-B Program Execution

When program execution is started at address $6800_{16}$, the following message is printed out.

```
//MELPS 8 BOM-B AO1
//
```

After the printout, monitor commands can be entered.

## Hardware Limitations

1. Memory Configuration

Memory locations in the ROM are: $6800_{16} \sim 6$ FFF $_{16}$
In addition to the ROM, the following 78 bytes of RAM area are required: $3 F 80_{16} \sim 3 F^{2} D_{16}$
2. Input/Output Device Addresses

| PTR, for keyboard input: | $7 \mathrm{~B}_{16}$ | (ln | $7 B \#$ ) |
| :--- | :--- | :--- | :--- |
| PTP, for printout: | $7 B_{16}$ | (OUT | $7 B \#$ ) |
| Status input: | $7 B_{16}$ | (IN | $7 B \#$ ) |

The structure of the status bits is as follows:


FLOW CHART

ORDERING INFORMATION
Program

| Program name | Ordering number | Program and software manuals included |  |  |
| :---: | :---: | :---: | :---: | :---: |
| MELPS 8 basic operating monitor | (BOM-B) | GA2OS0101 | Source program. Object program <br> Basic Operating Monitor Manual (BOM-B version) | GAM-SR00-23A |

Reference Manuals for Separate Ordering

|  | Manual name |
| :--- | :---: |
| MELPS 8 Basic Operating Monitor Manual (BOM-B version) | Manual number |
| MELPS $8 / 85$ Self-Assembler Language Manual (B version) | GAM-SR00-18A |
| MELPS 8/85 Self-Assembler Manual (PTS-A version) | GAM-SR00-25A |
| MELPS 8/85 Self-Assembler Operating Manual (PTS-A version) | GAM-SR00-19A |
| MELPS 8 Hardware Manual | GAM-SR00-24A |

## MELPS 8 BOM-B

## BASIC OPERATING MONITOR-BASIC SYSTEM

Monitor commands and macro instructions for BOM-B.


## HOW TO IMPLEMENT USER'S OWN MONITOR COMMANDS

It is feasible to implement new monitor commands, which are prepared by a user for his own need, by correcting four bytes ( $3 F C 7_{16} \sim 3 F C A_{16}$ ) of the record in the RAM. The user's monitor commands are then added as follows:

1. Set the data in " $4 \mathrm{~B}_{16}$ " to SYMBOL.
2. Set the data in " $\mathrm{C} 3_{16}$ " to $\mathrm{SYMBOL}+1$.
3. Set the starting address of the user's monitor command processing routine (YCR) low-order into SYMBOL +2 and high-order into SYMBOL + 3 .
4. Then a symbol parameter analysis routine and command processing routine are prepared as required for the user's command.
5. Command symbols used for the user's monitor commands should not be identical with any of the 9 command symbols used in BOM-B.
6. Both command symbol and parameter errors are checked in the YCR, and a jump is executed to address $68 \mathrm{F9}_{18}$, where the error processing routine of the BOM$B$ is residing, when an error is found. A question mark (?) will be printed out in case an error is found.
7. The last step of the YCR must be a jumped to address $6901_{16}$, where the monitor command termination processing routine is stored.

## PROCESS FLOW OF USER'S MONITOR

 COMMANDS

## APPLICATIONS

## INTRODUCTION

The M5K 4116P, S are 16 384-word by 1-bit dynamic RAMs, fabricated by the N -channel silicon-gate MOS process, and ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process technology and single-transistor dynamic storage cells provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address input permits both a reduction in pins to the standard 16-pin package configuration and an increase in system densities.

Table 1 compares the M5K 411616 384-bit dynamic RAM with a 4096-bit static RAM.

Table 1 Comparison of the 16384 dynamic RAM and 4K static RAM

| Device | 16 K dynamic RAM | (Note 1) <br> Characteristics |
| :--- | :---: | :---: |
| Total power | 462 mW max | 440 mW max |
| Power/bit | $28.2 \mu \mathrm{~W}$ | $107.4 \mu \mathrm{~W}$ |
| Speed | $\mathrm{t}_{\mathrm{a}}=150 \mathrm{~ns}$ | $\mathrm{t}_{\mathrm{a}}=200 \mathrm{~ns}$ |
| Power $\times$ speed/bit | 4.23 pJ | 21.5 pJ |

Note 1 : M5L2114S-2
As can be seen, the power $\times$ speed per bit of the 16 K dynamic RAM is 4.23 pJ only $1 / 5$ that of the 4 K static RAM.

Fig. 1 Pin configuration (top view)


Table 2 compares that the requirements of the two RAM types when a 16 K -byte memory system is constructed.

Table 2 Requirements for a 16K-byte memory system

| Device | Number <br> of RAMS | Voltage | Current | Over-all <br> power | Relative <br> power | Relative <br> size |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 K-bit <br> static RAM | 32 | 5 V | $@ 2.56 \mathrm{~A}$ | 12.8 W | 1 | 1 |
| 16 K -bit <br> dynamic <br> RAM | 8 | 5 V <br> 12 V <br> -5 V | $*$ <br> $@ 2.28 \mathrm{~A}$ | 3.37 W | 0.26 | 0.25 |

* Current from $V_{C C}$ is neglected because $V_{C C}$ is only connected to output buffer.

Fig. 2 Block diagram


14

## MITSUBISHI LSIs

## APPLICATION OF 16K-BIT DYNAMIC RAM

## (M5K 4116P, S)

## FUNCTIONS

In addition to normal read, write, and read-modify-write operations, the M5K 4116P, S provide a number of other functions, e.g., page-mode, $\overline{\operatorname{RAS}}$-only refresh, and delayedwrite. The input conditions for each are shown in Table 3.

If you interchange address pins as shown in Fig. 3, you can get a sequential location map for the 16,384 memory bits.

Fig. 3 Method for converting sequential address


Table 3 Input conditions for each mode

| Operation | Input |  |  |  |  |  | Output | Re- <br> fresh | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { RAS }}$ | $\overline{\mathrm{CAS}}$ | R/W | DIN | Row address | Column address | DOUT |  |  |
| Read | ACT | ACT | NAC | DNC | APD | $A P D$ | VLD | YES | Page mode is identical except refresh is NO. |
| Write | ACT | ACT | ACT | VLD | APD | APD | OPN | YES |  |
| Read-mondifywrite | ACT | ACT | ACT | VLD | APD | APD | VLD | YES |  |
| RAS-only refresh | ACT | NAC | DNC | DNC | APD | DNC | OPN | YES |  |
| Standby | NAC | DNC | DNC | DNC | DNC | DNC | OPN | NO |  |

Note 2 : ACT: active NAC : non-active•DNC; don't care VLD ; valid APD: applied OPN; open

Fig. 4 M5K 4116P, S memory map.


## N-CHANNEL DOUBLE-LAYER POLY-SILICON GATE MOS PROCESS

In order to fabricate the M5K 4116P, S series, single transistor memory cells and the N -channel double-layer polysilicon gate MOS process are used. There is no diffusion area between switching transistor $Q$ and the data-storage
memory capacitor because of the use of the double polysilicon gate MOS process, so that the memory cell area is reduced by $75 \%$ from that of the previous process.

Fig. 5 Structure of memory cell


MITSUBISHI LSIs

## APPLICATION OF 16K-BIT DYNAMIC RAM

## (M5K 4116P, S)

Fig. 6 Wafer manufacturing process


## SUMMARY OF OPERATIONS

## Addressing

To select one of the 16384 memory cells in the M5K 4116P, S, the 14 -bit address signal must be multiplexed into 7 address signals, which are then latched into the on-chip latch by two externally applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ( $\overline{\mathrm{RAS}}$ ) latches the 7 row address bits; next, the negative-going edge of the column-address-strobe pulse ( $\overline{\mathrm{CAS}}$ ) latches the 7 column-address bits. Timing of the $\overline{\text { RAS }}$ and $\overline{\text { CAS }}$ clocks can be selected by either of the following two methods.

Fig. 7 Address multiplex


1. The delay time from $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}} \mathrm{t}_{\mathrm{d}}(\overline{\mathrm{RAS}}-\overline{\mathrm{CAS}})$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\mathrm{CAS}}$ control signals are inhibited until almost $\mathrm{t}_{\mathrm{d}(\overline{\mathrm{RAS}}-\overline{\mathrm{CAS}}) \text { max ('gated } \overline{\mathrm{CAS}} \text { ' }}$ operation). The external $\overline{\mathrm{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations (e.g. access time), and the address inputs can easily be changed from row address to column address. This interval is called the 'multiplex time'. Eq. 1 gives the multiplex time.
$t_{\text {MUX }}=\mathrm{t}_{\mathrm{d}}(\overline{\mathrm{RAS}}-\overline{C A S})-\mathrm{t}_{\mathrm{T}}-\mathrm{t}_{\mathrm{h}}(\overline{\mathrm{RAS}}-\mathrm{RA})-\mathrm{t}_{\mathrm{SU}}(\mathrm{CA}-\overline{C A S})$

In the next conditions, the multiplex time ( $t_{\text {MUX }}$ ) is maximized.

$$
\begin{aligned}
& t_{d}(\overline{\text { RAS }}-\overline{C A S})=\max \\
& t_{h}(\overline{\text { RAS }}-R A)=\min \\
& t_{\text {su }}(\overline{C A}-\overline{C A S})=\min
\end{aligned}
$$

Table 4 shows the maximum multiplex time in the case where the access time is not greater than $\mathrm{t}_{\mathbf{a}(\overline{\mathrm{RAS}}) \mathrm{MAX} \text {. }}$

Table 4 Maximum multiplex time

| Type number | $\mathrm{t}_{\text {MUX }}$ | $\mathrm{t}_{\mathrm{d}(\overline{\mathrm{RAS}}-\overline{\mathrm{CAS}})}$ | $\mathrm{t}_{\mathrm{h}}(\overline{\mathrm{RAS}}-\mathrm{RA})$ | $\mathrm{t}_{\text {su }}(\mathrm{CA}-\overline{\mathrm{CAS}})$ |
| :---: | :---: | :---: | :---: | :---: |
| M5K4116P, $\mathrm{S}-2$ | 35 ns | 50 ns | 20 ns | -10 ns |
| M5K4116P, S-3 | 45 ns | 65 ns | 25 ns | -10 ns |
| M5K4116P, S-4 | 55 ns | 85 ns | 35 ns | -10 ns |

Note 3: $\mathbf{t} \mathbf{T}=5 \mathrm{~ns}$
2. The delay time $t_{d}(\overline{\operatorname{RAS}}-\overline{\mathrm{CAS}})$ is set greater than the maximum value of the limits. In this case the internal inhibition of $\overline{C A S}$ has already been released, so that the internal $\overline{\mathrm{CAS}}$ control signals are controlled by the externally applied $\overline{\mathrm{CAS}}$, which also controls the access time.

Fig. 8 Read access time vs. delay time


## Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions R/W input and CAS input. Thus, when the R/W input makes its negative transition prior to the $\overline{\mathrm{CAS}}$ input (early write), the data input is strobed by the $\overline{\mathrm{CAS}}$, and the negative transition of the $\overline{\mathrm{CAS}}$ is set as the reference point for setup and hold times. In the read-write or read-modify-write cycles, however, when the R/W input makes its negative transition after the $\overline{\mathrm{CAS}}$, the R/W negative transition is set as the reference point for set-up and hold times.

## Data Output Control

Fig. 9 Read cycle


MITSUBISHI LSIs
APPLICATION OF 16K-BIT DYNAMIC RAM

## (M5K 4116P, S)

The output of the M5K 4116P, S is in the high-impedance state when the $\overline{\mathrm{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until the $\overline{\mathrm{CAS}}$ goes high, irrespective of the condition of the $\overline{\mathrm{RAS}}$ (to a maximum of $10 \mu \mathrm{~s}$ ).

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

Fig. 10 Write cycle


Table 5 Output state in write cycle

| Operation mode | Output state |
| :---: | :---: |
| Early write | High impedance |
| Read-write, read-modify-write | Data valid |
| Others | Unspecified |

These output conditions of the M5K 4116P, S, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\mathrm{CAS}}$ pulse in a read cycle, offer capabilities for a number of applications, such as the following.

## 1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

## 2. Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time, until the next cycle commences. This enables extremely flexible clock-timing settings for $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$.

## 3. Two Methods of Chip Selection

Since the output is not latched, the $\overline{\mathrm{CAS}}$ is not required to maintain the output of selected chips in the matrix in a high-impedance state. This means that the $\overline{\mathrm{CAS}}$ and/or the $\overline{\mathrm{RAS}}$ can both be decoded for chip selection.

## 4. Extended-Page Boundary

By decoding $\overline{\mathrm{CAS}}$, the page boundary can be extended beyond the 128 column locations on a single chip. In this case, the $\overline{\mathrm{RAS}}$ must be applied to all devices.

## Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of the $\overline{\mathrm{RAS}}$ because once the row address has been strobed, the $\overline{\mathrm{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing access and cycle times.

## Refresh

Refreshing of the dynamic cell matrix is accomplished by performing a memory operation at each of the 128 rowaddress locations within a 2 ms time interval. Any normal memory cycle will perform the refreshing, and the $\overline{\text { RAS }}$ only refresh offers a significant reduction in operating power.

## Power Dissipation

Most of the circuitry in the M5K 4116P, S is dynamic, and most of the power is dissipated when the addresses are strobed. Both the $\overline{R A S}$ and the $\overline{\mathrm{CAS}}$ are decoded and applied to the M5K 4116P, S as chip-select in the memory system, but if the $\overline{R A S}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\text { CAS }}$ condition, minimizing system power dissipation.

## Stand-By Current-Refresh Only

The $I_{\text {DDSB }}$ (stand-by current of $\mathrm{V}_{\mathrm{DD}}$ ) and the $\mathrm{I}_{\text {BBSB }}$ (stand-by current of $\mathrm{V}_{\mathrm{BB}}$ ) are calculated by the following equations.

1. $\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}$ refresh

$$
\begin{aligned}
& I_{D D S B}=I_{D D 1(A V)} \times\left\{128 \times \frac{t_{C}}{t_{C(R E F)}}\right\}+ \\
& I_{D D 2} \times\left\{1-\left(128 \times \frac{t_{C}}{t_{C(R E F)}}\right)\right\} \ldots . \text { Eq. } 2 \\
& I_{B B S B}= I_{B B 1(A V)} \times\left\{128 \times \frac{t_{C}}{t_{C(R E F)}}\right\}+ \\
& I_{B B 2} \times\left\{1-\left(128 \times \frac{t_{C}}{t_{C(R E F)}}\right)\right\} \ldots . \text { Eq. } 3
\end{aligned}
$$

Assuming that $t_{C}=375 \mathrm{~ns}, I_{\mathrm{DD} 1(\mathrm{AV})}=35 \mathrm{~mA}$,
$I_{B B 1(A V)}=200 \mu A, I_{D D 2}=1.5 \mathrm{~mA}$,
$I_{B B 2}=100 \mu \mathrm{~A}, \mathrm{t}_{\mathrm{C}(\text { REF })}=2 \mathrm{~ms}$,
we can obtain following results:
$I_{\text {DDSB }}=35 \mathrm{~mA} \times 0.024+1.5 \mathrm{~mA} \times 0.976=2.3 \mathrm{~mA}$
$I_{\text {BBSB }}=200 \mu \mathrm{~A} \times 0.024+100 \mu \mathrm{~A} \times 0.976=102 \mu \mathrm{~A}$

MITSUBISHI LSIs APPLICATION OF 16K-BIT DYNAMIC RAM

Fig. 11 Distribution of average $I_{D D}$

2. $\overline{\text { RAS-only refresh }}$

$$
\begin{aligned}
\begin{array}{l}
I_{D D S B}= \\
I_{D D 3(A V)} \times\left\{128 \times \frac{t_{C}}{t_{C(R E F)}}\right\}+ \\
\\
\\
I_{D D 2} \times\left\{1-\left(128 \times \frac{t_{C}}{t_{C(R E F)}}\right)\right\} \ldots . \text { Eq. } 4 \\
I_{B B S B}= \\
I_{B B 3(A V)} \times\left\{128 \times \frac{t_{C}}{t_{C(R E F)}}\right\}+ \\
\\
\\
I_{B B 2} \times\left\{1-\left(128 \times \frac{t_{C}}{t_{C(R E F)}}\right)\right\} \ldots . \text { Eq. } 5
\end{array} .
\end{aligned}
$$

Assuming that $I_{\text {DD3 }}(A V)=27 \mathrm{~mA}, I_{B B 3(A V)}=200 \mu \mathrm{~A}$, we obtain the following results:

$$
\begin{aligned}
& I_{\text {DDSB }}=27 \mathrm{~mA} \times 0.024+1.5 \mathrm{~mA} \times 0.0976=2.1 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{BBSB}}=200 \mu \mathrm{~A} \times 0.024+100 \mu \mathrm{~A} \times 0.0976=102 \mu \mathrm{~A}
\end{aligned}
$$

Stand-by current is about 2.1 mA . Therefore, by using low-power refresh and external circuits, it is possible to use a battery back-up system.

Fig. 12 Distribution of stand-by $I_{D D}$


## Power Supplies

Although the M5K 4116P, S require no particular powersupply sequencing so long as the devices are used within the limits of the absolute maximum ratings, it is recommended that the $\mathrm{V}_{B B}$ supply be applied first and removed last. $\mathrm{V}_{\mathrm{BB}}$ should never be more positive than $V_{S S}$ when power is applied to $V_{D D}$. Generally, when $V_{D D}$ is applied and $V_{B B}$ is not applied, stand-by current is larger than that in the normal state. Table 6 shows this effect.

Some eight dummy cycles are necessary after power is applied to the device before memory operation is achieved. Dummy cycles must be executed by the $\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}$ refresh cycles or $\overline{\mathrm{RAS}}$-only refresh cycles.

Table 6 Change of stand-by current

| Device Condition | \#1 |  | \# 2 |  | \# 3 |  | \# 4 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IDD1(AV) | IDD2 | IDDI(AV) | $\mathrm{I}_{\text {DD2 }}$ | IDD1(AV) | - IDD2 | IDD1(AV) | IDD2 |  |
| $\mathrm{V}_{\mathrm{BB}}=-5 \mathrm{~V}$ | 25.3 | 0.71 | 26.0 | 0.73 | 25.9 | 0.69 | 24.9 | 0.72 | mA |
| $\mathrm{V}_{\mathrm{BB}}=0 \mathrm{~V}$ | 28.0 | 0.76 | 28.8 | 0.78 | 28.7 | 0.74 | 27.6 | 0.76 | mA |
| Change $+\%$ | $+10.7$ | $+7.0$ | $+10.8$ | +6.8 | $+10.8$ | +7.2 | $+10.8$ | +5.6 | \% |

MITSUBISHI LSIS
APPLICATION OF 16K-BIT DYNAMIC RAM

## (M5K 4116P, S)

## APPLICATIONS FOR DYNAMIC RAM

Dynamic RAM (Random-Access Memory) can be a very effective component in the implementation of reliable, highperformance, low-cost memory systems. However, this device has several requirements that should be considered.

## Bit-Cell Structure

First, consider the dynamic memory bit cell, which is quite unlike the cell of a static RAM. Fig. 13 shows a typical single-transistor memory bit cell. The bit cell consists of a transistor and a capacitor that constitute a "sample and hold" circuit.

Fig. 13 Single-transistor memory bit cell


During the write operation, the selected word line is brought to an active state (high). This causes the bit cell transistor $\mathrm{Q}_{1}$ to turn "On" and the data that is placed on the bit line is stored in the capacitor $\mathrm{C}_{1}$. The stored data is retained even if transistor $\mathrm{Q}_{1}$ turns "Off".

During the read operation, the selected line is brought to an active state (high) again, and the capacitor voltage is placed on the bit line. At this time, the read-out data is amplified and rewritten on the capacitor internally.

Because of the theory governing dynamic memory storage, capacitor charge in the cell will gradually leak off, and the stored data will be lost.

For example, a 1 nA leakage current discharging a 1 pF capacitor results in a voltage change of 1 V per ms. The storage time of M5K 4116P, S is shown in Fig. 14. If data is to be retained for longer than the self-discharge time of the cell storage capacitor, typically 2 ms , the data must be sensed before it is lost and then restored to its original voltage level.

Fig. 14 Storage time vs. ambient temperature


## Refresh

Thus one can see that the refresh function is a very important requirement for a charge-storage memory, i.e., a dynamic RAM. The dynamic memory controller must assure that every bit cell is refreshed periodically enough to maintain data integrity. The refresh interval is specified by the vendor, and a typical requirement is that each bit cell be refreshed every 2 ms .

The M5K 4116P, S are 16 384-bit memories constructed with 128 rows and 128 columns. All columns in a single row in an array are refreshed simultaneously. This means that the user must supply 128 refresh cycles each 2 ms .

In order to supply the refresh row address, a refresh counter (7 bits) is required and is incremented after each refresh cycle. A "two imputs to one output" multiplexer is also used to multiplex either the system-supplied memory address or the refresh counter-supplied address onto the dynamic memory row address inputs.

## Refresh Techniques

In most memory systems it is difficult to guarantee that normal memory operations will cause all the rows within a memory to be sensed within the specified refresh interval. For this reason, most dynamic memory systems have special circuitry that will cause all rows of memory cells to be sensed within the 2 ms interval.

There are three commonly used techniques for refreshing the memories. The first is "burst mode refresh" where all memory accesses are inhibited for a fixed period of time while all rows are continuously accessed. This mode is shown in Fig. 15 (a). The second is "cycle steal mode," where a single memory cycle is periodically stolen from the processor in order to refresh a single row. This mode is shown in Fig. 15 (b). The third is called "invisible or trans-

## MITSUBISHI LSIs

 APPLICATION OF 16K-BIT DYNAMIC RAM(M5K 4116P, S)
parent mode," where refresh cycles are introduced at the times when the memory is not being accessed and thus refresh is invisible to the processor. (The processor sees no delay due to the refresh function.) This mode is shown in Fig. 15 (c). The memory cycle of the invisible refresh mode is generally longer than that of the first or second method because single memory access continues after single memory access.

In designing dynamic memory systems, it is important to decide whether the memory refresh will be synchronous or asynchronous. In synchronous refresh, the designer uses a system clock to trigger the refresh function. In asynchro-
Fig. 15 Refresh techniques

(a) Burst refresh mode

(b) Cycle steal refresh mode

(c) Invisible refresh mode
nous refresh, the designer must provide for a local timer to trigger the refresh. With an asynchronous refresh, there will usually be cases when a system memory request and local refresh request occur simultaneously. To resolve these simultaneous asynchronous requests, some arbitration logic must be present in the memory controller. This block diagram is shown in Fig. 16.

Fig. 16 Memory Controller Block Diagram


An example of address multiplexing logic is shown in Fig. 17. In the memory cycle, row address ( $A 0 \sim A 6$ ) or column address ( $A 7 \sim A 13$ ) are multiplexed by the signal MUX. CONTROL. In the refresh cycle, signal REFRESH goes high and the refresh address is placed on the A0 ~A6 outputs. The $\overline{R A S}$ and $\overline{\mathrm{CAS}}$ signals are introduced by $\overline{\mathrm{RAS}}$ ENABLE and $\overline{C A S}$ ENABLE. Typical memory timing of this type is shown in Fig. 18. The designer must design a memory control logic which will suit the desired system bus. Fig. 19 shows M5K 4116P, S $64 \mathrm{~K} \times 8$-bit memory array.

Fig. 17 Address multiplexing logic


MITSUBISHI LSIs
APPLICATION OF 16K-BIT DYNAMIC RAM

## (M5K 4116P, S)

Fig. 18 Example of memory timing
(a) Read-write cycle time

(b) Refresh cycle time


Note 4 : START MEM. CYCLE is generated by memory timing logic when the timing logic receives the request (read/write) from the system.
5 : If the memory control logic receives the request at a time when memory is under refresh cycle. MEM. ACKNOWLEDGE must go low until the refresh cycle is completed.
6: $\overline{\mathrm{CAS}}=\mathrm{V}_{1 H 1}$

Fig. 19 M5K4116P, S 64K X 8-bit memory array


## MITSUBISHI LSIs

## APPLICATION OF 16K-BIT DYNAMIC RAM

## (M5K 4116P, S)

## Power Distribution and Decoupling Techniques

It should always be remembered that dynamic memories, while appearing to be rather simple digital devices, are in fact highly complex analog systems. They include differential sensing amplifiers that must detect deci-volt signals buried in noise and must operate in tens of nanoseconds. For these reasons, the designer should respect the complexity involved and take the steps necessary to insure a trouble-free design.

The layout of dynamic memories is of special importance. Typical $I_{D D}, I_{B B}$ and $I_{S S}$ current waveforms for the M5K 4116P, S are shown in our data sheets. Distribution and decoupling techniques must be used to suppress these noises, which can cause data loss.

The layout should have an effectively gridded powersupply distribution network to supply adequate current and to minimize inductive effects. The distribution of circuit grounding is most important in reducing ground noise and inductive effects, and to provide a ground plane for the signal lines. An example of the power grid of the M5K 4116P, S is shown in Fig. 20, in which the decoupling capacitors are not shown.

In order to increase the effectiveness of the power grid, decoupling capacitors should be used. The capacitors required fall in to two categories. The first consists of capacitors of small size and low inductance such as monolithic and other ceramic capacitors, which are adequate for suppression of transient noise. The second type consists of larger bulk capacitors used to prevent power supply drop. These also should be included within the memory array for good distribution.

The decoupling capacitors used in the memory array should be of a type that exhibits good high-frequency characteristics. It is recommended that a $0.1 \mu \mathrm{~F}$ ceramic capacitor be connected between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ at every other device in the memory array. It is also recommended that a $0.1 \mu \mathrm{~F}$ ceramic capacitor be connected between $\mathrm{V}_{\mathrm{BB}}$ and $V_{\text {SS }}$ at every other device in the array, preferably the devices alternate to the $\mathrm{V}_{\mathrm{DD}}$ decoupling. Decoupling of the $V_{c c}$ is fairly noncritical. The capacitors are connected at the top and bottom of each column of memories.

In addition to the ceramic capacitor, it is recommended that a $2 \sim 5 \mu \mathrm{~F}$ tantalum or equivalent capacitor be connected between $V_{D D}$ and $V_{S S}$ adjacent to the array for each group of 16 memory devices. Use of a slightly smallervalue bulk capacitor is also recommended between $V_{B B}$ and $\mathrm{V}_{\text {ss }}$. An example of capacitor placement is shown in Fig. 21.

Fig. 20 Suggested power grid for M5K41116P, S


Note 7 : The dotted lines show the soldered side of the P.C. board.

Fig. 21 Effective capacitor placement for the M5K4116P, S


## Signal Lines Effects

By carefully laying out the circuit to minimize signal path length, one can reduce effects due to the transmission-line properties of the P.C. board. However, this may not be sufficient. It is necessary to add a series-terminating resistor to the output of the clock driver in order to match line impedances and damp out reflections caused by mismatching between the driver's source impedance and the characteristic impedance of the line.

In order to avoid to cross-talk problems, all signal lines should be kept as short as possible. This implies that the signal drivers and receivers should be physically close to the memory array.

## (M5L 5101LP 1K-BIT, M58981S 4K-BIT) FOR DESIGNING NON-VOLATILE MEMORY SYSTEMS

## INTRODUCTION

Mitsubishi M5L 5101LP and M58981S are static RAMs that are fabricated with a CMOS technology. The M5L 5101LP is organized as 256 words of 4 bits, and the M58981S is organized as 1024 words of 4 bits. They are fully TTLcompatible, and use only a single 5 V supply voltage V cc.

The purpose of this application note is to describe the outline of various circuit techniques for battery-supported non-volatile memory systems. Electronic information regarding the two RAMs can be found in the previous pages.

## NON-VOLATILE MEMORY SYSTEM

We can relatively design a large non-volatile memory system with a small additional interface logic by using CMOS RAMs. The block diagram of the basic computer system that uses CMOS RAMs is shown in Fig. 1, and the power supply on-off timings of the system are shown in Fig. 2. It is usually necessary to have advanced warning that AC power has been lost. This warning signal produced by the power-fail-detect circuit interrupts the processor, which stores the volatile data in the non-volatile area (CMOS RAMs) before the system's DC source drops down. And after the RAMs have been protected, their power source is replaced $\mathrm{V}_{\mathrm{cc}}$ by $\mathrm{V}_{\mathrm{BAT}}$, as shown in Fig. 2.

Fig. 1 Non-volatile memory system


Fig. 2 Power on-off timing


## IWII SUBISHI LSIS

## APPLICATION OF CMOS STATIC RAMs

(M5L 5101LP 1K-BIT, M58981S 4K-BIT) FOR DESIGNING NON-VOLATILE MEMORY SYSTEMS

## EXAMPLE OF CMOS NON-VOLATILE MEMORY SYSTEM

## Power-Failure Detection

The power-fail-detect circuit watches a separate powersupply point to provide an advanced warning of power failure. As described before, this warning signal (power fail) can interrupt the processor or merely protect the CMOS RAMs.

Fig. 3 shows the abstract of the power-fail-detect circuit. This shows that the power failure is detected from the secondary transformer output, which is not regulated. The Zener-diode voltage and RC time constant should be well selected to prevent AC power failure from shutting down the memory system.

Fig. 3 Power-fail-detect circuit


## Power-Switching Circuit

The power-switching circuit replaces the main source $V_{c c}$ by the back-up power source $V_{B A T}$ when the $V_{C C}$ drops, and replaces the $V_{B A T}$ by the $V_{C c}$ when the $V_{C C}$ voltage rises enough to enable normal operation.

Two types of power-switching circuit are shown in Fig. 4 and Fig. 5. The diode-coupled circuit in Fig. 4 requires the main $D C$ supply $V_{c c}$ to be above the required $V_{B A C}$ voltage by the amount of drop through the diode (about $0.6 \sim 0.7 \mathrm{~V}$ ). Fig. 5 shows a transistor-coupled circuit, which has better performance than the circuit in Fig. 4. In this case it is recommended to use a transistor with low collector-base staturation for Q1.

Fig. 4 Diode-coupled switching circuit


Fig. 5 Transistor-coupled switching circuit


## TYPICAL APPLICATION CIRCUIT

## An Example of M5L5101L|P Application

An example of a 1 K -byte non-volatile M5101LP memory system is shown in Fig. 6. In this case, the memoryprotect signal is detected from the voltage of power source Vcc. But it is better to watch the unregulated voltage (see Fig. 3) to produce the memory-protect signal that protects RAMs at the time when the $\mathrm{V}_{\mathrm{cc}}$ is dropping or rising as shown in Fig. 2. The CE2 terminal is used for decoding the RAM array. When the RAMs are not selected (i.e. CE2. $=$ low-level), they enter a stand-by mode, and the power-supply current is extremely low.

Fig. 6 Example of M5L5101LP


## APPLICATION OF CMOS STATIC RAMs

(M5L 5101LP 1K-BIT, M58981S 4K-BIT) FOR DESIGNING NON-VOLATILE MEMORY SYSTEMS

## An Example of M58981 S

The M58981S is a CMOS RAM which is full pin compatible with M5L 2114LP, S and is organized as 1024 words of 4 bits. The M58981S has two control inputs, $\overline{\mathrm{CS}}$ and R/W. The $\overline{\mathrm{CS}}$ can control normal memory operation and stand-by operation. When the RAM is in the stand-by mode (i.e. $\overline{\mathrm{CS}}$ $\geq 2.2 \mathrm{~V}$ ), the power supply current is extremely low.

Fig. 7 shows the memory signal timings at the time when AC power turns on and off. An example of 4 K -byte nonvolatile memory system using M58981S is shown in Fig. 8.


## Other Recommendations

1. Nickel-cadmium batteries are available for the memory back-up power source because of its rechargeable operation and wide variety of capacities, sizes and styles. For the details of this, see related articles.
2. In order to decrease DC power-source impedance, decoupling capacitors whose leak currents are small should coupling capacitors whose leak currents are small should
be used. It is also necessary to place $0.01 \sim 0.1 \mu \mathrm{~F}$ monolithic-type capacitors and $2 \sim 5 \mu \mathrm{~F}$ tantalum types effectively.

Fig. 7 Power on-off timing (M58981S)

3. When CMOS gates are used for decoding logic as shown in Fig. 6 and Fig. 8, it should ibe carefully ascertained that the propagation time of CMOS gates does not exceed the access time of memory, and also that the stand-by voltage of the gates does not drop below 3 V .

## DESCRIPTION

To operate the M58656 S as a non-volatile random-access memory, it is necessary to apply erase, write and read signals to the memory gate (MG) terminal.

Since the operation is executed at a transient state of power on-off, circuit configuration of power supply is critical.

For the first requirement, an MG signal driver circuit with non-volatile read mode 2 is given as an example, and for the second requirement, an example of a power cut-off detection circuit is shown.

EXAMPLE OF MG SIGNAL DRIVER CIRCUIT Timing Diagram

(1) Setting of erase pulse width $\mathrm{t}_{\mathrm{w}}$ (MGE1)
(2) Pulse interval between erase and write
determined by load capacitance ( $\mathrm{R}_{1}$ is variable)
(3) Setting of write pulse width $t_{w}$ (MGW1)
(4) Setting of $\overline{N R}$ signal low-level duration
(5) Setting of $\mathrm{t}_{\mathrm{su}}(\overline{\mathrm{NR}}-\mathrm{MG})$
(6) Pulse width setting for read signal

The read signal is determined by (6) and the values of $\mathrm{R}_{2}$ and $\mathrm{C}_{1}$.

## Schmitt Trigger Circuit

The on-off detection voltage of power supply $\mathrm{VCc}^{\prime}$ is variable depending on the values of $\mathrm{R}_{\mathrm{C} 1}, \mathrm{R}_{\mathrm{B} 2}$.

The data for reference is as shown below. ( $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$, $V_{D D}=-15 \mathrm{~V}$ )




V IN
Supply Current

| Power supply | Voltage condition | Current |
| :---: | :---: | :---: |
| VCC | 5 V | 150 mA |
| VDD $^{2}$ | -15 V | 50 mA |
| VMGE $^{\text {VMGW }}$ | 34 V | 0.3 mA |
| VMG $^{2}$ | -23 V | 0.3 mA |

Note 1: 'The above measurements are at $\mathrm{Ta}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ with four M53322Ps asjTL.

## Other Recommendations

1. For gate protection, connect MG terminal to MG signal through $1 \mathrm{k} \Omega$ resistance in series.
2. Connect TTL output to input terminal through $1 \mathrm{k} \Omega$ resistance placed between $\mathrm{V}_{\text {SS }}$.


## Power Cut-Off Detection Circuit

For non-volatile configuration of the memory system, the non-volatile mode must be realized during the period from the detection of abnormal power supply to the actual drop of the power. That is, the specified voltage must be maintained to the point where erase and write modes of non-volatile operation are completed.

For the detection of abnormal power supply, therefore, an independent circuit apart from the stabilized power supply must be provided so as to report abnormal conditions to the system before the stabilized power supply (system power) starts to drop.

Fig. 2 shows an example of such a detection circuit.

The detection point of abnormal power is near the secondary, where the Schmitt trigger functions to warn of power cut-off when the rectified secondary voltage falls below the set voltage by the Zener diode.

The $\mathrm{C}_{2}$ and $\mathrm{R}_{2}$ are so adjusted as not to sense the voltage variation within the range not influential over RAM operation but to warn of abnormal variation before the system power falls.

Abnormal power is processed during the time lag between the detection and the drop of the system power due to the delay of the $\mathrm{C}_{1}$ and a constant-voltage circuit.

Fig. 2 Typical detection circuit


MITSUBISHI LSIs
APPLICATION CIRCUITS FOR 1K-BIT NON-VOLATILE STATIC RAM

## (M58656S)

M58656S Memory Cell Configuration



Note 2 : As for the address, " 0 " is for high-level and " 1 " is for low-level.
3 : In the memory cell circuit, the flip-flop node is not fixed either at " $D$ " or at " $\bar{D}$ "

## SUBROUTINES

## DESCRIPTION

Examples of subroutines for the MELPS 4 single-chip 4-bit microcomputer are described below. The subroutine calling
sequence is also explained.

Subroutine

- A-D conversion by successive approximation.
- A-D conversion by sequential comparisons.
- Clear file.
- Right-shift file.
- Left-shift file.
- Transfer of file.
- Exchange of file.
- Increment memory.
- Decrement memory.
- Skip non-zero memory.
- Skip non-zero file.
- BCD addition of files.
- BCD subtraction of file.
- Sign change of file.

| Mnemonic | Program <br> list referenc |
| :---: | :---: |
| ADC1 | Fig. 4 |
| ADC2 | Fig. 5 |
| CF.CFM | Fig. 11 |
| RSF | Fig. 11 |
| LSF | Fig. 11 |
| TF | Fig. 12 |
| EXF | Fig. 13 |
| INM | Fig. 13 |
| DEM | Fig. 13 |
| SNM | Fig. 13 |
| SNFMA,SNFMI | Fig. 16 |
| ADF | Fig. 17 |
| SBF | Fig. 17 |
| SCF | Fig. 17 |

## 1. Effective Subroutine Program Procedures

These procedures are effective in reducing memory size of the program and increasing program execution speed. Convenient instructions that are used in subroutines are discussed.

### 1.1 Subroutine call instructions

The following four instructions can be used as subroutine call instructions:

## BM, BMA, BML, BMLA

The BM and BMA instructions are one-word instructions that can call all the subroutine stored in page 14 . These instructions are designed to designate page 14 automatically by hardware action. If the entrance of a subroutine is programmed on page 14, the subroutine can be called by these one-word instructions, which reduces programming memory requirements.

When the BM, BMA, B or BA instruction is executed on page 14 (in other words, when any of these instructions are used on page 14) the BM and BMA instructions will operate as a branch on page 14 and the $B$ and $B A$ instructions will operate as a branch on page 15 . When any of the RT, RTS, $B L, B L A, B M L$ and BMLA instructions is executed, this special function is cancelled and BM, BMA, B and BA no longer have a special function. That is, the BM and BMA instructions operate as subroutine call instructions on page 14 and the $B$ and $B A$ instructions as on-page branch instructions. Details of these functions are explained in Fig. 1.

In case the whole subroutine cannot be stored on page 14, only the entrance to the subroutine should be stored on page 14. The balance of the subroutine programs should be
stored on another page and branched to. Page 14 can be used without any problems for programs other than subroutines.

Fig. 1 Subroutine call instructions


### 1.2 Consecutively described skip instructions

If either arithmetic LA or RAM addressing LAX instructions appear in sequence, only the first instruction will be executed and the successive same instructions are skipped. It is useful for clearing files as shown in Fig. 7.

### 1.3 In-RAM file designation changing instructions

The following four instructions:
TAM $\mathbf{j}$ (where, $\mathrm{j}=0 \sim 3$ )
XAM j (where, $\mathrm{j}=0 \sim 3$ )
XAMD j (where, $\mathrm{j}=0 \sim 3$ )
X A MI j (where, $\mathrm{j}=0 \sim 3$ ),
automatically change the contents of the X register depending on the contents of the $Z$ register. File designation is made by the immediate modifier $\mathrm{j}(\mathrm{j}=0 \sim 3)$. Its designating rules are shown in Table 1. These instructions are very useful for shifting and transferring data within files.

Table 1 In-RAM file designation changing rules using the TAM, SAM, SAMD and SAMI instructions.

| Contents of the <br> Value of $j$ | $(Z)=0$ | $(Z)=1$ |
| :---: | :---: | :---: |
| 0 | No change | No change |
| 1 | $\begin{aligned} & F 0 \rightleftarrows F 1 \\ & F 2 \rightleftarrows F 3 \end{aligned}$ | $\begin{aligned} & \mathrm{F} 4 \rightleftarrows \mathrm{~F} 5 \\ & \mathrm{~F} 6 \rightleftarrows \mathrm{~F} 7 \end{aligned}$ |
| 2 | $\begin{aligned} & \mathrm{F} 0 \leftrightarrows \mathrm{~F} 2 \\ & \mathrm{~F} 1 \rightleftarrows \mathrm{~F} 3 \end{aligned}$ | $\begin{aligned} & \text { F4 } \leftrightarrows \text { F6 } \\ & \text { F5 } \leftrightarrows 7 \end{aligned}$ |
| 3 | $\begin{aligned} & \mathrm{F} 0 \rightleftarrows \mathrm{~F} 3 \\ & \mathrm{~F} 1 \rightleftarrows \mathrm{~F} 2 \end{aligned}$ | $\begin{aligned} & \text { F } 4 \rightleftarrows \mathrm{~F} 7 \\ & \text { F5 } 5 \mathrm{~F} 6 \end{aligned}$ |

# MITSUBISHI MICROCOMPUTERS MELPS 4 PROGRAM LIBRARY 

## SUBROUTINES

## 2. A-D Conversion Programs

A-D conversion is performed by comparing the input voltage of the analog input port K with $\mathrm{V}_{\text {ref, }}$ which is generated by the D-A converter, and checking the contents of the H-L register until they at are the same level. Register $Y$ designates the port $K$ input. For example, the input $K y$ is selected when the contents of the Y register are y .

There are two methods, successive approximation and sequential comparison, for A-D conversion. Either is selected by means of the program.

### 2.1 Successive approximation method

Program Operation
In this method, the input voltage in the analog input port $K(Y)$ is converted to an 8 -bit digital value using the successive approximation technique, and the result is stored in the $\mathrm{H}-\mathrm{L}$ register.

Its program flow is shown in Fig. 2. The H-L register is first cleared, and then the $C$ register is set to designate the most significant bit (MSB) of the H-L register. When the instruction CPA is executed after " 1 " has been set in the MSB, the input voltage in the analog input port $K_{(Y)}$ is compared with the D-A conversion output $\mathrm{V}_{\text {ref }}$.
When

$$
\left|V_{\text {ref }}\right|>\left|V_{K(Y)}\right|
$$

is met during the execution of the next instruction (during the execution of the NOP instruction), $J_{(Y)}$ is set to " 1 ". Otherwise it will be reset to " 0 ". If

$$
\left|V_{r e f}\right|>\left|V_{K(Y)}\right| \text { i.e. } J_{(Y)}=1
$$

the MSB of the $\mathrm{H}-\mathrm{L}$ register is reset to " 0 ". If

$$
\left|V_{r e f}\right|<\left|V_{K(Y)}\right| \text { i.e. } J_{(Y)}=0
$$

the MSB will remain as " 1 ". Then (C) is decremented by 1 , and the above procedure is repeated eight times until reaching the least significant bit (LSB).

This successive approximation method has a constant conversion speed-approximately 0.6 ms at 600 kHz -and thus it is suitable for examining analog value with large variations and detecting different analog values from multiple channels.

## Subroutine Call

The subroutine is called after designating the terminal of the analog input port $K$ and the bit position of the $J$ register with the Y register. A-D conversion is performed for the port $K_{0}$ in the following example.
$\begin{array}{ll}L X Y & 0,0 \\ B M & \text { ADC1 }\end{array}$

Fig. 2 A-D conversion subroutine flow chart for the successive approximation method


## SUBROUTINES

### 2.2 Sequential comparison method Program Operation

In this method, the input voltage in the analog input port $K(Y)$ is converted to an 8 -bit digital value using the sequential comparison technique, and the result is stored in the $\mathrm{H}-\mathrm{L}$ register.

Its program flow is shown in Fig. 3. First the appropriate contents of the H-L register are D-A converted, and the $\mathrm{V}_{\text {ref }}$ is compared with the input $\mathrm{V}_{\mathrm{K}}(\mathrm{Y})$.
If

$$
\left|V_{r e f}\right|>\left|V_{K(Y)}\right| \text { then }\left(C_{y}\right) \text { is set to " } 1 "
$$

and if

$$
\left|V_{r e f}\right|<\left|V_{K(Y)}\right| \text { then }\left(C_{\gamma}\right) \text { is reset to " } 0 \text { " }
$$

The H-L register is decremented when (CY) is 1 and decreases $\left|V_{\text {ref }}\right|$ by $V_{\text {REF }} / 256$. Otherwise, the $H-L$ register is incremented, when (CY) is 0 , and increases $\left|V_{r e f}\right|$ by $V_{\text {REF }} / 256$. The comparison will come to an end when the magnitudes of $\left|V_{r e f}\right|$ and $\left|V_{K(Y)}\right|$ are exchanged.

The contents of the $H$ and $L$ registers are stored in the A register, and the contents of the A register are either incremented or decremented. First, the low-order 4 bits ( $L$ register) are incremented or decremented, followed by of the high-order 4 bits ( H register), and then the $L$ register again.

To increment the A register, 1 is added to that register. Testing whether the ( $A$ ) is 15 or not is performed by the $A$ instruction and by checking if the carry is 1 . To decrement the A register, 15 is added to the A register. Testing whether (A) is 0 or not is performed by the A instruction and by checking if the carry is 0 .

It will test $(H)=0$, when $V_{\text {ref }}=\frac{0}{256} V_{\text {REF }}$ is met, and
will test $(H)=15$, when $V_{\text {ref }}=\frac{256}{256} V_{\text {REF }}$ is met.

## Subroutine Call

The subroutine call is executed after designating the terminal of the analog input port K and the bit position of the J register with the Y register. A-D conversion is performed for the port $\mathrm{K}_{0}$ in the following example. However, it will reduce conversion time if the subroutine is called after setting an expected value in the $H$ and $L$ registers, in cases where the digital value can be anticipated.

$$
L X Y \quad 0,0
$$

$(\mathrm{H}) \leftarrow$ expected value
(L) $\leftarrow$ expected value

BM ADC 2

Fig. 3 A-D conversion subroutine flow chart for the sequential comparison method.


MITSUBISHI MICROCOMPUTERS
MELPS 4 PROGRAM LIBRARY

SUBROUTINES

Fig. 4 ADC1 program list

| 2 |  |
| :--- | :--- |
| 3 |  |
| 4 |  |
| 5 |  |
| 6 |  |
| 7 |  |
| 8 |  |
| 9 |  |
| 10 |  |
| 11 |  |
| 12 |  |
| 13 |  |
| 14 |  |
| 15 |  |
| 16 | 00 |
| 17 | 01 |
| 18 | 02 |
| 19 | 03 |
| 20 | 04 |
| 21 | 05 |
| 22 | 06 |
| 23 | 07 |
| 24 | 08 |
| 25 | 09 |
| $26 * W O$ OA |  |
| 27 | $O B$ |
| 28 |  |

Fig. 5 ADC2 program list

| 29 |  |  |
| :---: | :---: | :---: |
| 30 |  |  |
| 31 |  |  |
| 32 | OC | 008 |
| 33 | OD | 04 |
| 34 | OE | 029 |
| 35 | OF | 04 |
| 36 | 10 | 008 |
| 37 | 11 | 018 |
| 38 | 12 | 029 |
| 39*W0*13 |  | 11 |
| 40 | 14 | 02 F |
| 41 | 15 | 044 |
| 42 |  |  |
| 43 | 16 | OA1 |
| 44*WO*17 |  | 126 |
| 45 | 18 | 019 |
| 46*WO* 19 |  | 110 |
| 47 | 1 A | 02 F |
| 48*WO*1B |  | 110 |
| 49 | 1 C | 044 |
| 50 | 10 | OAF |
| 51*WO*1E |  | 118 |
| 52 | 1 F | 019 |
| 53 | 20 | 058 |
| 54 | 21 | OAF |
| 55*WO*22 |  | 124 |
| 56 | 23 | OBO |
| 57 | 24 | 059 |
| 58*WO*25 |  | 110 |
| 59 | 26 | 019 |
| 60 | 27 | 058 |
| 61 | 28 | OAI |
| 62 | 29 | OBF |
| $63 * W 0 * 2 A$ |  | 124 |
| 64 |  |  |
| 65 |  |  |


*

```
************************************************************
*SUBR: ADC2 8-BIT A-D CONVERSION, BY SEQUENTIAL COMPARISON*
************************************************************
ADC2 CPA COMPARE PORT K & VREF
    RC (CY)=0
    SZJ SKIP IF (J(Y))=0
    SC (CY)=1
ADC21 CPA COMPARE PORT K & VREF
    XAL (A) EX (L)
    SZJ SKIPIF (J(Y))=0
    BM ADC23 ACTS AS INSTRUCTION B ON PAGE 14
    SZC SKIP IF (CY)=0
    RT RETURN,CONVERSION FINISHED
    A 1 (A)=(A)+1,SKIP IF CARRY=0
    BM ADC26 ACTS AS INSTRUCTION B ON PAGE 14
    (L) = (A)
    ACTS AS INSTRUCTION B ON PAGE 14
    SKIP IF (CY)=0
    ACTS AS INSTRUCTION B ON PAGE }1
        RETURN,CONVERSION FINISHED
        (A)=(A)+15,SKIP IF CARRY=0,(A)=(A)-1
        ACTS AS INSTRUCTION B ON PAGE }1
        (L) =(A)
        (A) EX (H)
        (A) =(A)+15,SKIP IF CARRY =0, (A)=(A)-1
        ACTS AS INSTRUCTION B ON PAGE }1
        (A) =0
        (H)=(A)
        ACTS AS INSTRUCTION B ON PAGE 14
        (L) = (A)
        (A) EX (H)
        (A) =(A)+1, SKIP IF CARRY =0
        (A)}=1
        ACTS AS INSTRUCTION B ON PAGE 14
        END OF ADC2
```


## 3. Clear File

## Program Operation

These are subroutines that are used in clearing files FO~F7, which are formed in the RAM area and are organized as up to 16 words each. The file organization is shown in Fig. 6. These are subroutines, selected by the $Z$ register, that clear the addresses $0 \sim$ MAX (MAX $=0 \sim 15$ ) or that clear the addresses MIN~15 (MIN = $0 \sim 15)$. After MAX and MIN have been initialized and then an LXY instruction that designates the file number is branched, only the first LXY instruction will be executed, and the successive ones are skipped.

To use CFM to make a subroutine that clears the addresses MIN~MAX designated by the $Y$ register of each file, the instruction set SEY max is inserted after the XAMI 0 instruction.

## Subroutine Call

An example of subroutine call is shown in Fig. 7. The constants MAX and MIN first have to be equated by a pseudo instruction. A file group is then selected by the $Z$ register as shown below:

When $(Z)=$ ' 0 '": F0, F1, F2, F3
When $(Z)=" 1$ "': F4, F5, F6, F7
then the $B M$ instruction calls a subroutine of each file unit.

Fig. 7 How to call the clear-file subroutines

Fig. 6 Function of clear-file subroutine


| MAIN |  |  |
| :---: | :---: | :---: |
| MAX | EQU | 7 |
| M IN | EQU | 12 |
|  | ! |  |
|  | L Z | 0 |
| L | B M | C F 0 |
|  | B M | C F 1 |
| - | B M | C F 2 M |
|  | B M | C F 3 M |
|  | L Z | 1 |
|  | B M | C F 0 |
|  | B M | CF 2 M |
| SUbroutines (ON PAGE 14) |  |  |
| $\xrightarrow{\square} \mathrm{CFO}$ | LXY | O, MAX |
| $\rightarrow$ C F 1 | LXY | 1, MAX |
| C F 2 | LXY | 2, MAX |
| C F 3 | LXY | 3, MAX |



$\ldots \ldots \ldots \ldots \ldots . . . . . . . . . . . . . . . . . . . .$.
$\ldots \ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . .$.
$\ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . .$.
$\ldots \ldots \ldots \ldots . . . . . . . . . . . . . . . . . . . .$.



- Clears F6 (12~15).

MITSUBISHI MICROCOMPUTERS MELPS 4 PROGRAM LIBRARY

## SUBROUTINES

## 4. Right-Shift File

## Program Operation

This is a subroutine that is used to right-shift the files FO~F7, as shown in Fig. 8. The contents of address 0 $\sim$ MAX (MAX $=0 \sim 15$ ) in a file designated by the $Y$ register are shifted right one digit. The most significant digit (MSD) is filled with 0 and the contents of the least significant digit (LSD) are stored in the A register.

## Subroutine Call

The constant MAX has to be equated by using a pseudo instruction. Then the appropriate file group is selected by the X register before calling the subroutine. An example is shown below, in which the digit numbers $0 \sim 7$ of the file $F$ are shifted right 2 digits

| MAX | EQU | 7 |
| :---: | :---: | :--- |
|  | $\vdots$ |  |
|  | LZ | 1 |
|  | BM | RSF1 |
|  | BM | RSF 1 |

Fig. 8 Example of right-shift file execution


## 5. Left-Shift File

## Program Operation

This is a subroutine that is used to left-shift the files FO~F7, as shown in Fig. 9. The contents of address MIN $\sim 15$ (MIN $=0 \sim 15$ ) in a file designated by the $Y$ register are shifted left one digit. The least significant digit (LSD) is filled with 0 and the contents of the most significant digit (MSD) are stored 17 the A register.

A subroutine that is to left-shift MIN~MAX can be made by inserting

SEY max
following the XAMI 0 instruction. When MIN $=0$ is equated, it performs the same digits as the right-shift file subroutine. The instruction SEY, however, may be omitted when the skip condition is altered by the optional XAMI instruction.

## Subroutine Call

The constant MIN has to be equated by using a pseudn instruction. Then the appropriate file group is selected by the $Z$ register before calling the subroutine. An example is shown below, in which the digit numbers 12~15 of the file F7 are shifted left one digit.

| MIN | EQU | 12 |
| :---: | :---: | :---: |
|  |  |  |
|  | LZ | 1 |
|  | BM | LSF3 |

Fig. 9 Example of left-shift file execution


## 6. Transfer of File

## Program Operation

This is a subroutine that is used for transferring the contents of the files FO~F7. The data (MAX + 1 words) in the addresses $0 \sim$ MAX ( $M A X=0 \sim 15$ ) of the file designated by the $Y$ register is transferred.

As already discussed in section 1.3, changing file designation in the RAM is automatically performed by the TAM j and XAMD j instructions. An example is shown in Fig. 10, in which the contents of the file FO are transferred to the file F1. Each time the TAM 1 and XAMD 1 instructions are executed, the designated file changes to $\mathrm{FO} \rightarrow$ $A \rightarrow F 1$. . . and so on.

Data-transfer subroutines of the address MIN~15 can be made by changing MAX to MIN and the XAMD $j$ instruction to XAMI j.

## Subroutine Call

The constant MAX has to be equated by using a pseudo instruction. Then the appropriate file group is selected by the $\mathbf{Z}$ register before calling the subroutine. An example is shown below, in which file F0 is transferred to file F1 and F5 to F7. Digits transferred in each file are 0~7.

$$
\begin{aligned}
& \text { MAX EQU } 7 \\
& \text { LZ } 0 \\
& \text { BM TF10 } \\
& \text { LZ } 1 \\
& \text { BM TF31 }
\end{aligned}
$$

Fig. 10 File transfer example of $(\mathrm{F} 1) \leftarrow(\mathrm{FO})$


Note 2 : The arrows show how the file is changed.

Fig. 11 CF, CFM, RST and LSF program lists


Fig. 12 TF program list

| 114 |  |
| :--- | ---: |
| 115 |  |
| 116 |  |
| 117 | $4 B$ |
| 118 | 4 C |
| 119 | $4 D$ |
| 120 | 4 E |
| 121 | 4 F |
| 122 | 50 |
| 123 *WO | 51 |
| 124 | 52 |
| 125 |  |
| 126 | 53 |
| 127 | 54 |
| 128 | 55 |
| 129 | 56 |
| 130 | 57 |
| 131 | 58 |
| $132 * W O * 59$ |  |
| 133 | $5 A$ |
| 134 |  |
| 135 | $5 B$ |
| 136 | $5 C$ |
| 137 | $5 D$ |
| 138 | $5 E$ |
| 139 | $5 F$ |
| 140 | 60 |
| $141 * W O *$ | 61 |
| 142 | 62 |
| 143 |  |

## MITSUBISHI MICROCOMPUTERS

## MELPS 4 PROGRAM LIBRARY

## SUBROUTINES

## 7. File Exchange

## Program Operation

This is a subroutine that is used for exchanging the contents of the files F0~F7. The data (MAX + 1 words) in the addresses of $0 \sim$ MAX (MAX $=0 \sim 15$ ) of the designated files is exchanged.

Exchanging of in-RAM files is performed by the TAM $j$ and XAM j instructions.

Data-exchange subroutines of the address MIN~15 (MIN $=0 \sim 15$ ) can be made by changing MAX to MIN and the XAMD 0 instruction to XAMI 0.

## Subroutine Call

The constant MAX has to be equated by using a pseudo instruction. Then the appropriate file group is selected by the $\mathbf{Z}$ register before calling the subroutine. An example is shown below, in which file F0 is exchanged with file F1 and F4 with F7. Digits exchanged in all files are 0~7.

MAX EQU 7

L Z 0
BM EXFO1
L Z 1
BMEXFO3

## 8. Increment/Decrement Memory Program Operation

This is a subroutine that is used to increment or decrement the contents of a specific word in the RAM. The specific addresses that can be incremented or decremented are shown below.

| $M(z, 0,0)$ | $\left(F 0_{0}\right.$ or $\left.F 4_{0}\right)$ |
| :--- | :--- |
| $M(z, 1,11)$ | $\left(F 1_{11}\right.$ or $\left.F 5_{11}\right)$ |
| $M(z, 2,13)$ | $\left(F 2_{13}\right.$ or $\left.F 6_{13}\right)$ |
| $M(z, 3, \max )$ | $\left(F 3_{\text {max }}\right.$ or $\left.F 7_{\text {max }}\right)$ |

Other addresses can be programmed by changing the LXY $x, y$ instruction.

## Subroutine Call

The appropriate file group is selected by the $Z$ register before calling the subroutine. An example is shown below, in which $M(0,0,0)$ is incremented and $M(1,2,13)$ is decremented:
L Z 0

BM INMOOO
LZ 1
BM DEM213

## 9. Skip Non-Zero Memory <br> Program Operation

This is a subroutine that is used in test if the contents of specific words in the RAM are 0 . The specific addresses that can be tested are shown below.

| $M(z, 0,0)$ | $\left(F F_{0}\right.$ or $\left.F 4_{0}\right)$ |
| :--- | :--- |
| $M(z, 1,11)$ | $\left(F 1_{11}\right.$ or $\left.F 5_{11}\right)$ |
| $M(z, 2,13)$ | $\left(F 2_{13}\right.$ or $\left.F 6_{13}\right)$ |
| $M(z, 3, \max )$ | $\left(F 3_{\max }\right.$ or $\left.F 7_{\text {max }}\right)$ |

If the contents of the specified address of the RAM are 0 , the program execution returns to the instruction following the one that called the subroutine. If the contents are not 0 , this instruction is skipped, and the return is to the second instruction following the call.

Other addresses can be tested by changing the LXY x , y instruction.

## Subroutine Call

The appropriate file group is selected by the $Z$ register before calling the subroutine. When the contents of the RAM are 0 , execution returns to the following instruction. When the contents of the RAM are not 0 , the execution returns to the second instruction.

The following is an example in which the contents of M (1, 1, 11) are tested:

## L Z 1

## B M SNM111

## INST $1 \leftarrow$ Return if " 0 "

INST $2 \leftarrow$ Return if " 1 "
10. Skip Non-Zero File Program Operation
This is a subroutine that is used to test if all the words of files FO~F7 are 0 . There are two subroutines applicable: one for testing the addresses $0 \sim$ MAX (MAX $=0 \sim 15$ ) and the other for testing the addresses MIN~15 (MIN $=0 \sim 15$ ).

If the contents of the specified file are 0 , the program execution returns to the instruction following the one that called the subroutine. If the contents are not 0 , this instruction is skipped, and the return is to the second instruction following the call.

In case of digit MIN~MAX, a program can be made by inserting SEY MAX next to the instruction XAMI 0 of the subroutine SNFMI.

## Subroutine Call

The appropriate file group is selected by the $\mathbf{Z}$ register before calling the subroutine. In case the contents of the file are 0 , the program execution returns to the instruction following the one that called the subroutine. If the contents are not 0 , the program execution skips this instruction. An example is shown below, in which the contents of the file $\mathrm{FO}_{0} \sim \mathrm{FO}_{7}$ are tested.

Fig. 13 EXT, IMN, DEM and SNM program lists


| MAX EQU | 7 |
| :---: | :---: | :---: |
| $\vdots$ |  |
| LZ | 0 |
| B M | SNFOMA |
| Instruction $1 \leftarrow$ Return if $\left(\mathrm{FO}_{0} \sim \mathrm{FO}_{7}=0\right)$ |  |
| Instruction $2 \leftarrow$ Return if not $\left(\mathrm{FO}_{0} \sim \mathrm{FO}_{7}=0\right)$ |  |

## 11. BCD Addition of Files

## Program Operation

This is a subroutine that is used to perform addition in the BCD mode among the files F0~F7. It performs BCD addition of 16 -MIN digits in the addresses MIN~15 (MIN $=0 \sim 15$ ). The flowchart is shown in Fig. 14, and an example is shown in Fig. 15.

First, the carry CY has to be cleared. The file FX1 is BCD compensated by adding 6 to its contents. Then the contents of the FX2 are added to the contents of the FX1 and the carry is checked. When the carry is off, 10 is added to its contents, which is the same as subtracting 6, and there is no need to BCD adjust. The files FX1 and the FX2 can be alternated by the TAM j and XAMI j instructions. When the BCD addition of the most significant digit is completed, the contents of the carry CY are checked. If (CY) $=0$, the program execution returns to the main program after skipping the instruction following the call. When (CY) $=1$, indicating an overflow, the program execution will return to the instruction following the call. It is possible to test for overflow state by testing the CY. In this case, the instruction following the instruction SZC is replaced with the instruction RT.

Selection of the files FX1 and the FX2 is made by changing $x$ of the LXY $x, y$ instruction and $j$ of the TAM $j$ and XAMI jinstructions.


## Subroutine Call

The value j has to be equated by using a pseudo instruction. The appropriate file group is selected by the $Z$ register before calling the subroutine. The program execution will skip the instruction following the subroutine call when the result of the BCD addition is correct, and return to this instruction when there is an overflow. An example of $\left(\mathrm{FO}_{15} \sim \mathrm{FO}_{12}\right) \leftarrow\left(\mathrm{FO}_{15} \sim \mathrm{FO}_{12}\right)+\left(\mathrm{F}_{15} \sim \mathrm{~F} 1_{12}\right)$ is shown below:


Fig. 14 BCD file addition subroutine flowchart


Fig. 15 BCD file addition (example of (FO) $\leftarrow(F 0)+(F 1)$ )


Note 3 : The arrows show how the file is changed.

## 12. BCD Subtraction of Files

## Program Operation

This is a subroutine that is used to perform subtraction in the BCD mode among the files F0~F7. It performs BCD subtraction of 16 -MIN digits of the address MIN~15 (MIN = 0~15).

It has the same program procedure as BCD addition, performing subtraction by adding the 1 's complement. When the borrow is 1, BCD adjustment is performed by adding 10.

File selection of the files FX1 and FX2 is made by changing $x$ of the LXY $x, y$ instruction and $j$ of the TAM $j$ and XAMI j instructions, as in BCD addition. Please refer to the procedure given in the section for BCD addition.

## Subroutine Call

The value j has to be equated by using a pseudo instruction. An appropriate file group is selected by the $Z$ register before calling the subroutine. The program execution will skip the instruction following the subroutine call when the result of the BCD subtraction is correct, and return to the next instruction when subtraction results in a carry. An example of $\left(F 7_{15} \sim F 7_{12}\right) \leftarrow\left(F 7_{15} \sim F 7_{12}\right)-\left(F 5_{15} \sim F 5_{12}\right)$ is shown at right:

| MIN | EQU | 12 |
| :--- | :---: | :--- |
| J | EQU | 2 |
|  | $\vdots$ |  |
|  | LZ | 1 |
|  | BM | SBF 32 |


| Instruction $1 \leftarrow$ Return if overflow |
| :--- |
| Instruction $2 \leftarrow$ Return if no overflow |

## 13. Sign Change of file

## Program Operation

This is a subroutine that is used to invert the sign in the sign digit, SIGN (SIGN $=0 \sim 15$ ), of the files F0~F7. The positive state is indicated when the 8 bit is 0 , and the negative state when the 8 bit is 1 . Thus inversion is attained by adding 8 to memory.

Fig. 16 SNFMA and SNFMI program lists

45

[^18]```
************************************************************
*SUBR: SNFMA SKIP NON-ZERO FILE FX(O-MAX).NE.O ? *
************************************************************
SNFOMA LXY O,MAX FO(O-MAX).NE.O ? OR F4(O-MAX).NE.O ?
SNFIMALXY 1,MAX FI(O-MAX).NE.O ? OR F5(0-MAX).NE.0 ?
SNF2NA LXY 2,MAX F2(O-MAX).NE.O ? OR F6(0-MAX).NE.O ?
SNF3MA LXY 3,MAX F3(O-MAX).NE.O ? OR F.7(O-MAX).NE.O ?
SNF4 LA 0 (A) =0
    SEAM SKIP IF (A).EQ.(M(DP))
    RTS RETURN IF FX(O-MAX).NE.O
    XAMD 0 (A):=(M(DP)),(Y)=(Y)-1,SKIP IF (Y)=0
    BM SNF4 ACTS AS INSTRUCTION B ON PAGE }1
    RT RETURN IF FX(O-MAX).EQ.O
        END OF SNFMA
*
*****************************************************************
*SUBR: SNFMI SKIP NON-LERO FILE FX(MIN-15).NE.O ?
************************************************************
SNFOMI LXY O,MIN FO(MIN-15).NE.O ? OR F4(MIN-15).NE.O ?
SNFIMI LXY 1,MIN FI(MIN-15).NE.O ? OR F5(MIN-15).NE.O ?
SNF2MILLXY 2,MIN F2(MIN-15).NE.O ? OR FG(MIN-15).NE.O ?
SNF3MI LXY 3,MIN F3(MIN-15).NE.O ? OR F7(MIN-15).NE.O ?
SNF5 LA 0 OM (A):=0
    SEAM SKIP IF (A).EQ.(M(DP))
    XAMI 0 (A)=(M(DP)),(Y)=(Y)+1,SKIP IF (Y)=15
    lll
    RT RETURN IF FX(MIN-15).EQ.O
    END OF SNFMI
```

Fig. 17 ADF, SBF and SCF program lists


MITSUBISHI MICROCOMPUTERS APPLICATION OF MELPS 4 SINGLE-CHIP 4-BIT MICROCOMPUTER

## (M58840-XXXP) IN A MICROWAVE OVEN

## DESCRIPTION

A typical example of an application in which a Mitsubishi MELPS 4 single-chip 4-bit microcomputer is used in the microwave oven.

The system is designed to control the magnetron, fan and buzzer of the microwave oven by the touch-keyboard input, and to display the time and temperature, along with the power, on the large fluorescent display tube, as well as displaying the MODE on the LEDs (8 pieces). Its features include controls for designating the start-up time and controlling the defrosting process (time and power), the cooking process \#1 (time, temperature and power) and the cooking process \#2 (time, temperature and power). In addition, the clock can be used as an independent timer.

The program for the microwave oven application is stored in the M58840-001P.

## FEATURES

- Programmed operation for DEFROST, COOK 1 and COOK 2 processes
- Time, temperature and power controls
- Clock and timer
- Display of the time, temperature and power on the large fluorescent display tube
- The simplification in circuit design facilitates cost reduction and miniaturization of the oven.


## FUNCTIONS

## 1. Microwave Oven Function

(1) Outline of operation

When the start key is depressed after setting up the cooking conditions (time, temperature and power) through the touch key, the oven starts operating in the following sequence regardless of the order the conditions were keyed in.


As soon as one process is completed, the next process is started, skipping those processes that are not designated, until finished. In addition, the clock can be used as an independent timer.
(2) Clock

The clock has a 12 -hour dial and indicates hours and minutes.
(3) Timer

The timer actuates the buzzer at the specific time designated in minutes and seconds.
(4) Start time

It designates the start time and starts the cooking when that specific time is reached.
(5) Defrosting

Power and time can be selected for defrosting, but when no power setting is made, the oven automatically uses a $50 \%$ setting. During the set time, the system
controls the magnetron, on and off, to maintain the power specified, and turns the magnetron off as soon as the specific period is over. The oven is kept in this halt condition for the duration.
(6) COOK 1

The operating power, temperature and time can be selected for this process. If no specific power is designated, the oven automatically uses a $100 \%$ setting. The operating temperature can be selected in the range of $35^{\circ} \mathrm{C} \sim 95^{\circ} \mathrm{C}$. The magnetron is operated, on and off, at the power setting after the cooking has started until the selected temperature is reached. Although the magnetron is turned off after reaching the selected temperature, it is turned on again when the temperature in the oven falls $3^{\circ} \mathrm{C}$ below the selected temperature. This procedure is repeated until the time is reached for completion of the COOK 1 process.

When no temperature setting is made, the oven operates at the power specified and completes the COOK 1 process when the set time is reached.
(7) COOK 2

The procedures for COOK 2 are the same as those for COOK 1.
(8) Clear

The clear switch is used to change key entries or to advance to the next process and discontinue the process in operation.
(9) Reset

Depressing the reset key terminates the entire cooking process and shifts to clock operation.
(10) Stop

When the stop key is depressed or the door is opened, the cooking process is interrupted. The start key has to be depressed again if the operation is to be resumed.
(11) Display

The operating time, power and temperature are displyed on the fluorescent display tube. The tube displays key-entry data during the key entry. The clock is displayed on the screen by the use of the CLOCK key. It usually indicates remaining cooking time during the cooking operation, but memory contents can be recalled for the clock, power and temperature settings. The oven temperature can also be displayed.
The cooking mode is indicated on the LED.

## 2. Inputs

(1) Key input: $\mathrm{K}_{0} \sim \mathrm{~K}_{7}$

22 keys are arranged in a matrix through the $K$ ports and the D ports, using the touch keyboard for input. All inputs are checked 8 times in a 100 ms period before being accepted as valid. This is done to prevent errors in operating the oven. Furthermore, successive key entry cannot be made until it is confirmed 8 times in a period of 100 ms that there were no keys depressed.

## MITSUBISHI MICROCOMPUTERS

 APPLICATION OF MELPS 4 SINGLE－CHIP 4－BIT MICROCOMPUTER
## （M58840－XXXP）IN A MICROWAVE OVEN

The following 22 keys are provided：defrost（DEFR）， cook 1 （COOK 1），cook 2 （COOK 2），temperature （TEMP），power（POWER），start（START），stop（STOP）， clear（CLEAR），reset（RESET），timer（TIMER），clock （CLOCK），start time（S．TIME）and numbers（ $0 \sim 9$ ）．
（2）Time detection input： $\mathrm{K}_{13}$
This input is used to count the time．Rectified AC waveform from the power source is applied．
（3） $50 / 60 \mathrm{~Hz}$ switching input： $\mathrm{K}_{9}$
This input is used to compensate for the power source， 50 Hz or 60 Hz ．
（4）Temperature sensor input：$K_{11}$
Voltage appropriate to the temperature is applied from the thermistor located in the temperature probe．
（5）Temperature probe SW input： $\mathrm{K}_{8}$
This input is used in checking whether the temperature probe is operating．
（6）Door SW input，$K_{10}$
This input is used to check whether the door is open．
（7）Touch keyboard comparison voltage setup input： $\mathrm{K}_{14}$ This is an input with which the detection level is set up for the touch keyboard．It very useful when the specifications of the touch keyboard are altered．
3．Outputs
（1）Magnetron control output：$D_{4}$
The magnetron is activated with a high－level output，and disabled with a low－level output．Alternate on／off operations are repeated with the designated power （duty）in units of 30 seconds．For instance，the magne－ tron is activated for a period of 9 seconds and disabled for a period of 21 seconds，when the power setting is $30 \%$ ．It also provides on／off action for controlling the temperature．
（2）Fan output：$D_{3}$
The fan is started as soon as the DEFROST，COOK 1 or COOK 2 process is begun，and is turned off as soon as the stop switch is depressed or the cooking process is completed．
（3）Buzzer output： $\mathrm{D}_{5}$
There are three buzzer－control outputs．
0.2 －second buzzer ．．．This buzzer is activated each time a validated key entry is made．
0.5 －second buzzer ．．．This buzzer is activated each time one stage is completed．
3 －second buzzer ．．．This buzzer repeats 0.2 －second intermittent actuation for a period of 3 seconds when the timer completes its counting or the cooking process is completed．
（4）Fluorescent display tube： $\mathrm{S}_{0} \sim \mathrm{~S}_{7}, \mathrm{D}_{6} \sim \mathrm{D}_{9}, \mathrm{D}_{2}$
A large fluorescent display tube can be driven directly with these outputs．（With maximum output voltage of 33 V ，and maximum of 15 mA for the D ports and a maximum of 8 mA for the S ports．）
The display is activated dynamically，and its duty is
about $1 / 14$ ，with an on duration of 0.9 ms ．
The following type of a display is taken into consid－ eration．When indicating the temperature and a＂ C ＂ is displayed in the least significant column，the colon in the center of the display is not displayed．Also for power display the colon is not displayed，and a＂$P$＂is displayed in the least significant column．

（5）LED display： $\mathrm{S}_{0} \sim \mathrm{~S}_{7}, \mathrm{D}_{10}$
Key entry number or the cooking mode is displayed on the LED，and the contents of one or more of the following are displayed：［S．TIME］，［DEFR］，［COOK 1］，［COOK 2］，［TIMER］，［START］，［STOP］，and ［TEMP］．

The LED is activated dynamically，and its duty is about $70 \%$ ，with an on duration of about 9 ms ．
（6）Capacitive panel detection outputs，$D_{0} \sim D_{2}$
Inverted D－port outputs are amplified and supplied to the touch keyboard in order to identify the key depressed in the matrix through the $K$ ports．

Output $D_{2}$ is used for displaying the colon on the fluorecent display tube．

## 4．Key Entries

After depressing a function key，a number key is depressed． Then the data thus entered will be stored in the RAM，after another function key has beed depressed，if no error was detected in the data．
（1）Setting the time
Setup of hours and minutes：
Used to set the CLOCK and S．TIME．Must be set within the range of 1：00～12：59．
Setup of minutes and seconds：
Used to set the TIMER，DEFR，COOK 1 and COOK 2 periods．
Must be set within the range of 1 second $\sim 99$ minutes and 59 seconds．
Error：
When key entry is made over the above upper limits or more than 6 digits are entered，an error indication （ $\mathrm{EE}: \mathrm{EE}$ ）is displayed．
An example of setting the clock operation is shown in the following illustration：
Example of key entry（1）

| KEY | DISPLAY |
| :---: | :---: |
| 1ST STEP 〔CLOCK〕 | － I |
| 2ND STEP（ 1 ） | $\bullet 1$ |
| 3RD STEP 〔 2 〕 | －12 |
| 4TH STEP 〔 3 〕 | $1: \sqrt{3}$ |
| 5TH STEP 〔 4 〕 | $12 \cdot コ 1$ |
| 6TH STEP（START〕 | 1ごコ！ |

## MITSUBISHI MICROCOMPUTERS

 APPLICATION OF MELPS 4 SINGLE-CHIP 4-BIT MICROCOMPUTERWhen a key entry error is detected in the fifth or sixth step, an error indication "EE:EE" is displayed, after the CLEAR key has been depressed. Then the data must be reentered. When there is no error in the key entry, the clock operation will start as soon as the start key is depressed.
(2) Setup of duty for the magnetron

The operating power must be set in the following sequence: [POWER] $\rightarrow$ [DEFR, COOK 1, or COOK 2] $\rightarrow$ [NUMBERS]. Power duty in the range of 0 $\sim 100 \%$ can be used for COOK 1 and COOK 2 operations, but for the DEFR operation the range is $0 \sim 50 \%$. Even though the rate is set over 50\% for DEFR, a rate of only $50 \%$ will be used because of the limit.

Entry of power duty settings $0 \sim 90 \%$ is made by depressing one number key that is the desired setting to the closest $10 \%$. An entry of $100 \%$ is made by depressing the 1 followed by a 0 . Deviating from this will cause an error.
Example of key entry (2)


Automatically $100 \%$ of the duty is recalled from the memory in the second step, $20 \%$ is displayed in the third step, $20 \%$ is stored in the RAM in the fourth step, and then the time of the COOK 2 is recalled from the memory. (But only [0] is displayed in this case, because the data for COOK 2 has not yet been entered.
(3) Setup of temperature

The operating temperature must be set in the sequence of [TEMP] $\rightarrow$ [COOK 1 or COOK 2] $\rightarrow$ [NUMBERS]. The temperature must be within the range of $35^{\circ} \mathrm{C}$ $\sim 95^{\circ} \mathrm{C}$. Exceeding this range will cause an error.

## 5. Data Display

(1) Before the start

Data during key entry is displayed in the manner mentioned previously, but this data can be recalled from memory by depressing the appropriate function key when needed for reference.

Example of key entry (3)


In the first step the present time is displayed from the clock. Then the temperature setting for COOK 2 is recalled from memory in the second and third steps. The time setting for COOK 1 is recalled in the fourth step. Then the power setting for COOK 2 is recalled from memory in the fifth and sixth steps.
(2) After the start

After the start key is depressed, the remaining cooking time is displayed, but the following data can be recalled and displayed for 3 seconds.
Power: Depression of the [POWER] key displays the current power setting.
Clock: Depression of the [CLOCK] key displays the time.
Operating temperature: Depression of the [TEMP] key once displays the current operating temperature setting.
Measured temperature: Depression of the [TEMP] key twice displays of the measured temperature at the present stage.

## 6. Correction of Data

As the function keys are depressed to recall data, correction of the data can be made by entering the new corrected data after the key operation in the usual manner. To correct the data while in operation, the stop key must first be depressed to stop the operation.

## 7. General flowchart

A flowchart of the M58840-001P is shown in the following illustration.


ELECTRIC

## (M58840-XXXP) IN A MICROWAVE OVEN

## 8. Routines for Other Applications

Program routines of the M58840-001P that may be suitable for other applications are shown below.
(1) Temperature measurement

After measurement of the temperature, the data, output as $H$ and $L$ signals, is converted to $B C D$.
(2) Counting seconds

Up to 60 seconds can be counted by supplying the power-supply waveform to the $K_{13}$ port.
(3) Counting hours and minutes

Up to 12 hours can be counted.
(4) Use of touch keyboards

Depression of a touch-keyboard key can be detected.
(5) Key identification

Up to 22 keys can be identified.
(6) Displaying

A fluorescent display tube and LEDs can be displayed dynamically.
(7) Temperature comparison

Temperature comparison can be made to detect a $2^{\circ} \mathrm{C}$ fall in temperature for temperature control.
(8) 0.5-second flickering

Display "C" or the LED can be flickered in units of 0.5 seconds.
(9) Count of time

The time settings can be decremented each second, and
used to terminate or start operations when the count reaches 0 .
(10) Buzzer control

Buzzer actuation can be controlled for a duration of $0.2,0.5$ or 3 seconds. The 3 -second actuation is on-off at 0.2 -second intervals.
(11) Time monitoring

Time can be monitored and used to terminate or start operations when the time setting is reached.

## 9. Typical control circuit of a microwave oven

A typical example of a microwave oven circuit is shown.
Details of input and output performance are as previously described. Please refer to the information provided for the PCA0402 in regard to capacitive touch-keyboard operation. The diode $D_{11}$ is provided to prevent counterflow because $D_{2}$ is also used for the colon output and display. The temperature-detection circuit $\mathrm{K}_{11}$ compensates for the nonlinear output of the temperature probe and facilitates easy temperature conversion.

The touch-keyboard interface and the A/D conversion circuit are contained in the M58840-XXXP. The wide range of $S$ ports and high maximum output voltage of the $S$ and D ports simplify circuit design. This results in cost reduction, improved performance and improved reliability because fewer parts are required. The use of fewer parts also helps miniaturization.

Example of application circuit (microwave oven M58840-001P)


## MITSUBISHI MICROCOMPUTERS

 MELPS 8/85 PROGRAM LIBRARY
## SUBROUTINES

## 1. CODE-CONVERSION PROGRAMS

There are 4 code-conversion programs for conversions between hexadecimal numbers and their corresponding ASCII code in binary notation. Details of these programs are given below.
Table 1 Correspondence of number formats

| Hexadecimal symbols | Machine language binary number | ASCII code in binary notation for hexadecimal symbols |
| :---: | :---: | :---: |
| 0 | 0000 | 00110000 |
| 1 | 0001 | 00110001 |
| 2 | 0010 | 00110010 |
| 3 | 0011 | 00110011 |
| 4 | 0100 | 00110100 |
| 5 | 0101 | 00110101 |
| 6 | 0110 | 00110110 |
| 7 | 0111 | 00110111 |
| 8 | 1000 | 00111000 |
| 9 | 1001 | 00111001 |
| A | 1010 | 01000001 |
| B | 1011 | 01000010 |
| C | 1100 | 01000011 |
| D | 1101 | 01000100 |
| E | 1110 | 01000101 |
| F | 1111 | 01000110 |

### 1.1 Binary (4 Bits) to ASCII (1 Character) Conversion (BTA)

This program converts the low-order 4 bits in the $A$ register (a hexadecimal number $0 \sim F$ ) to the corresponding 8-bit ASCII-coded hexadecimal symbol ' $\mathrm{O}^{\prime} \sim \mathrm{F}^{\prime}$. The result is retained in the A register. Registers B, C, D, H and L are not affected.
Register Status

| Register | Contents at start | Contents at return |
| :---: | :--- | :--- |
| A | Binary number to be converted <br> in the low-order 4 bits | 8-bit ASCII code |
| B, C. D, E. <br> H and L |  | Contents at start |





### 1.2 Binary (8 Bits) to ASCII (2 Characters) Conversion (BTA 2)

This program converts the 8 bits in the C register (a 2 -digit hexadecimal number $00 \sim$ FF) to the 2 corresponding 8 -bit ASCII-coded hexadecimal symbols ' 0 ' $\sim$ ' $F$ '. The results are retained in registers $H$ (high order) and $L$ (low order). The B, D and E registers are not affected.

## Register Status

| Register | Contents at start | Contents at return |
| :---: | :--- | :--- |
| A |  | 8 -bit ASCII code for the high-order <br> hexadecimal symbol |
| C | Binary number to be converted | Binary number to be converted |
| H |  | 8 -bit ASCII code for the high-order <br> hexadecimal symbol |
| L |  | 8 -bit ASCII code for the low-order <br> hexadecimal symbol |
| B. D and E |  | Contents at start |

Flow Chart


Program Listing


MITSUBISHI MICROCOMPUTERS MELPS 8/85 PROGRAM LIBRARY

## SUBROUTINES

### 1.3 ASCII (1 Character) to Binary (4 Bits) Conversion (ATB)

This program converts the 8-bit ASCII code in the C register (a hexadecimal symbol ' 0 ' $\sim$ ' $F$ ') to a 4 -bit binary number $0000 \sim 1111$. The result is retained in the low-order 4 bits of the A register. If the C register contains a code for a character other than a hexadecimal symbol $0 \sim F$, it is recognized as an error; the carry flip-flop is set, and the program is exited. Registers B, D, E, H and L are not affected.

## Register Status

| Register | Contents at start | Contents at return |
| :---: | :--- | :--- |
| A |  | Hexadecimal number in binary <br> form in the low order 4 bitsi |
| D | ASCll coded hexadecimal symbol <br> to be converted | ASCII coded hexadecimal <br> symbol to be converted |
| B. D.E.H and L |  | Contents at start |

Flow Chart


Program Listing


### 1.4 ASCII (2 Characters) to Binary (8 Bits) Conversion (ATB 2)

This program converts the two 8-bit ASCII codes in the $H$ and $L$ registers ( 2 hexadecimal symbols ' 0 ’ $\sim{ }^{\prime} F^{\prime}$, high order in the H register and low order in the L register) to an 8 -bit binary number ( $0 \sim 255_{10}$ ). The result is retained in the $A$ register. If the $H$ or $L$ register contains a code for a character other than a hexadecimal symbol ' 0 ' $\sim{ }^{\prime} F^{\prime}$, it is recognized as an error; the carry flip-flop is set, and the program is exited. The D and E registers are not affected.

## Register Status

| Register | Contents at start | Contents at return |
| :---: | :---: | :---: |
| A |  | $\begin{aligned} & \text { 8-bit binary number } \\ & \text { (2!hexadecimal digits) } \end{aligned}$ |
| B | 4-bit bina conversio | ary number in the high-order 4-bits n of high-order hexadecimal symbol |
| C |  | Low-order ASCll coded hexadecimal symbol to be converted |
| H | High-order ASClI coded hexadecimal symbol to be converted | High-order ASCII coded hexadecima symbol to be converted |
| L | Low-order ASCII coded hexadecimal symbol to be converted | Low-order ASCII coded hexadecima symbol to be converted |
| D and E |  | Contents at start |



| $\begin{array}{\|l\|l\|l\|l\|l\|} \hline 1 & 2 & 3 & 4 & 5 \\ \hline & 6 \\ \hline * & & 1 & & 1 \\ \hline \end{array}$ | 8\|9110|1112|13| | 3/14] $15166 \mid 71 / 81$ |  | 13233 |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| * . *, **, | SUB, ( A, T, B 2 | 2.) * |  |  |
| * / TWO | A, S,C,I ${ }_{\text {l }}$ | C.HARAC | TERS TO, BIN | A,R,Y |
|  |  |  |  |  |
| A, TB, 2 | MO,V | $\mathrm{C}_{1}, \mathrm{H}_{1}$ |  |  |
|  | CA, $\mathrm{L}_{\text {, }}$ L | A, TB |  |  |
|  | R, C |  |  |  |
|  | R L, $\mathrm{C}_{\text {L }}$, |  |  |  |
|  | R,L, C |  |  |  |
|  | R,L, C |  |  |  |
|  | R,L, $\mathbf{C}_{1}$ |  |  |  |
|  | MO,V | $B_{1}, A_{1}$ |  |  |
|  | M, O, V | C,,$L_{1}$ |  |  |
|  | C.A.L.L ${ }_{\text {L }}$, | A, $\mathrm{B}_{1}$ |  |  |
|  | R.C. |  |  |  |
|  | $A_{1} D_{1} D_{1},{ }_{1}$ | $\mathrm{B}_{1}$, |  |  |
|  | R.ET |  |  |  |

## 2. SORTING PROGRAM (SORT)

This program sorts records (1 byte in length) in descending order. Up to 65535 records can be sorted. The binary number $255_{10}$ cannot be used as data because it is reserved for the end-of-data mark. This data is stored in descending order according to its rank.

The program sorts by comparing a data item with all other data items, thus determining its rank. The data is then stored in descending order according to that rank.

This program can also recall the data associated with any rank. If the rank $k(1 \leqq k \leqq 65535)$ is stored in memory locations ORD and ORD +1 , the 1 -byte data associated with that rank is stored in the A register, and then control is returned to the user's program. If $k$ is specified as zero, the A register is reset to zero and control is returned to the user's program.

Register Status

| Register | Use during execution | Contents changed at return |
| :---: | :---: | :---: |
| A | Calculates and recalls data of rank k | yes |
| B | Storage for data being compared | yes |
| C | Not used | no |
| D | Memory address for storing data after ranking \| | yes |
| E |  | yes |
| H | Memory address of data to be ranked | yes |
| L |  | yes |

## Symbolic Memory Address

| Symbolic address |  | Use during execution | No. of bytes | Contents changed at return |
| :---: | :---: | :---: | :---: | :---: |
|  | ORD | k (thel rank of data to beirecalled) | 2 | no |
|  | PRO | Storage area for records to be sorted (PRO is the first address) | $n+1$ | no |
|  | MAX | Storage area for sorted data (MAX is the first address) | $n+1$ | yes |
| $\begin{aligned} & \mathbb{O} \\ & \frac{0}{0} \\ & \frac{0}{0} \\ & 0 \\ & 0 \end{aligned}$ | DADD | Address in PRO of record being sorted | 2 | no |
|  | RADD | Address in MAX for storing result | 2 | no |
|  | M 1 | Address of record to be ranked | 2 | yes |
|  | M2 | Address of record being compared | d 2 | yes |
|  | COUNT | Counter for number of records | 2 | yes |

## Flow Chart



MITSUBISHI MICROCOMPUTERS
MELPS 8/85 PROGRAM LIBRARY

SUBROUTINES

| Program Listing |  |  |
| :---: | :---: | :---: |
|  |  |  |
| * |  |  |
|  |  |  |
|  |  |  |
| *, SORTI ING PROGRAM |  |  |
| * Sor ina progr |  |  |
|  | NAM | S,QRT ${ }^{\text {a }}$ - |
| * <USERS D,ATA AREA ${ }^{\text {a }}$, * $\cdots \cdots \cdots \cdots$ |  |  |
| OR, ${ }^{\text {d }}$ | DADR ${ }_{1}$ | $\mathbf{0}_{1}$ |
| PR,O | D, EF | 1 |
| 10 | D.E.F | 5.5 |
|  | D.E.F | 1,0,0 $\square_{1}$ |
|  | D.EF | 1,5 |
|  |  |  |
|  |  |  |
|  | DEF | FF\#\#, |
| ${ }^{15}$ MA, ${ }^{\text {a }}$ | B, SS | MAX-PRO |
| * |  |  |
| *, $\langle$ CONTROL DATA AREA $\rangle$ |  |  |
| D,A,D.D | D, AD, R | PR,O |
| 20 RADD | DADR ${ }_{1}$ | MA, ${ }^{\text {, }}$ |
| M1 | DAD. $\mathrm{D}_{1}$ | 0 |
| M2. | D.ADR ${ }_{1}$ | 0 |
| C,OUNT | D.A.D. $\mathbf{R}^{\text {d }}$ | 0 |
| *, |  |  |
| 25 * * *** | ROGRAM | STIART ${ }_{\text {, }}$ * * * * |
| *, |  |  |
|  | R,OM |  |
| S,ORT | L, H, L, D | DADD |
|  | X,CH,G |  |
|  | $L_{\text {L }} \mathbf{X}, 1$, | $\mathrm{H}, \mathrm{O}$ |
| R, 1 | S.H.L. ${ }_{\text {L }}$ | C,O,U:N, |
|  | L.H,L, ${ }_{\text {d }}$ | R,A,D: ${ }_{\text {d }}$ |
|  | X,CH,G |  |
| * |  |  |
| R2. | MOV | B, M |
|  | CPI | FFF\# |
|  | J, Z | R.8 |
|  | S, H, L, ${ }_{\text {d }}$ | M 1 |
|  | L, H, L, $\mathrm{D}_{1}$ | DA, Di |
| R3 | MOV | A, M |
|  | S.H,L, ${ }_{\text {, }}$, M | M2 |
|  | CP I | F F $\mathrm{F}_{\text {\# }}$ |
|  | J, Z | R,7 |
|  | CMP | B |
|  | J, $\mathrm{C}^{\text {c }}$ | R,6, |
|  | JNZ | R.5 |
|  | PUSH ${ }_{\text {L }}$, P | P SW |
|  | L, H, LD ${ }_{\text {c }}$, M | M1. |
|  | LDA M | M2 |
|  | S,UB | $L_{1}$ |
| + | LDA ${ }_{\text {d }}$ | M2, ${ }^{1}$ |
|  | J, C, | R,4, |
|  | P, OP | P.SW: |
|  | JMP | R, 6 |
| R,4 | $\mathrm{P}, \mathrm{OP}$ | P, SW, |


|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| R,5 | $1 \mathrm{NX}_{1} \ldots$ | D, |  |  |
| R,6 | $1 \mathrm{~N}_{1} \mathrm{X}_{1}$, | $\mathrm{H}_{1}$ |  |  |
|  | JMP | R3, |  |  |
| * |  |  |  |  |
| R,7 | L.H.L. $\mathrm{D}_{\text {I }}$ | M. 1 |  |  |
|  | $\underline{\mathrm{N}} \mathrm{X}_{1}$ - | $\mathrm{H}_{1}$ |  |  |
|  | MOV | A, B |  |  |
|  | S, T,A, ${ }_{\text {a }}$, | D. |  |  |
|  | X,C,H,G |  |  |  |
|  | L, H, L, ${ }_{\text {d }}$ | COU | NT |  |
|  |  | H |  |  |
|  | JM.P | R, 1 |  |  |
| * |  |  |  |  |
| R 8 | L.H.L. ${ }_{\text {d }}$ | cou | NT |  |
|  | X, CH,G |  |  |  |
|  | LH,LD | RAD |  |  |
| 1 | D,A, $\mathrm{D}_{1}$, D | D |  |  |
|  | MOV ${ }_{\text {L }}$ | M, A |  |  |
| * |  |  |  |  |
|  | L, H, L, ${ }_{\text {, }}$ | OR, |  |  |
|  | M, O,V | A, |  |  |
|  | ORA , |  |  |  |
|  | J, $\mathrm{Z}^{\text {I }}$ | R,9 |  |  |
|  | DC. ${ }^{\text {P }}$ | H |  |  |
|  | X,C,H,G |  |  |  |
|  | L,H,L, ${ }_{\text {d }}$ | R,A,D |  |  |
|  | DA, ${ }_{\text {, }}$ | D |  |  |
|  | MOV | A, M |  |  |
| R9 | RET |  |  |  |

Explanation Keyed to Program Listing
(1) The program name is defined as 'SORT'.
(2) If column 1 of a statement is '*', it is considered a comment.
(3) Defines the value of data.
(4) The '\#' in FF\# indicates that FF is a hexadecimal number.
(5) Reserves a region to store the results.
(6) The above program is defined as a RAM region because its contents are variable at time of execution, and this is a ROM region because its contents are fixed.

MITSUBISHI MICROCOMPUTERS
MELPS 8/85 PROGRAM LIBRARY

## SUBROUTINE 1: INTEGER ARITHMETIC OPERATIONS IN 8K-BIT MASK-PROGRAMMED ROM (M58730-001S)

## DESCRIPTION

The MELPS 8/85 Subroutine 1 'Integer Arithmetic Operation' is programmed on a standard M58730-001S mask ROM. It includes 18 subroutines for a MELPS $8 / 85 \mathrm{CPU}$. Although the basic unit of a MELPS CPU is 1 byte ( 8 bits), units of 2 bytes ( 16 bits) and 4 bytes ( 32 bits) can be easily processed using these subroutines.

These subroutines contain sections of common coding; therefore, when using the subroutines, the CPU must be running in the interrupt disable mode.

These subroutines can be divided into the following general classifications:

- Addition routines
- Subtraction routines
- Multiplication routines
- Division routines
- Shift-operation routines
- Logic-operation routines


## FEATURES

- All programs implemented using a pseudo accumulator in a RAM region
- Easy processing of 2-byte or 4-byte data
- Jump to subroutines via transfer vectors


## 1. SUBROUTINE CALL

In a user's program, the subroutine call is as follows:

Fig. 1.1 Subroutine call


Note 1 : The processing order is (1). (2). (3). (4) and (5). A transfer vector is used to set the entry address of each subroutine.
2 : Transfer vectors are used for subroutine calls because they are not affected by changes in program size.
3 : The absolute address of a subroutine or its transfer vector must be defined before it is called.

4 : The absolute address of a subroutine or its transfer vector refers to the table of subroutine functions

## 2. RESERVED MEMORY LOCATIONS

Memory locations $6000_{16} \sim 63 F F_{16}$ of the ROM region are reserved. In addition, a 50 -byte RAM region, locations $3 F C E_{16} \sim 3 F F F_{16}$, is reserved for executing the ROM subroutines.

## 3. DATA PROCESSING UNITS OF SUBROUTINES

The MELPS 8 CPU processes data units of 8 bits (occasionally 16 bits) while these subroutines process data units of 2 bytes ( 16 bits) or 4 bytes ( 32 bits).

### 3.1 One Word Length (2 bytes)

A data unit of 2 bytes ( 16 bits) can represent three binary coded decimal digits, 16 logical elements, a binary number with a range of $-2^{15} \sim 2^{15}-1$, or two characters. This data structure is shown in Fig. 3.1.

Fig. 3.1 Data structure of one word length (2 bytes)


### 3.2 Double Word Length (4 bytes)

A data unit of 4 bytes ( 32 bits) can represent seven binary coded decimal digits, a binary number with a range of $-2^{31}$ $\sim 2^{31}-1$, or four characters. The data structure is shown in Fig.23.2.

Fig. 3.2 Data structure of double word length (4 bytes)


MITSUBISHI MICROCOMPUTERS
MELPS 8/85 PROGRAM LIBRARY

## SUBROUTINE 1: INTEGER ARITHMETIC OPERATIONS IN 8K-BIT MASK-PROGRAMMED ROM (M58730-001S)

## 4. NUMERICAL EXPRESSIONS

Numbers can be organized in 16 -bit or 32 -bit units as shown below.

### 4.1 16-Bit Binary Number

This binary number of 16 bits is organized as one unit. Negative numbers are in 2 's complement form. The number has a range of $-2^{15} \sim 2^{15}-1(-32768 \sim 32767)$.

Fig. 4.1 Organization of 16-bit binary number

4.2 32-Bit Binary Number

This binary number of 32 bits is organized as one unit. Negative numbers are in 2 's complement form. The number has a range of $-2^{31} \sim 2^{31}-1(-2147483648 \sim 2147483647)$.

Fig. 4.2 Organization of 32 -bit binary number


THE LEAST SIGNIFICANT BYTE IS IN LOCATION M. AND THE MOST SIGNIFICANT BYTE IS IN LOCATION M +3


4.3 32-Bit Decimal Number

This decimal number of 32 bits consists of a 7 -decimal digit numerical part and a 1 -digit sign part. The number has a range of $-10^{7}+1 \sim 10^{7}-1(-9999999 \sim 9999999)$.

Fig. 4.3 Organization of 32-bit decimal number


THE LEAST SIGNIFICANT BYTE IS IN LOCATION M. AND THE MOST SIGNIFICANT BYTE IS IN LOCATION M +3


SUBROUTINE 1: INTEGER ARITHMETIC OPERATIONS IN 8K-BIT MASK-PROGRAMMED ROM (M58730-001S)

## 5. SUBROUTINE FUNCTIONS

| Subroutirie name | Function and error condition | Number of steps | Absolute address in hexadecimal (in decimal) | Transfer vector symbolic address | Processing time (max) in ms |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LDAC | Load one word (2 bytes) data into the pseudo accumulator (Note 5) | 19 | $\begin{aligned} & \text { 60B7 } \\ & (24759) \end{aligned}$ | TVTB <br> (Note 2) | 0.2 |
| STAC | Store one-word (2 bytes) data of the pseudo accumulator in the location specified by the operand address. | 14 | $\begin{aligned} & 60 \mathrm{CA} \\ & (24778) \end{aligned}$ | TVTB+3 | 0.2 |
| LDDL | Load double-length (4 bytes) data into the pseudo accumulator. | 20 | $\begin{aligned} & \text { 60D8 } \\ & (24792) \end{aligned}$ | TVTB+6 | 0.3 |
| STDL | Store double-length (4 bytes) data of the pseudo accoumulator in the location specified by the operand address. | 20 | $\begin{aligned} & \text { 60EC } \\ & (24812) \end{aligned}$ | TVTB + 9 | 0.3 |
| SLDL | Shift left double-length ( 4 bytes) data in the pseudo accumulator $n$ bits. When $n$ does not statisfy the inequality $1 \leqq n \leqq 32$, it is considered an error conditon. Then the A register is set to 1 , and the pseudo accumulator is not shifted. | 39 | $\begin{aligned} & 6100 \\ & (24832) \end{aligned}$ | TVTB + 21 | 0.3 |
| SRDL | Shift right double-length ( 4 bytes) data in the pseudo accumulator $n$ bits. When $n$ does not statisfy the inequality $1 \leq n \leq 32$, it is considered an error condition. Then register $A$ is set to 1 . and the pseudo accumulator is not shifted. | 39 | $\begin{aligned} & 6127 \\ & (24871) \end{aligned}$ | TVTB + 24 | 0.3 |
| ARDL | Arithmetic shift right double-length ( 4 bytes) data in the pseudo accumulator $n$ bits. When $n$ does not satisfy the inequality $1 \leqq n \leqq 31$, it is considered an error condition. Then the $A$ register is set to 1 . and the pseudo accumulator is not shifted. | 64 | $\begin{aligned} & 614 E \\ & (24910) \end{aligned}$ | TVTB + 27 | 0.3 |
| XRAC | Exclusively OR the pseudo accumulator (2 bytes) data and the operand. The result is retained in the pseudo accumulator. | 18 | $\begin{aligned} & 618 \mathrm{E} \\ & (24974) \end{aligned}$ | TVTB+18 | 0.2 |
| NDAC | Add the pseudo accumulator (2 bytes) data and the operand. The result is retained in the pseudo accumulator. | 18 | $\begin{aligned} & 61 \mathrm{AO} \\ & (24992) \end{aligned}$ | TVTB+12 | 0.2 |
| ORAC | Inclusive OR the pseudo accumulator ( 2 bytes) data and the operand. The result is retained in the pseudo accumulator. | 18 | $\begin{aligned} & 61 \mathrm{B2} \\ & (25010) \end{aligned}$ | TVTB+15 | 0.2 |
| ADAC | Add the contents of the pseudo accumulator ( 2 bytes) and the operand. The sum is retained in the pseudo accumulator. If a carry is generated by the additon, the A register is set to 1 (overflow): otherwise, it is reset to 0 . | $\begin{gathered} 12+(20) \\ (\text { Note 8) } \end{gathered}$ | $\begin{gathered} 61 C 4 \\ (25028) \end{gathered}$ | TVTB +30 | 0.3 |
| ADDL | Add the contents of the double-length pseudo accumulator (4 bytes) and the operand. The sum is retained in the pseudo accumulator. If a carry is generated by the addition. the $A$ register is set to 1 (overflow): otherwise, it is reset to $C$. | $12+(22)$ <br> (Note 8) | $\begin{aligned} & 6100 \\ & (25040) \end{aligned}$ | TVTB +36 | 0.3 |
| SBAC | Subtract the operand from the contents of the pseudo accumulator ( 2 bytes). The difference is retained in the pseudo accumulator. If a borrow is generated by the subtraction, the A register is set to 1 (overflow). otherwise, it is reset to 0 . | $12+(20)$ <br> (Note 8) | $\begin{aligned} & 61 \text { F } 0 \\ & (25072) \end{aligned}$ | TVTB +33 | 0.3 |
| SBDL | Subtract the operand from the double-length pseudo accumiulator (4 bytes). The difference is retained in the pseudo accumulator. If a borrow is generated by the subtraction, the A register is set to 1 (overflow): otherwise, it is reset to 0 . | $\begin{array}{r} 12+(22) \\ (\text { Note } 8) \end{array}$ | $\begin{aligned} & 61 \text { FC } \\ & (25084) \end{aligned}$ | TVTB +39 | 0.3 |
| MLAC | Multiply the contents of the pseudo accumulator ( 2 bytes) by the operand. The product is retained in the pseudo accumulator. | 67 | $\begin{aligned} & 621 \mathrm{E} \\ & (25118) \end{aligned}$ | TVTB + 42 | 12.0 |
| DVAC | Divide the contents of the pseudo accumulator ( 4 bytes) by the 2 -byte operand. The quotient is retained in the high-order 2 bytes, and the remainder in the low-order 2 bytes of the pseudo accumulator. If the 2 -byte operand (divisor) is greater than or equal to the high-order 2 bytes of the dividend or is 0 , it is considered an error condition. Then the A register is set to 1 , and the contents of the pseudo accumulator are unaltered. | 195 | $\begin{aligned} & 6261 \\ & (25185) \end{aligned}$ | $T \vee T B+45$ | 15.0 |
| DCAD | Decimally add the contents of the pseudo accumulator ( 4 bytes) and the operand. The sum is retained in the pseudo accumulator. If a carry is generated by the addition (overflow), it is considered an error condition: and the A register is set to 1 . | $\begin{array}{r} 12+(155) \\ (\text { Note 3) } \end{array}$ | $\begin{aligned} & 6324 \\ & (25380) \end{aligned}$ | TVTB+48 | 0.7 |
| DCSB | Decimally subtract the operand from the contents of the pseudo accumulator ( 4 bytes) The difference is retained in the pseudo accumulator. If a carry is generated by the subtraction (overflow), it is considered an error condition, and the A register is set to 1. | $\begin{array}{r} 12+(155) \\ (\text { Note } 3) \end{array}$ | $\begin{aligned} & 6330 \\ & (25392) \end{aligned}$ | TVTB+51 | 1.3 |

6: The starting address of the transfer vector table (TVTB) is 24759.
7 : The number in () is the number of steps in common routines. return routines occupy 129 bytes of memory. Total memory requirement is 983 bytes.

MITSUBISHI MICROCOMPUTERS

## MELPS 8/85 PROGRAM LIBRARY

## SUBROUTINE 1: INTEGER ARITHMETIC OPERATIONS IN 8K-BIT MASK-PROGRAMMED ROM (M58730-001S)

## 6. BASIC CALLING SEQUENCE

| Label | Instruction | Operand |  |
| :---: | :---: | :---: | :---: |
| 1 2 3 4 5 6 | 789 \|10 1111213 | 1314)15161771819120 |  |
| 1.1 | C, $A, L_{1} L_{1}$ | S,UB $\mathbf{B}_{1}$ | Describes the subroutine named 'SUB' being called. |
| $1+1$ | D,A, $\mathbf{R}_{\perp}$ | A B C $\mathbf{C}_{1}$ | Symbolic address of the operand ( ABC ) used by the called subroutine. |
|  |  | + |  |
| A, B C | BSSS |  | Defines the operand ( ABC ) and reserves memory for it. |
| L1.11 | 1 L 1 1 1 | $1 \times 1+1$ |  |
| $1+111$ | $1+1+1$ | 111111 |  |
| +1.1.1 | 1111 | 1 1 +1.1 |  |
|  | 1.1.1. | 1,1+11 |  |

In this example using this! subroutine, the program adds two 4-byte binaryinumbers and stores the sum in locations WORK~WORK+3.


## APPLICATION OF MELCS 8/2 SINGLE-BOARD COMPUTER

## (PCA 0801) IN DATA TRANSMISSION THROUGH A MASTER-SLAVE MULTICOMPUTER SYSTEM

## DESCRIPTION

Three PCA0801 single-board computers are connected to form a master-slave microcomputer data-transmission system. Such a system contributes significantly to reducing the load on the host computer and to improving the operational efficiency and functions of the system. This is an example of a mode 2 application of the M5L8255AP programmable peripheral interface (PPI).

## FUNCTIONS

One of the three PCA0801s serves as the master computer, and the other two as the slave computers that complete the system. When the No. 1 PPI (C.W. $=03_{16}$ ) is set to mode 2, data is transmitted between the master and either of the slaves using the I/O port PA as a bidirectional data bus.

## OPERATIONS

The master computer, storing 200 bytes of the transmission data within its No. 2 EPROM (M5L 2708K), starts to transmit that data to the No. 1 slave computer via the $\mathrm{I} / \mathrm{O}$ port $\mathrm{PA}\left(\mathrm{PA}_{0} \sim \mathrm{PA}_{7}\right)$. After receiving the data, the slave computer inverts the data and stores it in its RAM (M5L2111AP). This inverted data is then sent back to the master computer, after which it is stored in the master computer's RAM.

The master computer now starts to transmit 200 bytes of the RAM data to the No. 2 slave computer, where the data is inverted and stored in the RAM to be sent back to the master computer.

The master computer, having completed storage of the data in its RAM, executes an inspection routine for the stored data, and compares the 200 -byte contents of the

EPROM and the RAM for discrepancies.
If all the data is correct, LED 1, which acts as an indicator, is turned on. If not, LED 2 is lit, and execution is terminated.

The operational status of the LEDs (on or off), and their significance, are shown in Table 1. These status indications are shown in the sequence of CPU progress, so that the operating status of the master computer may be readily recognized from the combination of LED $0 \sim$ LED 2 indicators.

Table 1 Status as Indicated by the LED Display

| $\underset{\mathrm{Se}-}{\mathrm{CPU}}$ quence | $\begin{gathered} \text { LED } \\ 0 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 1 \end{gathered}$ | $\left.\begin{gathered} \text { LED } \\ 2 \end{gathered} \right\rvert\,$ | Description of the status indicated |
| :---: | :---: | :---: | :---: | :---: |
| $\left(\begin{array}{l} \\ \\ \\ \\ \rightarrow\end{array}\right.$ | 0 | 0 | 0 | System is not transmitting data |
|  | 0 | 0 | 1 | System is not operating, because no line is connected between the master and the slave computer No. 1. |
|  | 1 | 0 | 0 | Data is being transmitted between the master and slave computer No. 1. |
|  | 0 | 0 | 0 | Data transmission to computer No. 1 has been completed. <br> System is in the 5 -second delay routine. |
|  | 0 | 0 | 1 | System is in the idie condition, with no transmission between the master and slave computer No. 2. |
|  | 1 | 1 | 1 | Data is being transmitted between the master and slave computer No. 2. |
|  | 0 | 1 | 0 | Data transmission has been completed, having transmitted the data correctly. |
|  | 0 | 0 | 1 | Data transmission has completed, but a transmission error has been found. |

Note 1: "ON" indicates where the LED turns on, and "OFF" where the LED turns off.
2 : The slave computers. No. 1 and No. 2, must be in operation prior to the engagement of the master computer.

Fig. 1 Example of application circuit


## APPLICATION OF MELCS 8/2 SINGLE-BOARD COMPUTER

## (PCA 0801) IN DATA TRANSMISSION

## THROUGH A MASTER-SLAVE MULTICOMPUTER SYSTEM

Fig. 2 Master microcomputer flow chart

(PCA 0801) IN DATA TRANSMISSION THROUGH A MASTER-SLAVE MULTICOMPUTER SYSTEM

Fig. 3 Slave microcomputer flow chart


## APPLICATION OF MELCS 8/2 SINGLE-BOARD COMPUTER

(PCA 0801) IN DATA TRANSMISSION
THROUGH A MASTER-SLAVE MULTICOMPUTER SYSTEM

| MASTER MICROCOMPUTER MAIN PROGRAM LIST |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| **CROSS ASSEMBLER OF 8-BIT MICROPROCESSOR |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  | 0070 | 0081 | $3 A C C 40$ |  | LDA | FLAG |
| 0001 * | *** M | MASTER M | MICROCOMP | PUTER | MAIN PROGRAM | *** | 0071 | 0084 | B7 |  | ORA |  |
| 0002 | 0400 |  | ROM2ST | EOU | 0400\# |  | 0072 | 0085 | C20101 |  | JNZ | SUM |
| 0003 | 4000 |  | RAMST | EQU | 4000\# |  | 0073 | 0088 | 3ACE40 |  | LDA | TEMPRY |
| 0004 | 40C8 |  | DSTNT1 | EaU | 40C8\# |  | 0074 | 008B | EB |  | XCHG |  |
| 0005 | 40CA |  | DSTNT2 | EQU | 40CA\# |  | 0075 | 008C | 77 |  | MOV | M,A |
| 0006 | 40CC |  | FLAG | equ | 40 CCF |  | 0076 | 008D | OD |  | DCR | C |
| 0007 | $40 C D$ |  | COUNT | EOU | 40CD* |  | 0077 | 008E | EB |  | XCHG |  |
| 0008 | 40CE |  | TEMPRY | Equ | 40CE* |  | 0078 | 008F | C2FCOO |  | JNZ | YET |
| 0009 * |  |  |  |  |  |  | 0079 | 0092 | 3E00 |  | MVI | A,00\# |
| 0010* |  |  |  |  |  |  | 0080 | 0094 | D305 |  | OUT | 05* |
| 0011 | 0000 |  |  | ORG | 0000\# |  | 0081 | 0096 | 78 |  | MOV | $A, B$ |
| . 0012 | 0000 | 3EC2 | MASTER | MVI | A, C 2\# |  | 0082 | 0097 | FEO2 |  | CPI | 02* |
| 0013 | 0002 | D303 |  | OUT | 03" |  | 0083 | 0099 | C2CFOO |  | JNZ | S2END |
| 0014 | 0004 | 3E01 |  | MVI | A,01* |  | 0084 | 009C | CD1201 |  | CALL | TIMEC |
| 0015 | 0006 | D303 |  | OUT | 03" |  | 0085 | 009F | 3E69 |  | MVI | A,69* |
| 0016 | 0008 | 3 O 03 |  | MVI | A,03* |  | 0086 | 00A1 | D300 |  | OUT | 00* |
| 0017 | 000A | D303 |  | OUT | 03\# |  | 0087 | 00A3 | 3E 02 |  | MVI | A,02" |
| 0018 | 000C | 3E80 |  | MVI | A,80* |  | 0088 | OOA5 | D303 |  | OUT | 03\#* |
| 0019 | 000E | D307 |  | OUT | 07\# |  | 0089 | OOA7 | 3E02 |  | MVI | A,02" |
| 0020 | 0010 | 3E00 |  | MVI | A, 000 |  | 0090 | 00A9 | D307 |  | OUT | 07\# |
| 0021 | 0012 | D305 |  | OUT | 05* |  | 0091 | 00 AB | 3C |  | INR | A |
| 0022 | 0014 | 3EFF |  | MVI | A, FF\# |  | 0092 | OOAC | D307 |  | OUT | 07* |
| 0023 | 0016 | 0306 |  | OUT | 06* |  | 0093 | OOAE | 3E03 |  | MVI | A,03" |
| 0024 | 0018 | 3EAA |  | MVI | $A, A A *$ |  | 0094 | OOBO | D303 |  | OUT | 03" |
| 0025 | 001A | D304 |  | OUT | 04\# |  | 0095 | 00B2 | CD2E01 |  | CALL | TIMED |
| 0026 | 001C | 31FF40 |  | LXI | SP, 40FF \# |  | 0096 | 0085 | 3EOA |  | MVI | A,OA\# |
| 0027 | 001F | 0602 |  | MVI | B,2 |  | 0097 | 00B7 | D307 |  | OUT | 07* |
| 0028 | 0021 | 210001 |  | LXI | H,X |  | 0098 | 0089 | 3E00 |  | MVI | A, 00\% |
| 0029 | 0024 | 22C840 |  | SHLD | DSTNT1 |  | 0099 | OOBB | D303 |  | OUT | 03* |
| 0030 | 0027 | 21E501 |  | LXI | H,Y |  | 0100 | 00bD | 3C |  | INR | A |
| 0031 | 002A | 22CA40 |  | SHLD | DSTNT2 |  | 0101 | OOBE | D303 |  | OUT | 03" |
| 0032 | 002 D | AF |  | XRA | A |  | 0102 | OOCO | 3EOB |  | MVI | A,OB\# |
| 0033 | 002E | 32CE40 |  | STA | TEMPRY |  | 0103 | 00C2 | D307 |  | OUT | 07* |
| 0034 | 0031 | 32CD40 |  | STA | COUNT |  | 0104 | 00C4 | DB00 |  | IN | 00* |
| 0035 | 0034 | 3E59 |  | MVI | A,59* |  | 0105 | 00C6 | D66B |  | SUI | 6B\# |
| 0036 | 0036 | 32CC40 |  | STA | FLAG |  | 0106 | 00c8 | C20801 |  | JNZ | NOCOMC |
| 0037 | 0039 | CD1201 |  | CALL | TIMEC |  | 0107 | OOCB | 3 E 07 |  | MVI | A,07* |
| 0038 | 003 C | 3E69 |  | MVI | A,69\# |  | 0108 | OOCD | D305 |  | OUT | 05\# |
| 0039 | $003 E$ | D300 |  | OUT | 00\# |  | 0109 | OOCF | 210040 | S2END | LXI | H,RAMST |
| 0040 | 0040 | 3E02 |  | MVI | A,02\# |  | 0110 | OOD2 | 54 | SZEND | MOV | $\mathrm{D}, \mathrm{H}$ |
| 0041 | 0042 | D303 |  | OUT | 03* |  | 0111 | O0D3 | 5D |  | MOV | E, L |
| 0042 | 0044 | 3E00 |  | MVI | A,00* |  | 0112 | 00D4 | 05 |  | DCR | B |
| 0043 | 0046 | D307 |  | OUT | 07\# |  | 0113 | 0005 | C27200 |  | JNZ | RPT 2 |
| 0044 | 0048 | 3 C |  | INR | A |  | 0114 | OOD8 | OEC8 |  | MVI | C, 200 |
| 0045 | 0049 | D307 |  | OUT | 07* |  | 0115 | OODA | 110004 |  | LXI | D,ROM2ST |
| 0046 | 004B | 3E 03 |  | MVI | A,03\# |  | 0116 | OODD | 1 A | SCAN | LDAX | D |
| 0047 | 004D | D303 |  | OUT | 03* |  | 0117 | OODE | BE |  | CMP | M |
| 0048 | 004F | CD2E01 |  | CALL | TIMED |  | 0118 | OODF | C2F500 |  | JNZ | TRMERR |
| 0049 | 0052 | 3E08 |  | MVI | A,08* |  | 0119 | OUE2 | 13 |  | INX | D |
| 0050 | 0054 | D307 |  | OUT | 07* |  | 0120 | 00E3 | 23 |  | INX | H |
| 0051 | 0056 | 3E00 |  | MVI | A,00* |  | 0121 | OOE4 | OD |  | DCR | C |
| 0052 | 0058 | D303 |  | OUT | 03* |  | 0122 | OOES | C20000 |  | JNZ | SCAN |
| 0053 | 005A | 3 C |  | INR | A |  | 0123 | OOES | 3E02 |  | MVI | A,02* |
| 0054 | 0058 | D303 |  | OUT | 03\# |  | 0124 | OOEA | D305 |  | OUT | 05** |
| 0055 | 0050 | 3E09 |  | MVI | A,09* |  | 0125 | OOEC | 3ACD40 | NO2 | LDA | COUNT |
| 0056 | $005 F$ | D307 |  | OUT | 07* |  | 0126 | OOEF | D304 |  | OUT | 04* |
| 0057 | 0061 | DB00 |  | IN | 00* |  | 0127 | OOF1 | 00 | NO1 | NOP |  |
| 0058 | 0063 | D66B |  | suI | 6B\% |  | 0128 | 00F 2 | C3F100 |  | JMP | NO1 |
| 0059 | 0065 | C20801 |  | JNZ | NOCOMC |  | 0129* |  |  |  |  |  |
| 0060 | 0068 | 3 E 1 |  | MVI | A,01* |  | 0130 | 00F5 | 3E 04 | TRMERR | MVI | A,04* |
| 0061 | 006A | D305 |  | OUT | $05 \%$ |  | 0131 | 00F7 | D305 |  | OUT | 05" |
| 0062 | 006C | 210004 |  | LXI | H,RCM2ST |  | 0132 | 00F9 | C3ECOO |  | JMP | NO2 |
| 0063 | 006F | 110040 |  | LxI | O,PAMST |  | 0133* |  |  |  |  |  |
| 0064 | 0072 | OEC8 | RPT2 | mVI | C,290 |  | 0134 | 00FC | 23 | YET | INX | H |
| 0065 | 0074 | 7 E | RPT1 | mev | A, ${ }^{\text {a }}$ |  | 0135 | OOFD | 13 |  | INX | D |
| 0066 | 0075 | C05501 |  | CALL | M |  | 0136 | OOFE | C37400 |  | JMP | RPT 1 |
| 0067 | 0078 | CD2E01 |  | CALL | times |  | 0137* |  |  |  |  |  |
| 0068 | 0078 | CD6001 |  | CALL | M1 |  | 0138** | *** N | O-Pass | SUM *** |  |  |
| 0069 | 007E | 32CE40 |  | STA | TEMPRY |  | 0139* |  |  | SUM *** |  |  |

## (PCA 0801) IN DATA TRANSMISSION <br> THROUGH A MASTER-SLAVE MULTICOMPUTER SYSTEM


(PCA 0801) IN DATA TRANSMISSION THROUGH A MASTER-SLAVE MULTICOMPUTER SYSTEM

| 0282 | 0101 | C9 | RET |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0283 | 0101 | 23 | FINE 2 | INX |  |  |  |
| 0284 | 0103 | C3C401 | MOBF P | JMP | STORE 2 |  |  |
| 0285 | 0106 | 10 |  | DCR |  | E |  |
| 0286 | 0107 | C2A701 |  | JNZ | MOBF |  |  |
| 0287 | 01DA | C3CFOl |  | JMP | NOOBF |  |  |
| 0288* |  |  |  |  |  |  |  |
| 0289* |  |  |  |  |  | TEIGI |  |
| 0290* | SELECTIVE |  | CHARACTER |  | 0 |  | SURU |
| 0291 | 0100 | 01 | X | DEF |  | 01* |  |
| 0292 | O1DE | 00 |  | DEF |  | 00* |  |
| 0293 | 01DF | 02 |  | DEF |  | 02* |  |
| 0294 | O1EO | 02 |  | DEF |  | 02\# |  |


| 0295 | 01El | 04 |  | DEF | 04 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0296 | 01E2 | 04 |  | DEF | 04 |
| 0297 | 01E3 | 08 |  | DEF | 08 |
| 0298 | 01E4 | 06 |  | DEF | 06 |
| 0299 | $01 \mathrm{E5}$ | 10 | Y | DEF | 10 |
| 0300 | 01 E | 08 |  | DEF | 08 |
| 0301 | 01E7 | 20 |  | DEF | 20 |
| 0302 | 01E8 | OA |  | DEF | OA |
| 0303 | 01E9 | 40 |  | DEF | 40 |
| 0304 | O1EA | OC |  | DEF | OC |
| 0305 | OlEB | 80 |  | DEF | 80 |
| 0306 | 01EC | OE |  | DEF | OE |
| 0307 | 0000 |  |  | END |  |

SLAVE MICROCOMPUTER MAIN PROGRAM LIST
**CROSS A SSEMBLER OF 8-BIT MICROPROCESSOR


JAPAN<br>Electronics Overseas Division<br>Mitsubishi Electric Corporation<br>2-3, Marunouchi 2-chome<br>Chiyoda-ku, Tokyo 100, Japan<br>Telex: 24532 MELCO J<br>Telephone: (03) 218-3473<br>HONG KONG<br>Ryoden Electric Engineering Co., Ltd.<br>22nd fl., Leighton Centre<br>77, Leighton Rd.<br>Causeway Bay, Hong Kong<br>Telex: 73411 RYODEN HX<br>Telephone: 5-7907021<br>TAIWAN<br>Mitsubishi Electric Corporation<br>Taipei Representative Office<br>Room 1303, 13th fl., Huei Fong Bldg.<br>27, Sec. 3, Chung Shan N. Road<br>Taipei, R.O.C.<br>Telex: 11211 MITSUBISHI<br>Telephone: (597) 3111<br>U.S.A.<br>MELCO Sales Inc.<br>3030 East Victoria St.<br>Compton CA 90221, U.S.A.<br>Telex: 0673278 MSI CMTN<br>Telephone: (213) 537-7131<br>MELCO Sales Inc.<br>7045 North Ridgeway Avenue<br>Lincolnwood, IL 60645, U.S.A.<br>Telex: 724493 MSI LCWD<br>Telephone: (312) 973-2000<br>WEST GERMANY<br>Mitsubishi Electric Europe GmbH<br>Brandenburger Str. 40<br>4030 Ratingen, West Germany<br>Telex: 8585070 MED D<br>Telephone: (02102) 44089~44094


[^0]:    Note 4 : : Indicates propagation time.

[^1]:    Note: The reference load should preferably be chosen in such a way that the input loading factor becomes an integer.

[^2]:    Note 2 : Both the MG erase mode and MG write modes in non-volatile operation 2 are the same as in non-volatile operation 1.
    3 : Non-volatile read mode 1 is warranted only in the case of custom specification.

[^3]:    The center line indicates a floating (high-impedance) state.

[^4]:    Dout
    $\mathrm{VOH}^{-}$ $\qquad$

[^5]:    Note 1: Current flowing into an IC is positive; out is negative.

[^6]:    Note 2: $\mathrm{t}_{\mathrm{PXZ}}$ is from $\overline{\mathrm{CS}}, \mathrm{CS}_{2}$, or OD, whichever occurs first

[^7]:    DO NOT WRITE BELOW THIS LINE

[^8]:    Note 1 : Current flowing into an IC is positive: out is negative.

[^9]:    Note 1 : Registers $A, B$, and port $U$ correspond to one another in regard to ther bit order.

[^10]:    Insert diodes and capacitors ( $\mathrm{C}_{3} \sim \mathrm{C}_{13}$ should be approx. $50 \sim 100 \mathrm{pF}$ ) between the

[^11]:    Note 3 : Test conditions: M5L 8253P: $C_{L}=100 \mathrm{pF}$, M5L 8253P-5: $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$

[^12]:    Note 1. The symbol 兴indicates a 2 sec on-off flash.

[^13]:    Note 2 : The symbol 米 indicates a 2 sec on-off flash

[^14]:    Note 5 : Check contents of program in succession by referring to the program data on the screen, and correct the error data by depressing $\times \times$ DEP

[^15]:    ** END SIf:ULATOK OF MELPS 4 **

[^16]:    Note $2: \mid \mathrm{A}$ colon $(:)$ is placed behind the label.

[^17]:    (1) The program name is declared as "MELPS 41 EXAMPLE PROGRAM."
    (2) An asterisk (*) in the first column indicates that the entire statement is a comment.
    (3) Numeric value 10 (decimal number) is assigned to the symbol $A$ by means of the symbol-value equivalence instruction.
    (4) The value $Z: X: Y=2: 0: 0$ is assigned to the symbol REG 1 by means of the external-memory address-setting instruction.
    (5) The value $X: Y: 1: 0$ is assigned to the symbol REG 2 by means of the internal-memory address-setting instruction.
    (6) The following program is assigned to address 10 (hexadecimal number) of page 0 by means of the program-counter setting instruction
    (7) The numerical value 10 (decimal number) assigned to the symbol $A$ is loaded in register $A$.
    (8) The numerical value 1 is loaded in the page register
    (9) The value assigned to symbol REG 1 is expanded in $L Z, L X$ and $L Y$ instructions.
    (10) The label INTEX is assigned by means of the BM instruction during assembly process and calls the subroutine starting at page 1 address 3 .
    (11) The value assigned to symbol REG2 is expanded in LX and LY instructions.
    (12) The label EXTIN is assigned by means of the BM instruction during assembly process and calls the subroutine starting at page 1 address 0
    (13) The program-counter page number is advanced to that of the next page.

[^18]:    2A

