


# MOS DATA BOOK



**MICRON**  
TECHNOLOGY, INC.

**MOS DATA BOOK**

**MICRON**  
TECHNOLOGY, INC.

**1988**

<b>DYNAMIC RAMs</b> .....	<b>1</b>
<b>DYNAMIC RAM MODULES</b> .....	<b>2</b>
<b>MULTIPORT DYNAMIC RAMs (VRAMs)</b> .....	<b>3</b>
<b>STATIC RAMs</b> .....	<b>4</b>
<b>CACHE DATA RAMs</b> .....	<b>5</b>
<b>FIFO MEMORIES</b> .....	<b>6</b>
<b>MILITARY PRODUCTS</b> .....	<b>7</b>
<b>PACKAGE INFORMATION</b> .....	<b>8</b>
<b>SALES INFORMATION</b> .....	<b>9</b>

---



# MOS DATA BOOK

2805 East Columbia Road  
Boise, Idaho 83706  
Telephone: (208) 386-3900  
TWX - (910)-970-5973  
FAX - (208)343-2536

12/88



## IMPORTANT NOTICE

Micron Technology, Inc. reserves the right to change products or specifications without notice. Customers are advised to obtain the latest versions of product specifications, which should be considered in evaluating a product's appropriateness for a particular use. There is no assurance that Micron's semiconductors are appropriate for any application by a customer.

MICRON TECHNOLOGY, INC. MAKES NO WARRANTIES EXPRESSED OR IMPLIED OTHER THAN COMPLIANCE WITH MICRON'S SPECIFICATION SHEET FOR THE COMPONENT AT THE TIME OF DELIVERY. ANY CLAIM AGAINST MICRON MUST BE MADE WITHIN NINETY (90) DAYS FROM THE DATE OF SHIPMENT FROM MICRON, AND MICRON HAS NO LIABILITY THEREAFTER. ANY MICRON LIABILITY IS LIMITED TO REPLACEMENT OF DEFECTIVE ITEMS OR RETURN OF AMOUNTS PAID FOR DEFECTIVE ITEMS (AT THE BUYER'S ELECTION).

MICRON'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF MICRON TECHNOLOGY, INC. AS USED HEREIN:

A. LIFE SUPPORT DEVICES OR SYSTEMS ARE DEVICES OR SYSTEMS WHICH (1) ARE INTENDED FOR SURGICAL IMPLANT INTO THE BODY, OR (2) SUPPORT OR SUSTAIN LIFE AND WHOSE FAILURE TO PERFORM WHEN PROPERLY USED IN ACCORDANCE WITH INSTRUCTIONS FOR USE PROVIDED IN THE LABELING CAN BE REASONABLY EXPECTED TO RESULT IN A SIGNIFICANT INJURY TO THE USER.

B. CRITICAL COMPONENT IS ANY COMPONENT OF A LIFE SUPPORT DEVICE OR SYSTEM WHOSE FAILURE TO PERFORM CAN BE REASONABLY EXPECTED TO CAUSE THE FAILURE OF THE LIFE SUPPORT DEVICE OR SYSTEM OR TO AFFECT ITS SAFETY OR EFFECTIVENESS.

The MOS Data Book has been organized into nine sections and includes complete detailed specifications on our growing, high performance CMOS and NMOS product line.

Sections 1 through 7 cover individual product families. Each section contains a product selection guide followed by data sheets. Three different types of data sheets are used: Advance Information, which contains initial descriptions of products still under development; Preliminary Information, which contains initial device characterization limits which are subject to change upon full characterization of production devices; and Final Information, which contains minimum and maximum limits specified over the complete power supply and temperature range for production devices.

Section 8 contains detailed mechanical data on each package used by Micron.

Section 9 contains sales information, with a list of sales representatives and distributors by geographical location for the North American Continent, Europe and Asia.

Additional or updated information on any Micron product is available from:

**MICRON TECHNOLOGY, INC.**

**Marketing Department**

2805 East Columbia Road

Boise, Idaho 83706

Telephone: (208) 386-3900

TWX - (910) 970-5973

FAX - (208) 343-2536

<b>DYNAMIC RAMS</b>		<b>PAGE</b>
Product Selection Guide .....		1-1
MT4264 .....	64K X 1 Page mode .....	1-3
MT4067 .....	64K X 4 Page mode .....	1-13
MT1259 .....	256K X 1 Page mode .....	1-23
MT4C4256 .....	256K X 4 Fast page mode.....	1-33
MT4C4258 .....	256K X 4 Static column mode .....	1-45
MT4C1024 .....	1MEG X 1 Fast page mode.....	1-57
MT4C1025 .....	1MEG X 1 Nibble mode .....	1-69
MT4C1026 .....	1MEG X 1 Static column mode .....	1-81
MT4C4001 .....	1MEG X 4 Fast page mode.....	1-93
MT4C4003 .....	1MEG X 4 Static column mode .....	1-105
MT4C1004 .....	4MEG X 1 Fast page mode.....	1-117
MT4C1005 .....	4MEG X 1 Nibble mode .....	1-129
MT4C1006 .....	4MEG X 1 Static column mode .....	1-141

**DYNAMIC RAM MODULES**

Product Selection Guide .....		2-1
MT8068 .....	64K X 8 Page mode .....	2-3
MT9068 .....	64K X 9 Page mode .....	2-13
MT4259 .....	256K X 4 Page mode .....	2-23
MT85259 .....	256K X 5 Page mode .....	2-33
MT8259 .....	256K X 8 Page mode, low profile .....	2-43
MT8259 .....	256K X 8 Page mode .....	2-53
MT9259 .....	256K X 9 Page mode, low profile .....	2-63
MT9259 .....	256K X 9 Page mode .....	2-73
MT8C3656 .....	256K X 36 Page mode .....	2-83
MT8C8024 .....	1MEG X 8 Fast page mode.....	2-93
MT8C8025 .....	1MEG X 8 Nibble mode .....	2-103
MT8C8026 .....	1MEG X 8 Static column mode .....	2-115
MT8C9024 .....	1MEG X 9 Fast page mode.....	2-127
MT8C9025 .....	1MEG X 9 Nibble mode .....	2-137
MT8C9026 .....	1MEG X 9 Static column mode .....	2-149

**MUTIPORT DYNAMIC RAMS (VIDEO RAMS)**

Product Selection Guide .....		3-1
MT42C4064 .....	64K X 4 DRAM, 256 X 4 SAM .....	3-3
MT42C4256 .....	256K X 4 DRAM, 512 X 4 SAM .....	3-29



<b>STATIC RAMS</b>		<b>PAGE</b>
Product Selection Guide .....		4-1
MT5C1608 ..... 2K X 8 .....		4-3
MT5C1604 ..... 4K X 4 .....		4-11
MT5C1605 ..... 4K X 4 .....	OE .....	4-19
MT5C1606 ..... 4K X 4 .....	SI/O, OT .....	4-27
MT5C1607 ..... 4K X 4 .....	SI/O, HZ .....	4-27
MT5C6416 ..... 4K X 16 .....		4-35
MT5C6408 ..... 8K X 8 .....		4-37
MT5C1601 ..... 16K X 1 .....		4-45
MT5C6404 ..... 16K X 4 .....		4-53
MT5C6405 ..... 16K X 4 .....	OE .....	4-61
MT5C6405T ..... 16K X 4 .....	CACHE TAG .....	4-69
MT5C6406 ..... 16K X 4 .....	SI/O, OT .....	4-77
MT5C6407 ..... 16K X 4 .....	SI/O, HZ .....	4-77
MT5C2568 ..... 32K X 8 .....		4-85
MT5C6401 ..... 64K X 1 .....		4-93
MT5C2564 ..... 64K X 4 .....		4-101
MT5C2565 ..... 64K X 4 .....	OE .....	4-109
MT5C1008 ..... 128K X 8 .....		4-117
MT5C2561 ..... 256K X 1 .....		4-119
MT5C1005 ..... 256K X 4 .....		4-127
MT5C1001 ..... 1MEG X 1 .....		4-129
OE .....	With Output Enable	
SI/O .....	Separate Data Inputs and Outputs	
OT .....	Outputs Track Inputs During Write	
HZ .....	High Impedance Outputs During Write	

**CACHE DATA STATIC RAMS**

Product Selection Guide .....		5-1
MT56C0416 ..... dual 4K X 16/18 .....	...or...8K X 16/18 .....	5-3

<b>FIFO MEMORIES (FIRST-IN FIRST-OUT)</b>		<b>PAGE</b>
Product Selection Guide .....		6-1
MT52C8006 ..... 512 X 8	MB, VF .....	6-3
MT52C9005 ..... 512 X 9	E .....	6-5
MT52C9006 ..... 512 X 9	MB .....	6-7
MT52C9007 ..... 512 X 9	VF .....	6-9
MT52C1605 ..... 512 X 16	E, MB, VF .....	6-11
MT52C1607 ..... 512 X 16/8	E, MB, VF .....	6-13
MT52C8011 ..... 1K X 8	MB, VF .....	6-15
MT52C9010 ..... 1K X 9	E .....	6-17
MT52C9011 ..... 1K X 9	MB .....	6-19
MT52C9012 ..... 1K X 9	VF .....	6-21
MT52C1610 ..... 1K X 16	E, MB, VF .....	6-23
MT52C1612 ..... 1K X 16/8	E, MB, VF .....	6-25
MT52C8021 ..... 2K X 8	MB, VF .....	6-27
MT52C9020 ..... 2K X 9	E .....	6-29
MT52C9021 ..... 2K X 9	MB .....	6-31
MT52C9022 ..... 2K X 9	VF .....	6-33
MT52C1620 ..... 2K X 16	E, MB, VF .....	6-35
MT52C1622 ..... 2K X 16/8	E, MB, VF .....	6-37
MT52C8041 ..... 4K X 8	E, MB, VF .....	6-39
MT52C9040 ..... 4K X 9	E .....	6-41
MT52C9041 ..... 4K X 9	MB .....	6-43
MT52C9042 ..... 4K X 9	VF .....	6-45
E ..... With Expansion Logic		
MB ..... With Mailbox Register Logic		
VF ..... With Variable Flag Logic		

## MILITARY PRODUCTS

Comments .....		7-1
Product Selection Guide .....		7-3
<b>DRAM</b>		
MT4264 ..... 64K X 1	M, SMD .....	7-5
MT4067 ..... 64K X 4	M, SMD .....	7-17
MT1259 ..... 256K X 1	M, SMD, JAN .....	7-29
MT4C4256 ..... 256K X 4	M, SMD, JAN .....	7-41
MT4C1024 ..... 1MEG X 1	M, SMD, JAN .....	7-53

<b>MILITARY PRODUCTS (Continued)</b>		<b>PAGE</b>
<b>VRAM</b>		
MT42C4064 .....	64K X 4 M, SMD .....	7-65
<b>SRAM</b>		
MT5C1608 .....	2K X 8 M, SMD .....	7-95
MT5C6408 .....	8K X 8 M, SMD, JAN .....	7-103
MT5C1601 .....	16K X 1 M, SMD, JAN .....	7-111
MT5C6404 .....	16K X 4 M, SMD, JAN .....	7-119
MT5C2568 .....	32K X 8 M, SMD, JAN, R+, VHSIC .....	7-127
MT5C6401 .....	64K X 1 M .....	7-135
MT5C2564 .....	64K X 4 M, SMD, JAN, R+, VHSIC .....	7-143
MT5C2561 .....	256K X 1 M, SMD, JAN .....	7-151
M ..... MIL-STD 883		
SMD ..... DESC Standardized Military Drawing		
JAN ..... QPL 1 Listing		
R+ ..... Rad-tolerant (available mid 1989)		
VHSIC ..... Very High Speed Integrated Circuit (available 4th Quarter 1989)		

**PACKAGE INFORMATION**

Index .....	8-1
-------------	-----

**SALES INFORMATION**

Product Numbering System .....	9-1
Sales Representatives and Distributers by geographical location .....	9-3

## NUMERICAL INDEX

## PAGE

Part #		PAGE
1259 .....	DRAM .....	1-23
1259 883C .....	DRAM .....	7-29
4067 .....	DRAM .....	1-13
4067 883C .....	DRAM .....	7-17
4264 .....	DRAM .....	1-3
4264 883C .....	DRAM .....	7-5
4C1004 .....	DRAM .....	1-117
4C1005 .....	DRAM .....	1-129
4C1006 .....	DRAM .....	1-141
4C1024 .....	DRAM .....	1-57
4C1024 883C .....	DRAM .....	7-53
4C1025 .....	DRAM .....	1-69
4C1026 .....	DRAM .....	1-81
4C4001 .....	DRAM .....	1-93
4C4003 .....	DRAM .....	1-105
4C4256 .....	DRAM .....	1-33
4C4256 883C .....	DRAM .....	7-41
4C4258 .....	DRAM .....	1-45
42C4064 .....	VRAM .....	3-3
42C4064 883C .....	VRAM .....	7-65
42C4256 .....	VRAM .....	3-29
5C1001 .....	SRAM .....	4-129
5C1005 .....	SRAM .....	4-127
5C1008 .....	SRAM .....	4-125
5C1601 .....	SRAM .....	4-45
5C1601 883C .....	SRAM .....	7-111
5C1604 .....	SRAM .....	4-11
5C1605 .....	SRAM .....	4-19
5C1606 .....	SRAM .....	4-27
5C1607 .....	SRAM .....	4-27
5C1608 .....	SRAM .....	4-3
5C1608 883C .....	SRAM .....	7-95
5C2561 .....	SRAM .....	4-117
5C2561 883C .....	SRAM .....	7-151
5C2564 .....	SRAM .....	4-101
5C2564 883C .....	SRAM .....	7-143
5C2565 .....	SRAM .....	4-109
5C2568 .....	SRAM .....	4-93

## NUMERICAL INDEX (Continued)

## PAGE

### Part #

5C2568 883C .....	SRAM	7-129
5C6401 .....	SRAM	4-85
5C6401 883C .....	SRAM	7-135
5C6404 .....	SRAM	4-53
5C6404 883C .....	SRAM	7-119
5C6405 .....	SRAM	4-61
5C6405T .....	SRAM	4-69
5C6406 .....	SRAM	4-77
5C6407 .....	SRAM	4-77
5C6408 .....	SRAM	4-37
5C6408 883C .....	SRAM	7-103
5C6416 .....	SRAM	4-35
52C1605 .....	FIFO	6-11
52C1607 .....	FIFO	6-13
52C1610 .....	FIFO	6-23
52C1612 .....	FIFO	6-25
52C1620 .....	FIFO	6-35
52C1622 .....	FIFO	6-37
52C8006 .....	FIFO	6-3
52C8011 .....	FIFO	6-15
52C8021 .....	FIFO	6-27
52C8041 .....	FIFO	6-39
52C9005 .....	FIFO	6-5
52C9006 .....	FIFO	6-7
52C9007 .....	FIFO	6-9
52C9010 .....	FIFO	6-17
52C9011 .....	FIFO	6-19
52C9012 .....	FIFO	6-21
52C9020 .....	FIFO	6-29
52C9021 .....	FIFO	6-31
52C9022 .....	FIFO	6-33
52C9040 .....	FIFO	6-41
52C9041 .....	FIFO	6-43
52C9042 .....	FIFO	6-45
56C0416 .....	CACHE SRAM	5-3
8068 .....	DRAM MODULE	2-3
8259 .....	DRAM MODULE	2-43
8259 .....	DRAM MODULE	2-53

**NUMERICAL INDEX (Continued)****PAGE**

<b>Part #</b>			
85259 .....	DRAM MODULE	.....	2-33
8C3656 .....	DRAM MODULE	.....	2-83
8C8024 .....	DRAM MODULE	.....	2-93
8C8025 .....	DRAM MODULE	.....	2-103
8C8026 .....	DRAM MODULE	.....	2-115
8C9024 .....	DRAM MODULE	.....	2-127
8C9025 .....	DRAM MODULE	.....	2-137
8C9026 .....	DRAM MODULE	.....	2-149
9068 .....	DRAM MODULE	.....	2-13
9259 .....	DRAM MODULE	.....	2-63
9259 .....	DRAM MODULE	.....	2-73



---

<b>DYNAMIC RAMs</b> .....	<b>1</b>
<b>DYNAMIC RAM MODULES</b> .....	<b>2</b>
<b>MULTIPORT DYNAMIC RAMs (VRAMs)</b> .....	<b>3</b>
<b>STATIC RAMs</b> .....	<b>4</b>
<b>CACHE DATA RAMs</b> .....	<b>5</b>
<b>FIFO MEMORIES</b> .....	<b>6</b>
<b>MILITARY PRODUCTS</b> .....	<b>7</b>
<b>PACKAGE INFORMATION</b> .....	<b>8</b>
<b>SALES INFORMATION</b> .....	<b>9</b>

---





## DRAM PRODUCT SELECTION GUIDE

Memory Configuration	Optional Access Cycle	Part Number	Access Time (ns)	Power Dissipation		Package and Number of Pins Process						Process	Page	
				Standby	Active	PDIP	PLCC	ZIP	SOJ	CDIP	CLCC			Flat Pack
64K x 1	Page Mode	MT4264	100,120,150,200	15mw	75mw	16	-	-	-	16	18	16	NMOS	1-3
64K x 4	Page Mode	MT4067	80,100,120,150	15mw	150mw	18	18	20	-	18	18	16	NMOS	1-13
256K x 1	Page Mode	MT1259	80,100,120,150	15mw	150mw	16	18	16	-	16	18	16	NMOS	1-23
256K x 4	Fast Page Mode	MT4C4256	80,100,120,150	5mw	175mw	20	-	20	20	20	-	20	CMOS	1-33
256K x 4	Static Column	MT4C4258	80,100,120,150	5mw	175mw	20	-	20	20	20	-	20	CMOS	1-45
1 Meg x 1	Fast Page Mode	MT4C1024	80,100,120,150	5mw	175mw	18	-	20	20	18	-	18	CMOS	1-57
1 Meg x 1	Nibble Mode	MT4C1025	80,100,120,150	5mw	175mw	18	-	20	20	18	-	18	CMOS	1-69
1 Meg x 1	Static Column	MT4C1026	80,100,120,150	5mw	175mw	18	-	20	20	18	-	18	CMOS	1-81
1 Meg x 4	Fast Page Mode	MT4C4001	80,100,120	5mw	175mw	20	-	-	20	20	-	-	CMOS	1-93
1 Meg x 4	Static Column	MT4C4003	80,100,120	5mw	175mw	20	-	-	20	20	-	-	CMOS	1-105
4 Meg x 1	Fast Page Mode	MT4C1004	80,100,120	5mw	175mw	18	-	-	20	18	-	-	CMOS	1-117
4 Meg x 1	Nibble Mode	MT4C1005	80,100,120	5mw	175mw	18	-	-	20	18	-	-	CMOS	1-129
4 Meg x 1	Static Column	MT4C1006	80,100,120	5mw	175mw	18	-	-	20	18	-	-	CMOS	1-141



# DRAM

# 64K x 1 DRAM

## PAGE MODE

### FEATURES

- Industry standard pin-out, functions, timing
- Single +5V ±10% power supply
- Low power, 15mW standby, 75mW active, typical
- Common I/O using EARLY-WRITE
- DOUT held indefinitely by  $\overline{\text{CAS}}$
- 256 cycle refresh in 4ms
- Fully compatible with MT1259 (256K)
- Optional Page Mode

### OPTIONS


- Timing
  - 100ns access
  - 120ns access
  - 150ns access
  - 200ns access
- Packages:
  - Plastic DIP
  - Ceramic DIP

### MARKING

-10  
-12  
-15  
-20  
  
None  
C

### PIN ASSIGNMENT (Top View)

MT4264 16 Pin DIP



### GENERAL DESCRIPTION


The MT4264 is a randomly accessed solid-state memory containing 65,536 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 16 address bits which are entered 8 bits (A0-A7) at a time.  $\overline{\text{RAS}}$  is used to latch the first 8 bits and  $\overline{\text{CAS}}$  the latter 8 bits. A READ or WRITE cycle is selected with the  $\overline{\text{WE}}$  input. A logic high on  $\overline{\text{WE}}$  dictates READ mode while a logic low on  $\overline{\text{WE}}$  dictates WRITE mode. During a WRITE cycle data in (DIN) is latched by the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever occurs last. If  $\overline{\text{WE}}$  goes low prior to  $\overline{\text{CAS}}$  going low, the output pin(s) remain open (High Z) until the next  $\overline{\text{CAS}}$  cycle. If  $\overline{\text{WE}}$  goes low after data reaches the output pin(s), DOUT is activated and retains the selected cell data as long as  $\overline{\text{CAS}}$  remains low (regardless of  $\overline{\text{WE}}$  or  $\overline{\text{RAS}}$ ). This late  $\overline{\text{WE}}$  pulse results in a READ-WRITE cycle.

Returning  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  high terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{\text{RAS}}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{\text{RAS}}$  cycle (READ, WRITE,  $\overline{\text{RAS}}$  only or Hidden refresh) so that all 256 combinations of  $\overline{\text{RAS}}$  addresses (A0-A7) are executed at least every 4ms, regardless of sequence.

PAGE MODE operations allows faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A7) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by  $\overline{\text{RAS}}$  followed by a column address strobed in by  $\overline{\text{CAS}}$ . By holding  $\overline{\text{RAS}}$  low,  $\overline{\text{CAS}}$  may be toggled strobing in different column addresses executing faster memory cycles. Returning  $\overline{\text{RAS}}$  high terminates the PAGE MODE operation.

DRAM

## FUNCTIONAL BLOCK DIAGRAM PAGE MODE



## FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
PAGE-MODE READ	L	H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H	L	ROW	COL	Valid Data In, Valid Data In
PAGE-MODE READ-WRITE	L	H→L→H	H→L→H	ROW	COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> ..... -1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub>(Ambient) ..... 0°C to +70°C  
 Storage Temperature (Ceramic) ..... -65°C to +150°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS

(0°C ≤ T<sub>A</sub> ≤ 70°) (V<sub>CC</sub> = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
STANDBY CURRENT (RAS = CAS = V <sub>IH</sub> after 8 RAS cycles)	I <sub>CC1</sub>		4	mA	
OPERATING CURRENT (RAS and CAS Cycling)	I <sub>CC2</sub>		30	mA	2
RAS ONLY REFRESH CURRENT (CAS = V <sub>IH</sub> )	I <sub>CC3</sub>		20	mA	2
PAGE MODE CURRENT (RAS = V <sub>IL</sub> , CAS = Cycling)	I <sub>CC4</sub>		30	mA	2
INPUT LEAKAGE Input leakage current, any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts)	I <sub>I</sub>	-10	10	μA	
OUTPUT LEAKAGE Output leakage current (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS Output High (Logic 1) voltage (I <sub>OUT</sub> = -5mA) Output Low (logic 0) voltage (I <sub>OUT</sub> = 5mA)	V <sub>OH</sub> V <sub>OL</sub>	2.4	0.4	V V	1

### RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1

### CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>7</sub> ), D <sub>IN</sub>	C <sub>I1</sub>		5	pF	18
Input Capacitance RAS, CAS, WE	C <sub>I2</sub>		8	pF	18
Output Capacitance D <sub>OUT</sub>	C <sub>O</sub>		8	pF	18

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 10, 11, 17, 18) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ) ( $V_{CC} = 5.0\text{V} \pm 10\%$ )


A.C. CHARACTERISTICS		-10		-12		-15		-20			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	$t_{RC}$	195		230		260		330		ns	6, 7
READ-MODIFY-WRITE cycle time	$t_{RWC}$	220		255		295		370		ns	
PAGE-MODE cycle time	$t_{PC}$	90		100		120		170		ns	6, 7
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		100		120		150		200	ns	7, 8
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		50		60		75		120	ns	7, 9
RAS pulse width	$t_{RAS}$	100	10,000	120	10,000	150	10,000	200	10,000	ns	
RAS hold time	$t_{RSH}$	50		60		75		100		ns	
RAS precharge time	$t_{RP}$	80	20,000	90	20,000	100	20,000	120	20,000	ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	50	10,000	60	10,000	75	10,000	120	10,000	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	100		120		150		200		ns	
$\overline{\text{CAS}}$ precharge time	$t_{CPN}$	25		25		30		35		ns	19
$\overline{\text{CAS}}$ precharge time (PAGE-MODE)	$t_{CP}$	30		30		35		40		ns	
RAS to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	25	50	25	60	25	75	30	80	ns	13
Row address set-up time	$t_{ASR}$	0		0		0		0		ns	
Row address hold time	$t_{RAH}$	15		15		20		25		ns	
Column address set-up time	$t_{ASC}$	0		0		0		0		ns	
Column address hold time	$t_{CAH}$	20		20		25		50		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	$t_{AR}$	70		80		100		130		ns	
READ command set-up time	$t_{RCS}$	0		0		0		0		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0		0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	$t_{RRH}$	0		0		0		0		ns	
Output buffer turn-off delay	$t_{OFF}$	0	30	0	30	0	35	0	40	ns	12
$\overline{\text{WE}}$ command set-up time	$t_{WCS}$	0		0		0		0		ns	16
WRITE command hold time	$t_{WCH}$	35		40		45		60		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	$t_{WCR}$	85		100		120		140		ns	
WRITE command pulse width	$t_{WP}$	35		40		45		50		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$	35		40		45		55		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	35		40		45		55		ns	
Data-in set-up time	$t_{DS}$	0		0		0		0		ns	15
Data-in hold time	$t_{DH}$	35		40		45		55		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	$t_{DHR}$	85		100		120		135		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	$t_{CWD}$	40		50		60		100		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	$t_{RWD}$	90		110		135		180		ns	16
Transition time (rise or fall)	$t_T$	3	100	3	100	3	100	3	100	ns	5, 17
Refresh Period (256 cycles)	$t_{REF}$		4		4		4		4	ms	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ set-up time	$t_{CRP}$	10		15		20		20		ns	

## NOTES


1. All voltages referenced to  $V_{SS}$ .
2.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained the output open.
3. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
4. AC characteristics assume  $t_T = 5ns$ .
5.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^\circ C \leq T_A \leq 70^\circ C$ ) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that  $t_{RCD} < t_{RCD}(max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
9. Assumes that  $t_{RCD} \geq t_{RCD}(max)$ . Pulsed high for  $t_{CPN}$ .
10. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
11. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
12.  $t_{OFF}(max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
13. Operation within the  $t_{RCD}(max)$  limit ensures that  $t_{RAC}(max)$  can be met.  $t_{RCD}(max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
14.  $t_{RCH}$  is referenced to the first rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ .
15. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and  $\overline{WE}$  leading edge in late WRITE or READ-WRITE cycles.
16.  $t_{WCS}$ ,  $t_{RWD}$  and  $t_{CWD}$  are restrictive operating parameters in late READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS}(min)$  the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}(min)$  and  $t_{RWD} \geq t_{RWD}(min)$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
17. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
18. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
19. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be




## READ CYCLE




## EARLY-WRITE CYCLE




 DON'T CARE

**READ-WRITE CYCLE  
READ-MODIFY-WRITE CYCLE**




**PAGE-MODE READ CYCLE**




DON'T CARE

## PAGE-MODE EARLY-WRITE CYCLE



## RAS ONLY REFRESH CYCLE


(ADDR = A<sub>0</sub> - A<sub>7</sub>)



DON'T CARE

**ORDER INFORMATION**

64K x 1, 150ns in Ceramic DIP



The Micron MT4264 is functionally equivalent to other manufacturers' product meeting JEDEC standards. It is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using the NMOS double-poly

process. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality. Functionality is consistently assured over a wider power supply range, temperature and refresh than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality.



# DRAM

# 64K x 4 DRAM

DRAM

### FEATURES

- Industry standard pin-out, timing, functions
- All inputs, outputs, and clocks are fully TTL compatible
- Single +5V±10% power supply
- Low power, 15mW standby, 150mW active, typical
- Refresh modes:  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$ , and Hidden
- 256 cycle refresh in 4ms
- Optional Page Mode access cycle

### OPTIONS

- Timing
  - 80ns access
  - 100ns access
  - 120ns access
  - 150ns access
- Packages:
  - Plastic DIP
  - Ceramic DIP
  - Plastic ZIP
  - Plastic PLCC

### MARKING

- Timing
 

80ns access	-8
100ns access	-10
120ns access	-12
150ns access	-15
- Packages:
 


Plastic DIP	None
Ceramic DIP	C
Plastic ZIP	Z
Plastic PLCC	EJ
- Temperature
 

0°C ≤ T <sub>A</sub> ≤ 70°C	None
-55°C ≤ T <sub>A</sub> ≤ 110°C	XT

### GENERAL DESCRIPTION


The MT4067 is randomly accessed solid-state memory containing 262,144 bits organized in a x4 configuration. The 16 address bits are entered 8 bits at a time using  $\overline{\text{RAS}}$  to latch the first 8 bits and  $\overline{\text{CAS}}$  the latter 8 bits. If the  $\overline{\text{WE}}$  pin goes low prior to  $\overline{\text{CAS}}$  going low, the output pin remains open until the next  $\overline{\text{CAS}}$  cycle. If  $\overline{\text{WE}}$  goes low after Data reaches the output pin, the output pin is activated and retains the selected cell data as long as  $\overline{\text{CAS}}$  remains low (regardless of  $\overline{\text{WE}}$  or  $\overline{\text{RAS}}$ ). This late  $\overline{\text{WE}}$  pulse results in a READ-MODIFY-WRITE cycle. Data-in is latched when  $\overline{\text{WE}}$  strobes low.

By holding  $\overline{\text{RAS}}$  low,  $\overline{\text{CAS}}$  may be toggled to execute



several faster READ, WRITE, READ-WRITE or READ-MODIFY-WRITE cycles within the  $\overline{\text{RAS}}$  address defined PAGE boundary. Returning  $\overline{\text{RAS}}$  high terminates the memory cycle and decreases chip current to a reduced standby level. Also the chip is preconditioned for the next cycle during the  $\overline{\text{RAS}}$  high-time. Memory cell data is retained in its correct state by maintaining power and executing a  $\overline{\text{RAS}}$  (Refresh) cycle so that all 256 combinations of  $\overline{\text{RAS}}$  addresses are executed at least every 4 msec (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

## FUNCTIONAL BLOCK DIAGRAM PAGE MODE



## FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	OE	Addresses			NOTES
					tR	tC		
Standby	H	H	H	H	X	X	High Impedance	
READ	L	L	H	L	ROW	COL	Data Out	
WRITE (EARLY-WRITE)	L	L	L	H	ROW	COL	Data In	
READ-WRITE	L	L	H→L→H	L→H	ROW	COL	Valid Data Out, Valid Data In	
PAGE-MODE READ	L	H→L→H	H	L	ROW	COL	Valid Data Out, Valid Data Out	
PAGE-MODE WRITE	L	H→L→H	L	H	ROW	COL	Valid Data In, Valid Data In	
PAGE-MODE READ-WRITE	L	H→L→H	H→L→H	L→H	ROW	COL	Valid Data Out, Valid Data In	
RAS ONLY REFRESH	L	H	H	H	ROW	n/a	High Impedance	
HIDDEN REFRESH	L→H→L	L	H	H	ROW	COL	Valid Data Out	
CAS-BEFORE- RAS REFRESH	H→L	L	H	H	X	X	High Impedance	

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> ..... -1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub>(Ambient) ..... 0°C to +70°C  
 Storage Temperature (Ceramic) ..... -65°C to +150°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C) (V<sub>CC</sub> = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts	I <sub>I</sub>	-10	10	μA	
OUTPUT LEAKAGE Output leakage current (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS Output High (Logic 1) voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low (Logic 0) voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

(Notes: 1,2,3,4,6) (0°C ≤ T<sub>A</sub> ≤ 70°C) (V<sub>CC</sub> = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ after 8 RAS cycles)	I <sub>CC1</sub>	5	5	5	5	mA	
OPERATING CURRENT ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling: t <sub>RC</sub> = t <sub>RC(MIN)}</sub> )	I <sub>CC2</sub>	65	55	55	45	mA	2
OPERATING CURRENT: PAGE MODE ( $\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ = Cycling: t <sub>PC</sub> = t <sub>PC(MIN)}</sub> )	I <sub>CC3</sub>	65	55	55	45	mA	2
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ( $\overline{\text{RAS}}$ = Cycling: $\overline{\text{CAS}} = V_{IH}$ : t <sub>RC</sub> = t <sub>RC(MIN)}</sub> )	I <sub>CC4</sub>	55	40	40	35	mA	2
REFRESH CURRENT: $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = cycling, t <sub>RC</sub> = t <sub>RC(MIN)}</sub> )	I <sub>CC5</sub>	65	55	55	45	mA	2,22

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> ), D <sub>IN</sub>	C <sub>I1</sub>		5	pF	18
Input Capacitance $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$	C <sub>I2</sub>		8	pF	18
Output Capacitance D <sub>OUT</sub>	C <sub>O</sub>		7	pF	18



## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 10, 11, 17, 18) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ) ( $V_{CC} = 5.0\text{V} \pm 10\%$ )


A.C. CHARACTERISTICS	SYM	-8		-10		-12		-15		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	$t_{RC}$	150		190		220		260		ns	6, 7
READ-MODIFY-WRITE cycle time	$t_{RWC}$	200		250		295		345		ns	
PAGE-MODE cycle time	$t_{PC}$	75		90		100		120		ns	6, 7
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		80		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		40		50		60		75	ns	7, 9
Output Enable	$t_{OE}$		25		25		30		40	ns	
RAS pulse width	$t_{RAS}$	80	10,000	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	40		50		60		75		ns	
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	60		80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	40	10,000	50	10,000	60	10,000	75	10,000	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	80		100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	$t_{CPN}$	20		25		25		30		ns	19
$\overline{\text{CAS}}$ precharge time (PAGE-MODE)	$t_{CP}$	25		30		30		35		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	20	40	25	50	25	60	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ set-up time	$t_{CRP}$	10		15		20		20		ns	
Row address set-up time	$t_{ASR}$	0		0		0		0		ns	
Row address hold time	$t_{RAH}$	15		15		15		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		0		ns	
Column address hold time	$t_{CAH}$	15		20		20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	$t_{AR}$	50		70		80		100		ns	
READ command set-up time	$t_{RCS}$	0		0		0		0		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0		0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	$t_{RRH}$	0		0		0		0		ns	
Output buffer turn-off delay	$t_{OFF}$	0	25	0	30	0	30	0	35	ns	12
Output Disable	$t_{OD}$		25		30		30		35	ns	
$\overline{\text{WE}}$ command set-up time	$t_{WCS}$	0		0		0		0		ns	16
WRITE command hold time	$t_{WCH}$	15		35		40		45		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	$t_{WCR}$	35		85		100		120		ns	
WRITE command pulse width	$t_{WP}$	15		35		40		45		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$	35		35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	35		35		40		45		ns	
Data-in set-up time	$t_{DS}$	0		0		0		0		ns	15
Data-in hold time	$t_{DH}$	15		35		40		45		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	$t_{DHR}$	35		60		65		70		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	$t_{CWD}$	50		70		90		110		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	$t_{RWD}$	90		120		150		185		ns	16
Transition time (rise or fall)	$t_T$	3	100	3	100	3	100	3	100	ns	5, 17
Refresh Period (256 cycles)	$t_{REF}$		4		4		4		4	ms	22
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t_{CHR}$	15		20		25		30		ns	21

## NOTES


1. All voltages referenced to  $V_{SS}$ .
2.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume  $t_T = 5$ ns.
5.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that  $t_{RCD} < t_{RCD}(\text{max})$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
9. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
10. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
11. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
12.  $t_{OFF}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
13. Operation within the  $t_{RCD}(\text{max})$  limit ensures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
14.  $t_{RCH}$  is referenced to the first rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ .
15. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and to the  $\overline{WE}$  leading edge in late WRITE or READ-MODIFY-WRITE cycles.
16.  $t_{WCS}$ ,  $t_{CWD}$  and  $t_{RWD}$  are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS}(\text{min})$  the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$  and  $t_{RWD} \geq t_{RWD}(\text{min})$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
17. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
18. Capacitance calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3$ V and  $V_{CC} = 5$ V. This parameter is sampled.
19. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CP}$ . Note 8 applies to determine valid data out.
20. During a READ cycle if  $\overline{OE}$  is low then taken high ( $V_{IH}$ )  $D_{out}$  goes open. If  $\overline{OE}$  is tied permanently low a READ-MODIFY-WRITE operation is not possible.
21. On-chip refresh and address counters are enabled.
22. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = \text{LOW}$  and  $\overline{OE} = \text{HIGH}$ .

DRAM

READ CYCLE




EARLY-WRITE CYCLE




DON'T CARE


READ-WRITE CYCLE  
READ-MODIFY-WRITE CYCLE



## PAGE-MODE READ CYCLE




## PAGE-MODE EARLY-WRITE CYCLE




DON'T CARE


**$\overline{\text{RAS}}$  ONLY REFRESH CYCLE**  
 (ADDR = A<sub>0</sub> - A<sub>7</sub>; and  $\overline{\text{WE}}$  = DON'T CARE.)



**$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH CYCLE**  
 (A<sub>0</sub> - A<sub>7</sub>,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  = DON'T CARE.)




**HIDDEN REFRESH CYCLE**  
 ( $\overline{\text{WE}}$  = HIGH)<sup>22</sup>



**ORDER INFORMATION**

64K x 4, 100ns in Plastic PLCC



The Micron MT4067 is functionally equivalent to other manufacturers' product meeting JEDEC standards. It is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using the NMOS double-poly

process. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality. Functionality is consistently assured over a wider power supply range, temperature and refresh than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality.

# DRAM

# 256K x 1 DRAM

## FEATURES

- Industry standard pin-out, timing, functions
- All inputs, outputs, and clocks are fully TTL compatible
- Single +5V±10% power supply
- Low power, 15mW standby, 150mW active, typical
- Refresh modes:  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$ , and Hidden
- 256 cycle refresh in 4ms
- Optional Page Mode access cycle

## OPTIONS


## MARKING

- |   |      |
|---|------|
| • Timing  |      |
| 80ns access   | -8   |
| 100ns access  | -10  |
| 120ns access  | -12  |
| 150ns access  | -15  |
| • Packages:   |      |
| Plastic DIP   | None |
| Ceramic DIP   | C    |
| Plastic ZIP   | Z    |
| Plastic PLCC  | EJ   |
| • Temperature   |      |
| $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$    | None |
| $-55^{\circ}\text{C} \leq T_A \leq 110^{\circ}\text{C}$ | XT   |

## GENERAL DESCRIPTION


The MT1259 is randomly accessed solid-state memory containing 262,144 bits organized in a x1 configuration. The 18 address bits are entered 9 bits at a time using  $\overline{\text{RAS}}$  to latch the first 9 bits and  $\overline{\text{CAS}}$  the latter 9 bits. If the  $\overline{\text{WE}}$  pin goes low prior to  $\overline{\text{CAS}}$  going low, the output pin remains open until the next  $\overline{\text{CAS}}$  cycle. If  $\overline{\text{WE}}$  goes low after Data reaches the output pin, the output pin is activated and retains the selected cell data as long as  $\overline{\text{CAS}}$  remains low (regardless of  $\overline{\text{WE}}$  or  $\overline{\text{RAS}}$ ). This late  $\overline{\text{WE}}$  pulse results in a READ-MODIFY-WRITE cycle. Data-in is latched when  $\overline{\text{WE}}$  strobes low.

By holding  $\overline{\text{RAS}}$  low,  $\overline{\text{CAS}}$  may be toggled to execute





## FUNCTIONAL BLOCK DIAGRAM PAGE MODE



## FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
PAGE-MODE READ	L	H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H	L	ROW	COL	Valid Data In, Valid Data In
PAGE-MODE READ-WRITE	L	H→L→H	H→L→H	ROW	COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Operating Temperature, T <sub>A</sub> (Ambient) .....	0°C to +70°C
Storage Temperature (Ceramic) .....	-65°C to +150°C
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C) (V<sub>CC</sub> = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1
<b>INPUT LEAKAGE</b> Input leakage current, any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts	I <sub>I</sub>	-10	10	μA	
<b>OUTPUT LEAKAGE</b> Output leakage current (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-10	10	μA	
<b>OUTPUT LEVELS</b> Output High (Logic 1) voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low (Logic 0) voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

(Notes: 1,2,3,4,6) (0°C ≤ T<sub>A</sub> ≤ 70°C) (V<sub>CC</sub> = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
<b>STANDBY CURRENT: TTL input levels</b> ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ after 8 RAS cycles)	I <sub>CC1</sub>	5	5	5	5	mA	
<b>OPERATING CURRENT</b> ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling: t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC2</sub>	65	55	55	45	mA	2
<b>OPERATING CURRENT: PAGE MODE</b> ( $\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ = Cycling: t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC3</sub>	65	55	55	45	mA	2
<b>REFRESH CURRENT: <math>\overline{\text{RAS}}</math> ONLY</b> ( $\overline{\text{RAS}}$ = Cycling: $\overline{\text{CAS}} = V_{IH}$ : t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC4</sub>	55	40	40	35	mA	2
<b>REFRESH CURRENT: <math>\overline{\text{CAS}}</math>-before-<math>\overline{\text{RAS}}</math></b> ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = cycling, t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC5</sub>	65	55	55	45	mA	2,20

### CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> ), D <sub>IN</sub>	C <sub>I1</sub>		5	pF	18
Input Capacitance $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	C <sub>I2</sub>		8	pF	18
Output Capacitance D <sub>OUT</sub>	C <sub>O</sub>		7	pF	18

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 10, 11, 17, 18) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ) ( $V_{CC} = 5.0\text{V} \pm 10\%$ )


DRAM

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	$t_{RC}$	150		190		220		260		ns	6, 7
READ-MODIFY-WRITE cycle time	$t_{RWC}$	180		220		255		295		ns	
PAGE-MODE cycle time	$t_{PC}$	75		90		100		120		ns	6, 7
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		80		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		40		50		60		75	ns	7, 9
RAS pulse width	$t_{RAS}$	80	10,000	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	40		50		60		75		ns	
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	60		80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	40	10,000	50	10,000	60	10,000	75	10,000	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	80		100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	$t_{CPN}$	20		25		25		30		ns	19
$\overline{\text{CAS}}$ precharge time (PAGE-MODE)	$t_{CP}$	25		30		30		35		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	20	40	25	50	25	60	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ set-up time	$t_{CRP}$	10		15		20		20		ns	
Row address set-up time	$t_{ASR}$	0		0		0		0		ns	
Row address hold time	$t_{RAH}$	15		15		15		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		0		ns	
Column address hold time	$t_{CAH}$	15		20		20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	$t_{AR}$	50		70		80		100		ns	
READ command set-up time	$t_{RCS}$	0		0		0		0		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0		0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	$t_{RRH}$	0		0		0		0		ns	
Output buffer turn-off delay	$t_{OFF}$	0	25	0	30	0	30	0	35	ns	12
$\overline{\text{WE}}$ command set-up time	$t_{WCS}$	0		0		0		0		ns	16
WRITE command hold time	$t_{WCH}$	15		35		40		45		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	$t_{WCR}$	35		85		100		120		ns	
WRITE command pulse width	$t_{WP}$	15		35		40		45		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$	35		35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	35		35		40		45		ns	
Data-in set-up time	$t_{DS}$	0		0		0		0		ns	15
Data-in hold time	$t_{DH}$	15		35		40		45		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	$t_{DHR}$	35		85		100		120		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	$t_{CWD}$	30		40		50		60		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	$t_{RWD}$	70		90		110		135		ns	16
Transition time (rise or fall)	$t_T$	3	100	3	100	3	100	3	100	ns	5, 17
Refresh Period (256 cycles)	$t_{REF}$		4		4		4		4	ms	21
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t_{CHR}$	15		20		25		30		ns	20


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume  $t_T = 5ns$ .
5.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^\circ C \leq T_A \leq 70^\circ C$ ) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that  $t_{RCD} < t_{RCD}(\max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
9. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
10. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
11. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
12.  $t_{OFF}(\max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
13. Operation within the  $t_{RCD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
14.  $t_{RCH}$  is referenced to the first rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ .
15. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and to the  $\overline{WE}$  leading edge in late WRITE or READ-MODIFY-WRITE cycles.
16.  $t_{WCS}$ ,  $t_{CWD}$  and  $t_{RWD}$  are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS}(\min)$  the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}(\min)$  and  $t_{RWD} \geq t_{RWD}(\min)$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
17. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
18. Capacitance calculated from the equation  $C = \frac{\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ . This parameter is sampled.
19. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CP}$ . Note 8 applies to determine valid data out.
20. On-chip refresh and address counters are enabled.
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = LOW$ .

## READ CYCLE





## EARLY-WRITE CYCLE



 DON'T CARE

**READ-WRITE CYCLE  
READ-MODIFY-WRITE CYCLE**




 DON'T CARE


**DRAM**

DRAM

## PAGE-MODE READ CYCLE




## PAGE-MODE EARLY-WRITE CYCLE




DON'T CARE


**$\overline{\text{RAS}}$  ONLY REFRESH CYCLE**  
 (ADDR = A<sub>0</sub> - A<sub>7</sub>; A<sub>8</sub> and  $\overline{\text{WE}}$  = DON'T CARE.)



**CAS-BEFORE- $\overline{\text{RAS}}$  REFRESH CYCLE**  
 (A<sub>0</sub> - A<sub>8</sub>  $\overline{\text{WE}}$  = DON'T CARE.)




**HIDDEN REFRESH CYCLE**  
 ( $\overline{\text{WE}}$  = HIGH)<sup>21</sup>





**ORDER INFORMATION**

256K x 1, 100ns in Plastic PLCC



The Micron MT1259 is functionally equivalent to other manufacturers' product meeting JEDEC standards. It is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using the NMOS double-poly

process. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality. Functionality is consistently assured over a wider power supply range, temperature and refresh than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality.

# DRAM

# 256K x 4 DRAM

## FAST PAGE MODE

DRAM

### FEATURES

- Industry standard x4 pin-out, timing, functions and packages
- High performance CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 5mW standby, 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 512 cycle refresh distributed across 8ms
- Refresh modes:  $\overline{RAS}$  only,  $\overline{CAS}$  before  $\overline{RAS}$ , and Hidden
- Optional Fast Page Mode access cycle

### OPTIONS

- Timing
  - 100ns access -10
  - 120ns access -12
  - 150ns access -15
- Organization
  - 256K x 4
- Packages
  - Plastic DIP
  - Ceramic DIP
  - Plastic ZIP
  - Plastic SOJ


### MARKING

MT4C4256  
None  
C  
Z  
DJ

### GENERAL DESCRIPTION

The MT4C4265 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x4 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 18 address bits which are entered 9 bits (A0-A8) at a time.  $\overline{RAS}$  is used to latch the first 9 bits and  $\overline{CAS}$  the latter 9 bits. A READ or WRITE cycle is selected with the  $\overline{WE}$  input. A logic high on  $\overline{WE}$  dictates READ mode while a logic low on  $\overline{WE}$  dictates WRITE mode. During a WRITE cycle data in (DIN) is latched by the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs last. If  $\overline{WE}$  goes low prior to  $\overline{CAS}$  going low, the output pin(s) remain open (High Z) until the next  $\overline{CAS}$  cycle. If  $\overline{WE}$  goes low after data reaches the output pin(s), DOUT is activated and retains the selected cell data as long as  $\overline{CAS}$  remains low (regardless of  $\overline{WE}$  or  $\overline{RAS}$ ). This late  $\overline{WE}$  pulse results in a READ-WRITE cycle. The 4 data inputs and 4 data outputs are routed through 4 pins using common I/O and pin direction is controlled by  $\overline{WE}$  and  $\overline{OE}$ .

### PIN ASSIGNMENT (Top View)




\*TF = Test Function, ground of leave as a no-connect for normal device operation.

Returning  $\overline{RAS}$  and  $\overline{CAS}$  high terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{RAS}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{RAS}$  cycle (READ, WRITE,  $\overline{RAS}$  only,  $\overline{CAS}$ -before- $\overline{RAS}$ , or Hidden refresh) so that all 512 combinations of  $\overline{RAS}$  addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

PAGE MODE operations allows faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A8) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by  $\overline{RAS}$  followed by a column address strobed in by  $\overline{CAS}$ . By holding  $\overline{RAS}$  low,  $\overline{CAS}$  may be toggled strobing in different column addresses executing faster memory cycles. Returning  $\overline{RAS}$  high terminates the PAGE MODE operation.

## FUNCTIONAL BLOCK DIAGRAM FAST PAGE MODE



## FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	OE	TF	Addresses			NOTES
						tR	tC		
Standby	H	H	H	H	GND/NC	X	X	High Impedance	
READ	L	L	H	L	GND/NC	ROW	COL	Data Out	
WRITE (EARLY-WRITE)	L	L	L	H	GND/NC	ROW	COL	Data In	
READ-WRITE	L	L	H→L→H	L→H	GND/NC	ROW	COL	Valid Data Out, Valid Data In	
PAGE-MODE READ	L	H→L→H	H	L	GND/NC	ROW	COL	Valid Data Out, Valid Data Out	
PAGE-MODE WRITE	L	H→L→H	L	H	GND/NC	ROW	COL	Valid Data In, Valid Data In	
PAGE-MODE READ-WRITE	L	H→L→H	H→L→H	L→H	GND/NC	ROW	COL	Valid Data Out, Valid Data In	
RAS ONLY REFRESH	L	H	H	H	GND/NC	ROW	n/a	High Impedance	
HIDDEN REFRESH	L→H→L	L	H	H	GND/NC	ROW	COL	Valid Data Out	
CAS-BEFORE- RAS REFRESH	H→L	L	H	H	GND/NC	X	X	High Impedance	
TEST FUNCTION	L	L	H	H	H	ROW	COL	Data Out, Test Function Mode	

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Operating Temperature, T <sub>A</sub> (Ambient) .....	0°C to +70°C
Storage Temperature (Ceramic) .....	-65°C to +150°C
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T<sub>A</sub> ≤ 70°C, = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT (RAS and CAS = Cycling: t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC1</sub>		50	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE (RAS = V <sub>IL</sub> , CAS = Cycling: t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC2</sub>		50	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{\text{IH}}$ after 8 $\overline{\text{RAS}}$ cycles min.)	I <sub>CC3</sub>		2	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{\text{CC}} - 0.2\text{V}$ after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at V <sub>CC</sub> -0.2V or V <sub>SS</sub> + 0.2V)	I <sub>CC4</sub>		1	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY (RAS = Cycling: $\overline{\text{CAS}} = V_{\text{IH}}$ )	I <sub>CC5</sub>		35	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ (RAS and CAS = Cycling)	I <sub>CC6</sub>		35	mA	3, 5
INPUT LEAKAGE CURRENT (any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts)	I <sub>I</sub>	-10	10	μA	
OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

## RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A0-A9), D <sub>IN</sub>	C <sub>I1</sub>		5	pF	2
Input Capacitance RAS, CAS, WE, OE	C <sub>I2</sub>		7	pF	2
Output Capacitance D <sub>OUT</sub>	C <sub>O</sub>		7	pF	2

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS PARAMETER	SYM	-10		-12		-15		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	<sup>t</sup> RC	190		220		260		ns	
READ-MODIFY-WRITE cycle time	<sup>t</sup> RWC	220		255		295		ns	
PAGE-MODE READ or WRITE cycle time	<sup>t</sup> PC	55		70		85		ns	
Access time from RAS	<sup>t</sup> RAC		100		120		150	ns	14
Access time from CAS	<sup>t</sup> CAC		25		30		45	ns	15
Output Enable	<sup>t</sup> OE		25		25		30	ns	
Access time from column address	<sup>t</sup> AA		50		60		70	ns	
Access time from CAS precharge	<sup>t</sup> CPA		50		65		75	ns	
RAS pulse width	<sup>t</sup> RAS	100	10,000	120	10,000	150	10,000	ns	
RAS pulse width (PAGE MODE)	<sup>t</sup> RASP	100	100,000	120	100,000	150	100,000	ns	
RAS hold time	<sup>t</sup> RSH	25		30		45		ns	
RAS precharge time	<sup>t</sup> RP	80		90		100		ns	
CAS pulse width	<sup>t</sup> CAS	25	10,000	30	10,000	45	10,000	ns	
CAS hold time	<sup>t</sup> CSH	100		120		150		ns	
CAS precharge time	<sup>t</sup> CPN	15		20		25		ns	16
CAS precharge time (PAGE MODE)	<sup>t</sup> CP	10		15		20		ns	
RAS to CAS delay time	<sup>t</sup> RCD	10	75	15	90	15	105	ns	17
CAS to RAS precharge time	<sup>t</sup> CRP	10		10		10		ns	
Row address set-up time	<sup>t</sup> ASR	0		0		0		ns	
Row address hold time	<sup>t</sup> RAH	10		15		15		ns	
RAS to column address delay time	<sup>t</sup> RAD	10	50	15	60	15	70	ns	18
Column address set-up time	<sup>t</sup> ASC	0		0		0		ns	
Column address hold time	<sup>t</sup> CAH	15		20		25		ns	
Column address hold time (referenced to RAS)	<sup>t</sup> AR	60		70		80		ns	
Column address to RAS lead time	<sup>t</sup> RAL	50		60		70		ns	
Read command set-up time	<sup>t</sup> RCS	0		0		0		ns	
Read command hold time (referenced to CAS)	<sup>t</sup> RCH	0		0		0		ns	19
Read command hold time (referenced to RAS)	<sup>t</sup> RRH	0		0		0		ns	19
CAS to output in low-Z	<sup>t</sup> CLZ	5		5		5		ns	
Output buffer turn-off delay	<sup>t</sup> OFF	0	25	0	25	0	30	ns	20
Output Disable	<sup>t</sup> OD		25		25		30	ns	

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
WE command set-up time	$t^{\text{WCS}}$	0		0		0		ns	21
Write command hold time	$t^{\text{WCH}}$	20		25		30		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$ )	$t^{\text{WCR}}$	70		80		90		ns	
Write command pulse width	$t^{\text{WP}}$	20		25		30		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t^{\text{RWL}}$	25		30		35		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t^{\text{CWL}}$	25		30		35		ns	
Data-in set-up time	$t^{\text{DS}}$	0		0		0		ns	22
Data-in hold time	$t^{\text{DH}}$	15		20		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$ )	$t^{\text{DHR}}$	70		80		90		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	$t^{\text{RWD}}$	120		150		185		ns	21
Column address to $\overline{\text{WE}}$ delay time	$t^{\text{AWD}}$	80		100		120		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	$t^{\text{CWD}}$	65		75		85		ns	21
Transition time (rise or fall)	$t^{\text{T}}$	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	$t^{\text{REF}}$		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	$t^{\text{RPC}}$	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t^{\text{CSR}}$	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t^{\text{CHR}}$	20		25		30		ns	5


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading. Specified values are obtained the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and  $100pF$ .
14. Assumes that  $t_{RCD} < t_{RCD}(max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD}(max)$ .
16. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CPN}$ .
17. Operation within the  $t_{RCD}(max)$  limit ensures that  $t_{RAC}(max)$  can be met.  $t_{RCD}(max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD}(max)$  limit ensures that  $t_{RCD}(max)$  can be met.  $t_{RAD}(max)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(max)$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
20.  $t_{OFF}(max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
21.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS}(min)$  the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{RWD} \geq t_{RWD}(min)$ ,  $t_{AWD} \geq t_{AWD}(min)$  and  $t_{CWD} \geq t_{CWD}(min)$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
22. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and  $\overline{WE}$  leading edge in late WRITE or READ-WRITE cycles.
23. During a READ cycle, if  $\overline{OE}$  is LOW then taken HIGH  $D_{OUT}$  goes open. If  $\overline{OE}$  is tied permanently low a READ-WRITE or READ-MODIFY-WRITE operation is not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = LOW$  and  $\overline{OE} = HIGH$ .

## READ CYCLE




## EARLY-WRITE CYCLE






## READ-WRITE CYCLE READ-MODIFY-WRITE CYCLE




## PAGE-MODE READ CYCLE




 DON'T CARE  
 UNDEFINED


PAGE-MODE EARLY-WRITE CYCLE




PAGE-MODE READ-WRITE CYCLE




**RAS ONLY REFRESH CYCLE**  
 (ADDR = A<sub>0</sub> - A<sub>8</sub>; A<sub>9</sub> and  $\overline{WE}$  = DON'T CARE.)



**CAS-BEFORE-RAS REFRESH CYCLE**  
 (A<sub>0</sub> - A<sub>9</sub>,  $\overline{WE}$  and  $\overline{OE}$  = DON'T CARE)




**HIDDEN REFRESH CYCLE**  
 ( $\overline{WE}$  = HIGH;  $\overline{OE}$  = LOW)<sup>24</sup>



 DON'T CARE  
 UNDEFINED

## ORDER INFORMATION

256K x 4, 120ns in Plastic DJ



The Micron 1 MEG DRAM family is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance CMOS

silicon gate process. They are functionally equivalent to other manufacture's products meeting JEDEC standards. Several parameters are sampled; however, functionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality.

DRAM



# DRAM

# 256K x 4 DRAM

## STATIC COLUMNN

DRAM

### FEATURES

- Industry standard x4 pin-out, timing, functions and packages
- High performance CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 5mW standby, 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 512 cycle refresh distributed across 8ms
- Refresh modes:  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$ , and Hidden
- Optional Static Column access cycle

### OPTIONS


- Timing
  - 100ns access
  - 120ns access
  - 150ns access
- Organization  
256K x 4

### MARKING

100ns access	-10
120ns access	-12
150ns access	-15
Organization 256K x 4	MT4C4258
Packages	None
Plastic DIP	C
Ceramic DIP	Z
Plastic ZIP	DJ
Plastic SOJ	DJ

### GENERAL DESCRIPTION


The MT4C4258 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x4 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 18 address bits which are entered 9 bits (A0-A8) at a time.  $\overline{\text{RAS}}$  is used to latch the first 9 bits and  $\overline{\text{CAS}}$  the latter 9 bits. A READ or WRITE cycle is selected with the  $\overline{\text{WE}}$  input. A logic high on  $\overline{\text{WE}}$  dictates READ mode while a logic low on  $\overline{\text{WE}}$  dictates WRITE mode. During a WRITE cycle data in ( $\overline{\text{DIN}}$ ) is latched by the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever occurs last. If  $\overline{\text{WE}}$  goes low prior to  $\overline{\text{CAS}}$  going low, the output pin(s) remain open (High Z) until the next  $\overline{\text{CAS}}$  cycle. If  $\overline{\text{WE}}$  goes low after data reaches the output pin(s),  $\overline{\text{DOUT}}$  is activated and retains the selected cell data as long as  $\overline{\text{CAS}}$  remains low (regardless of  $\overline{\text{WE}}$  or  $\overline{\text{RAS}}$ ). This late  $\overline{\text{WE}}$  pulse results in a READ-WRITE cycle. The 4 data inputs and 4 data outputs are routed through 4 pins using common I/O and pin direction is controlled by  $\overline{\text{WE}}$  and  $\overline{\text{OE}}$ .



Returning  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  high terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{\text{RAS}}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{\text{RAS}}$  cycle (READ, WRITE,  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ , or Hidden refresh) so that all 512 combinations of  $\overline{\text{RAS}}$  addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

STATIC COLUMN operations allows faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The STATIC COLUMN cycle is always initiated with a row address strobed in by  $\overline{\text{RAS}}$  followed by a column address strobed in by  $\overline{\text{CAS}}$ . By holding  $\overline{\text{RAS}}$  low, the column address may be toggled strobing in different column addresses executing faster memory cycles. Returning  $\overline{\text{RAS}}$  high terminates the STATIC COLUMN operation.

## FUNCTIONAL BLOCK DIAGRAM STATIC COLUMN



## FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	OE	TF	Addresses		NOTES
						tR	tC	
Standby	H	H	H	H	GND/NC	X	X	High Impedance
READ	L	L	H	L	GND/NC	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	H	GND/NC	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	L→H	GND/NC	ROW	COL	Valid Data Out, Valid Data In
STATIC COLUMN READ	L	L	H	L	GND/NC	ROW	COL→COL	Valid Data Out, Valid Data Out
STATIC COLUMN WRITE	L	L	L	H	GND/NC	ROW	COL→COL	Valid Data In, Valid Data In
STATIC COLUMN READ-WRITE	L	L	H→L→H	L→H	GND/NC	ROW	COL→COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	H	GND/NC	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	H	GND/NC	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	H	GND/NC	X	X	High Impedance
TEST FUNCTION	L	L	H	H	H	ROW	COL	Data Out, Test Funtion Mode

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> ..... -1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub>(Ambient) ..... 0°C to +70°C  
 Storage Temperature (Ceramic) ..... -65°C to +150°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T<sub>A</sub> ≤ 70°C, = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling: t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC1</sub>		50	mA	3, 4
OPERATING CURRENT: STATIC COLUMN ( $\overline{\text{RAS}}$ = V <sub>IL</sub> , $\overline{\text{CAS}}$ = Cycling: t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC2</sub>		50	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V <sub>IH</sub> after 8 $\overline{\text{RAS}}$ cycles min.)	I <sub>CC3</sub>		2	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V <sub>CC</sub> - 0.2V after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at V <sub>CC</sub> -0.2V or V <sub>SS</sub> + 0.2V)	I <sub>CC4</sub>		1	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ( $\overline{\text{RAS}}$ = Cycling: $\overline{\text{CAS}}$ = V <sub>IH</sub> )	I <sub>CC5</sub>		35	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling)	I <sub>CC6</sub>		35	mA	3, 5
INPUT LEAKAGE CURRENT (any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts)	I <sub>I</sub>	-10	10	μA	
OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

### RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1



## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> ), D <sub>IN</sub>	C <sub>I1</sub>		5	pF	2
Input Capacitance $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$	C <sub>I2</sub>		7	pF	2
Output Capacitance D <sub>OUT</sub>	C <sub>O</sub>		7	pF	2

DRAM

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS		-10		-12		-15		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	<sup>t</sup> RC	190		220		260		ns	
READ-MODIFY-WRITE cycle time	<sup>t</sup> RWC	220		255		295		ns	
Access time from $\overline{\text{RAS}}$	<sup>t</sup> RAC		100		120		150	ns	14
Access time from $\overline{\text{CAS}}$	<sup>t</sup> CAC		25		30		45	ns	15
Output Enable	<sup>t</sup> OE		25		25		30	ns	
Access time from column address	<sup>t</sup> AA		50		60		70	ns	
Access time from $\overline{\text{CAS}}$ precharge	<sup>t</sup> CPA		50		65		75	ns	
$\overline{\text{RAS}}$ pulse width	<sup>t</sup> RAS	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ hold time	<sup>t</sup> RSH	25		30		45		ns	
$\overline{\text{RAS}}$ precharge time	<sup>t</sup> RP	80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	<sup>t</sup> CAS	25	10,000	30	10,000	45	10,000	ns	
$\overline{\text{CAS}}$ hold time	<sup>t</sup> CSH	100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	<sup>t</sup> CPN	15		20		25		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	<sup>t</sup> RCD	10	75	15	90	15	105	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	<sup>t</sup> CRP	10		10		10		ns	
Row address set-up time	<sup>t</sup> ASR	0		0		0		ns	
Row address hold time	<sup>t</sup> RAH	10		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	<sup>t</sup> RAD	10	50	15	60	15	70	ns	18
Column address set-up time	<sup>t</sup> ASC	0		0		0		ns	
Column address hold time	<sup>t</sup> CAH	15		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$ )	<sup>t</sup> AR	60		70		80		ns	
Column address to $\overline{\text{RAS}}$ lead time	<sup>t</sup> RAL	50		60		70		ns	
Read command set-up time	<sup>t</sup> RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$ )	<sup>t</sup> RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$ )	<sup>t</sup> RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	<sup>t</sup> CLZ	5		5		5		ns	
Output buffer turn-off delay	<sup>t</sup> OFF	0	25	0	25	0	30	ns	20
Output Disable	<sup>t</sup> OD		25		25		30	ns	
$\overline{\text{WE}}$ command set-up time	<sup>t</sup> WCS	0		0		0		ns	21
Write command hold time	<sup>t</sup> WCH	20		25		30		ns	

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time (referenced to RAS)	$t^{\text{WCR}}$	70		80		90		ns	
Write command pulse width	$t^{\text{WP}}$	20		25		30		ns	
Write command to RAS lead time	$t^{\text{RWL}}$	25		30		35		ns	
Write command to CAS lead time	$t^{\text{CWL}}$	25		30		35		ns	
Data-in set-up time	$t^{\text{DS}}$	0		0		0		ns	22
Data-in hold time	$t^{\text{DH}}$	15		20		25		ns	22
Data-in hold time (referenced to RAS)	$t^{\text{DHR}}$	70		80		90		ns	
RAS to WE delay time	$t^{\text{RWD}}$	120		150		185		ns	21
Column address to WE delay time	$t^{\text{AWD}}$	80		100		120		ns	21
CAS to WE delay time	$t^{\text{CWD}}$	65		80		95		ns	21
Transition time (rise or fall)	$t^{\text{T}}$	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	$t^{\text{REF}}$		8		8		8	ms	
RAS to CAS Precharge time	$t^{\text{RPC}}$	0		0		0		ns	
CAS set-up time (CAS-before-RAS refresh)	$t^{\text{CSR}}$	10		10		10		ns	5
CAS hold time (CAS-before-RAS refresh)	$t^{\text{CHR}}$	20		25		30		ns	5
STATIC COLUMN MODE cycle time	$t^{\text{SC}}$	55		65		75		ns	
RAS pulse width (STATIC COLUMN)	$t^{\text{RASC}}$	100	100,000	120	100,000	150	100,000	ns	
CAS precharge time (STATIC COLUMN)	$t^{\text{CP}}$	10		15		20		ns	
STATIC COLUMN READ-MODIFY-WRITE cycle time	$t^{\text{SRMW}}$	135		160		185		ns	
Last write to column address delay time	$t^{\text{LWAD}}$	25	45	30	55	45	70	ns	
Last write to column address hold time	$t^{\text{AHLW}}$		95		115		135	ns	
RAS hold time referenced to OE	$t^{\text{ROH}}$	20		20		20		ns	
Output data hold time from column address	$t^{\text{AOH}}$	5	—	5	—	5	—	ns	
Output data enable from write	$t^{\text{OW}}$		30		35		40	ns	
OE to data delay	$t^{\text{OED}}$	25		30		35		ns	
OE command hold time	$t^{\text{OEH}}$	25		25		30		ns	
Access time from last write	$t^{\text{ALW}}$		95		115		140	ns	


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{\Delta I \cdot t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading. Specified values are obtained the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and  $100pF$ .
14. Assumes that  $t_{RCD} < t_{RCD}(\max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
16. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CPN}$ .
17. Operation within the  $t_{RCD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD}(\max)$  limit ensures that  $t_{RAD}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
20.  $t_{OFF}(\max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
21.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS}(\min)$  the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{RWD} \geq t_{RWD}(\min)$ ,  $t_{AWD} \geq t_{AWD}(\min)$  and  $t_{CWD} \geq t_{CWD}(\min)$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
22. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and  $\overline{WE}$  leading edge in late WRITE or READ-WRITE cycles.
23. During a READ cycle, if  $\overline{OE}$  is LOW then taken HIGH  $D_{OUT}$  goes open. If  $\overline{OE}$  is tied permanently low a READ-WRITE or READ-MODIFY-WRITE operation is not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = \text{LOW}$  and  $\overline{OE} = \text{HIGH}$ .


## READ CYCLE




## EARLY-WRITE CYCLE



**READ-WRITE CYCLE  
READ-MODIFY-WRITE CYCLE**




**STATIC COLUMN READ CYCLE**




 DON'T CARE  
 UNDEFINED


STATIC COLUMN EARLY-WRITE CYCLE




STATIC COLUMN READ-WRITE CYCLE




### $\overline{\text{RAS}}$ ONLY REFRESH CYCLE (ADDR = A<sub>0</sub> - A<sub>8</sub>; A<sub>9</sub> and $\overline{\text{WE}}$ = DON'T CARE.)





### $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE (A<sub>0</sub> - A<sub>9</sub>, $\overline{\text{WE}}$ and $\overline{\text{OE}}$ = DON'T CARE)




### HIDDEN REFRESH CYCLE (WE = HIGH); OE=LOW)<sup>24</sup>



 DON'T CARE  
 UNDEFINED

**ORDER INFORMATION**

256K x 4, 120ns in Plastic DJ



The Micron 1 MEG DRAM family is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance CMOS

silicon gate process. They are functionally equivalent to other manufacture's products meeting JEDEC standards. Several parameters are sampled; however, fuctionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's **QUALITY ASSURED** policy is to offer prompt, accurate and courteous service while assuring reliability and quality.





DRAM

1MEG x 1 DRAM

FAST PAGE MODE

DRAM

FEATURES

- Industry standard x1 pin-out, timing, functions and packages
- High performance CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 5mW standby, 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 512 cycle refresh distributed across 8ms
- Refresh modes:  $\overline{RAS}$  only,  $\overline{CAS}$  before  $\overline{RAS}$ , and Hidden
- Optional Fast Page Mode access cycle

OPTIONS

- Timing
  - 100ns access
  - 120ns access
  - 150ns access

MARKING

- 10
- 12
- 15

- Organization  
1 MEG x 1

MT4C1024


- Packages
  - Plastic DIP
  - Ceramic DIP
  - Plastic ZIP
  - Plastic SOJ

- None
- C
- Z
- DJ

GENERAL DESCRIPTION

The MT4C1024 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time.  $\overline{RAS}$  is used to latch the first 10 bits and  $\overline{CAS}$  the latter 10 bits. A READ or WRITE cycle is selected with the  $\overline{WE}$  input. A logic high on  $\overline{WE}$  dictates READ mode while a logic low on  $\overline{WE}$  dictates WRITE mode. During a WRITE cycle data in (DIN) is latched by the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs last. If  $\overline{WE}$  goes low prior to  $\overline{CAS}$  going low, the output pin(s) remain open (High Z) until the next  $\overline{CAS}$  cycle. If  $\overline{WE}$  goes low after data reaches the output pin(s), DOUT is activated and retains the selected cell data as long as  $\overline{CAS}$  remains low (regardless of  $\overline{WE}$  or  $\overline{RAS}$ ). This late  $\overline{WE}$  pulse results in a READ-WRITE cycle.


Returning  $\overline{RAS}$  and  $\overline{CAS}$  high terminates a memory



cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{RAS}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{RAS}$  cycle (READ, WRITE,  $\overline{RAS}$  only,  $\overline{CAS}$ -before- $\overline{RAS}$ , or Hidden refresh) so that all 512 combinations of  $\overline{RAS}$  addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

PAGE MODE operations allows faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by  $\overline{RAS}$  followed by a column address strobed in by  $\overline{CAS}$ . By holding  $\overline{RAS}$  low,  $\overline{CAS}$  may be toggled strobing in different column addresses executing faster memory cycles. Returning  $\overline{RAS}$  high terminates the PAGE MODE operation.

## FUNCTIONAL BLOCK DIAGRAM FAST PAGE MODE



## FUNCTIONAL TRUTH TABLE

Function	$\overline{RAS}$	$\overline{CAS}$	WE	TF	Addresses			NOTES
					tR	tC		
Standby	H	H	H	GND/NC	X	X	High Impedance	
READ	L	L	H	GND/NC	ROW	COL	Data Out	
WRITE (EARLY-WRITE)	L	L	L	GND/NC	ROW	COL	Data In	
READ-WRITE	L	L	H→L→H	GND/NC	ROW	COL	Valid Data Out, Valid Data In	
PAGE-MODE READ	L	H→L→H	H	GND/NC	ROW	COL	Valid Data Out, Valid Data Out	
PAGE-MODE WRITE	L	H→L→H	L	GND/NC	ROW	COL	Valid Data In, Valid Data In	
PAGE-MODE READ-WRITE	L	H→L→H	H→L→H	GND/NC	ROW	COL	Valid Data Out, Valid Data In	
$\overline{RAS}$ ONLY REFRESH	L	H	H	GND/NC	ROW	n/a	High Impedance	
HIDDEN REFRESH	L→H→L	L	H	GND/NC	ROW	COL	Valid Data Out	
$\overline{CAS}$ -BEFORE- $\overline{RAS}$ REFRESH	H→L	L	H	GND/NC	X	X	High Impedance	
TEST FUNCTION	L	L	H	H	ROW	COL	Data Out, Test Function Mode	

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> ..... -1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub>(Ambient) ..... 0°C to +70°C  
 Storage Temperature (Ceramic) ..... -65°C to +150°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T<sub>A</sub> ≤ 70°C = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ( $\overline{RAS}$ and $\overline{CAS}$ = Cycling: $t_{RC} = t_{RC(MIN)}$ )	I <sub>CC1</sub>		50	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ( $\overline{RAS} = V_{IL}$ , $\overline{CAS}$ = Cycling: $t_{PC} = t_{PC(MIN)}$ )	I <sub>CC2</sub>		50	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{RAS} = \overline{CAS} = V_{IH}$ after 8 $\overline{RAS}$ cycles min.)	I <sub>CC3</sub>		2	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$ after 8 $\overline{RAS}$ cycles min. All other inputs at $V_{CC} - 0.2V$ or $V_{SS} + 0.2V$ )	I <sub>CC4</sub>		1	mA	
REFRESH CURRENT: $\overline{RAS}$ ONLY ( $\overline{RAS}$ = Cycling: $\overline{CAS} = V_{IH}$ )	I <sub>CC5</sub>		35	mA	3
REFRESH CURRENT: $\overline{CAS}$ -before- $\overline{RAS}$ ( $\overline{RAS}$ and $\overline{CAS}$ = Cycling)	I <sub>CC6</sub>		35	mA	3, 5
INPUT LEAKAGE CURRENT (any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts)	I <sub>I</sub>	-10	10	μA	
OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

### RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A0-A9), D <sub>IN</sub>	C <sub>I1</sub>		5	pF	2
Input Capacitance $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	C <sub>I2</sub>		7	pF	2
Output Capacitance D <sub>OUT</sub>	C <sub>O</sub>		7	pF	2

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t <sup>1</sup> RC	190		220		260		ns	
READ-MODIFY-WRITE cycle time	t <sup>1</sup> RWC	220		255		295		ns	
PAGE-MODE READ or WRITE cycle time	t <sup>1</sup> PC	55		70		85		ns	
Access time from $\overline{\text{RAS}}$	t <sup>1</sup> RAC		100		120		150	ns	14
Access time from $\overline{\text{CAS}}$	t <sup>1</sup> CAC		25		30		45	ns	15
Access time from column address	t <sup>1</sup> AA		50		60		70	ns	
Access time from $\overline{\text{CAS}}$ precharge	t <sup>1</sup> CPA		50		65		75	ns	
$\overline{\text{RAS}}$ pulse width	t <sup>1</sup> RAS	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ pulse width (PAGE MODE)	t <sup>1</sup> RASP	100	100,000	120	100,000	150	100,000	ns	
$\overline{\text{RAS}}$ hold time	t <sup>1</sup> RSH	25		30		45		ns	
$\overline{\text{RAS}}$ precharge time	t <sup>1</sup> RP	80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	t <sup>1</sup> CAS	25	10,000	30	10,000	45	10,000	ns	
$\overline{\text{CAS}}$ hold time	t <sup>1</sup> CSH	100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	t <sup>1</sup> CPN	15		20		25		ns	16
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	t <sup>1</sup> CP	10		15		20		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sup>1</sup> RCD	10	75	15	90	15	105	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sup>1</sup> CRP	10		10		10		ns	
Row address set-up time	t <sup>1</sup> ASR	0		0		0		ns	
Row address hold time	t <sup>1</sup> RAH	10		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	t <sup>1</sup> RAD	10	50	15	60	15	70	ns	18
Column address set-up time	t <sup>1</sup> ASC	0		0		0		ns	
Column address hold time	t <sup>1</sup> CAH	15		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$ )	t <sup>1</sup> AR	60		70		80		ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sup>1</sup> RAL	50		60		70		ns	
Read command set-up time	t <sup>1</sup> RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$ )	t <sup>1</sup> RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$ )	t <sup>1</sup> RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	t <sup>1</sup> CLZ	5		5		5		ns	
Output buffer turn-off delay	t <sup>1</sup> OFF	0	25	0	25	0	30	ns	20
$\overline{\text{WE}}$ command set-up time	t <sup>1</sup> WCS	0		0		0		ns	21
Write command hold time	t <sup>1</sup> WCH	20		25		30		ns	

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time (referenced to $\overline{\text{RAS}}$ )	$t^{\text{WCR}}$	70		80		90		ns	
Write command pulse width	$t^{\text{WP}}$	20		25		30		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t^{\text{RWL}}$	25		30		35		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t^{\text{CWL}}$	25		30		35		ns	
Data-in set-up time	$t^{\text{DS}}$	0		0		0		ns	22
Data-in hold time	$t^{\text{DH}}$	15		20		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$ )	$t^{\text{DHR}}$	70		80		90		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	$t^{\text{RWD}}$	90		110		135		ns	21
Column address to $\overline{\text{WE}}$ delay time	$t^{\text{AWD}}$	50		60		70		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	$t^{\text{CWD}}$	25		30		45		ns	21
Transition time (rise or fall)	$t^{\text{T}}$	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	$t^{\text{REF}}$		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	$t^{\text{RPC}}$	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t^{\text{CSR}}$	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t^{\text{CHR}}$	20		25		30		ns	5


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{\Delta I \Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading. Specified values are obtained the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and  $100pF$ .
14. Assumes that  $t_{RCD} < t_{RCD}(\max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
16. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CPN}$ .
17. Operation within the  $t_{RCD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD}(\max)$  limit ensures that  $t_{RCD}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle
20.  $t_{OFF}(\max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
21.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS}(\min)$  the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{RWD} \geq t_{RWD}(\min)$ ,  $t_{AWD} \geq t_{AWD}(\min)$  and  $t_{CWD} \geq t_{CWD}(\min)$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
22. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and  $\overline{WE}$  leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = LOW$ .

## READ CYCLE




## EARLY-WRITE CYCLE




 DON'T CARE  
 UNDEFINED




**READ-WRITE CYCLE  
READ-MODIFY-WRITE CYCLE**




**PAGE-MODE READ CYCLE**




 DON'T CARE  
 UNDEFINED




**$\overline{\text{RAS}}$  ONLY REFRESH CYCLE**  
 (ADDR = A<sub>0</sub> - A<sub>8</sub>; A<sub>9</sub> and  $\overline{\text{WE}}$  = DON'T CARE.)



**$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH CYCLE**  
 (A<sub>0</sub> - A<sub>9</sub> and  $\overline{\text{WE}}$  = DON'T CARE)




**HIDDEN REFRESH CYCLE**  
 ( $\overline{\text{WE}}$  = HIGH)



## ORDER INFORMATION

1 MEG x 1, 100ns in Plastic SOJ



The Micron 1 MEG DRAM family is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance CMOS

silicon gate process. They are functionally equivalent to other manufacture's products meeting JEDEC standards. Several parameters are sampled; however, functionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's **QUALITY ASSURED** policy is to offer prompt, accurate and courteous service while assuring reliability and quality.

**DRAM**



# DRAM

# 1MEG x 1 DRAM

## NIBBLE MODE

DRAM

### FEATURES

- Industry standard x1 pin-out, timing, functions and packages.
- High performance CMOS silicon gate process.
- Single +5V±10% power supply
- Low power, 5mW standby, 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 512 cycle refresh distributed across 8ms
- Refresh modes:  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$ , and Hidden
- Optional Nibble Mode access cycle

### OPTIONS

- Timing
  - 100ns access -10
  - 120ns access -12
  - 150ns access -15

- Organization
  - 1 MEG x 1

- Packages
  - Plastic DIP
  - Ceramic DIP
  - Plastic ZIP
  - Plastic SOJ

### MARKING


MT4C1025

None  
C  
Z  
DJ

### GENERAL DESCRIPTION


The MT4C1025 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time.  $\overline{\text{RAS}}$  is used to latch the first 10 bits and  $\overline{\text{CAS}}$  the latter 10 bits. A READ or WRITE cycle is selected with the  $\overline{\text{WE}}$  input. A logic high on  $\overline{\text{WE}}$  dictates READ mode while a logic low on  $\overline{\text{WE}}$  dictates WRITE mode. During a WRITE cycle data in (DIN) is latched by the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever occurs last. If  $\overline{\text{WE}}$  goes low prior to  $\overline{\text{CAS}}$  going low, the output pin(s) remain open (High Z) until the next  $\overline{\text{CAS}}$  cycle. If  $\overline{\text{WE}}$  goes low after data reaches the output pin(s), DOUT is activated and retains the selected cell data as long as  $\overline{\text{CAS}}$  remains low (regardless of  $\overline{\text{WE}}$  or  $\overline{\text{RAS}}$ ). This late  $\overline{\text{WE}}$  pulse results in a READ-WRITE cycle.

Returning  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  high terminates a memory




cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{\text{RAS}}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{\text{RAS}}$  cycle (READ, WRITE,  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ , or Hidden refresh) so that all 512 combinations of  $\overline{\text{RAS}}$  addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

Nibble Mode operation allows faster sequential serial data operations (READ, WRITE or READ-MODIFY-WRITE) on up to 4 bits. The first of 4 bits is accessed in the usual manner with  $\overline{\text{CAS}}$  address A9 (nibble MSB) and  $\overline{\text{RAS}}$  address A9 (nibble LSB) selecting on of 4 bits within a nibble for initial access. By holding  $\overline{\text{RAS}}$  low,  $\overline{\text{CAS}}$  can be toggled incrementing the nibble address field in modulo 4 fashion with wrap around (see below).



## FUNCTIONAL BLOCK DIAGRAM NIBBLE MODE



## FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	TF	Addresses			NOTES
					tR	tC		
Standby	H	H	H	GND/NC	X	X	High Impedance	
READ	L	L	H	GND/NC	ROW	COL	Data Out	
WRITE (EARLY-WRITE)	L	L	L	GND/NC	ROW	COL	Data In	
READ-WRITE	L	L	H→L→H	GND/NC	ROW	COL	Valid Data Out, Valid Data In	
NIBBLE READ	L	H→L→H	H	GND/NC	ROW	COL	Valid Data Out, Valid Data Out	
NIBBLE WRITE	L	H→L→H	L	GND/NC	ROW	COL	Valid Data In, Valid Data In	
NIBBLE READ-WRITE	L	H→L→H	H→L→H	GND/NC	ROW	COL	Valid Data Out, Valid Data In	
RAS ONLY REFRESH	L	H	H	GND/NC	ROW	n/a	High Impedance	
HIDDEN REFRESH	L→H→L	L	H	GND/NC	ROW	COL	Valid Data Out	
CAS-BEFORE- RAS REFRESH	H→L	L	H	GND/NC	X	X	High Impedance	
TEST FUNCTION	L	L	H	H	ROW	COL	Data Out, Test Function Mode	

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> ..... -1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub>(Ambient) ..... 0°C to +70°C  
 Storage Temperature (Ceramic) ..... -65°C to +150°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T<sub>A</sub> ≤ 70°C = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling: t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC1</sub>		50	mA	3, 4
OPERATING CURRENT: NIBBLE MODE ( $\overline{\text{RAS}}$ = V <sub>IL</sub> , $\overline{\text{CAS}}$ = Cycling: t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC2</sub>		50	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V <sub>IH</sub> after 8 $\overline{\text{RAS}}$ cycles min.)	I <sub>CC3</sub>		4	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V <sub>CC</sub> - 0.2V after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at V <sub>CC</sub> - 0.2V or V <sub>SS</sub> + 0.2V)	I <sub>CC4</sub>		1	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ( $\overline{\text{RAS}}$ = Cycling: $\overline{\text{CAS}}$ = V <sub>IH</sub> )	I <sub>CC5</sub>		35	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling)	I <sub>CC6</sub>		35	mA	3, 5
INPUT LEAKAGE CURRENT (any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts)	I <sub>I</sub>	-10	10	μA	
OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

### RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1



## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> ), D <sub>IN</sub>	C <sub>I1</sub>		5	pF	2
Input Capacitance RAS, CAS, WE	C <sub>I2</sub>		7	pF	2
Output Capacitance D <sub>OUT</sub>	C <sub>O</sub>		7	pF	2

DRAM

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t <sub>RC</sub>	190		220		260		ns	
READ-MODIFY-WRITE cycle time	t <sub>RWC</sub>	220		255		295		ns	
Access time from RAS	t <sub>RAC</sub>		100		120		150	ns	14
Access time from CAS	t <sub>CAC</sub>		25		30		45	ns	15
Access time from column address	t <sub>AA</sub>		50		60		70	ns	
Access time from CAS precharge	t <sub>CPA</sub>		50		65		75	ns	
RAS pulse width	t <sub>RAS</sub>	100	10,000	120	10,000	150	10,000	ns	
RAS hold time	t <sub>RSH</sub>	25		30		45		ns	
RAS precharge time	t <sub>RP</sub>	80		90		100		ns	
CAS pulse width	t <sub>CAS</sub>	25	10,000	30	10,000	45	10,000	ns	
CAS hold time	t <sub>CSH</sub>	100		120		150		ns	
CAS precharge time	t <sub>CPN</sub>	15		20		25		ns	16
RAS to CAS delay time	t <sub>RCD</sub>	10	75	15	90	15	105	ns	17
CAS to RAS precharge time	t <sub>CRP</sub>	10		10		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		15		15		ns	
RAS to column address delay time	t <sub>RAD</sub>	10	50	15	60	15	70	ns	18
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		20		25		ns	
Column address hold time (referenced to RAS)	t <sub>AR</sub>	60		70		80		ns	
Column address to RAS lead time	t <sub>RAL</sub>	50		60		70		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold time (referenced to CAS)	t <sub>RCH</sub>	0		0		0		ns	19
Read command hold time (referenced to RAS)	t <sub>RRH</sub>	0		0		0		ns	19
CAS to output in low-Z	t <sub>CLZ</sub>	5		5		5		ns	
Output buffer turn-off delay	t <sub>OFF</sub>	0	25	0	25	0	30	ns	20
WE command set-up time	t <sub>WCS</sub>	0		0		0		ns	21
Write command hold time	t <sub>WCH</sub>	20		25		30		ns	
Write command hold time (referenced to RAS)	t <sub>WCR</sub>	70		80		90		ns	
Write command pulse width	t <sub>WP</sub>	20		25		30		ns	

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{cc} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-10		-12		-15		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Write command to $\overline{\text{RAS}}$ lead time	$t^{\text{RWL}}$	25		30		35		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t^{\text{CWL}}$	25		30		35		ns	
Data-in set-up time	$t^{\text{DS}}$	0		0		0		ns	22
Data-in hold time	$t^{\text{DH}}$	15		20		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$ )	$t^{\text{DHR}}$	70		80		90		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	$t^{\text{RWD}}$	90		110		135		ns	21
Column address to $\overline{\text{WE}}$ delay time	$t^{\text{AWD}}$	50		60		70		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	$t^{\text{CWD}}$	35		40		45		ns	21
Transition time (rise or fall)	$t^{\text{T}}$	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	$t^{\text{REF}}$		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	$t^{\text{RPC}}$	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t^{\text{CSR}}$	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t^{\text{CHR}}$	20		25		30		ns	5
$\overline{\text{RAS}}$ pulse width (NIBBLE MODE)	$t^{\text{RASN}}$	100	100,000	120	100,000	150	100,000	ns	
$\overline{\text{CAS}}$ precharge time (NIBBLE MODE)	$t^{\text{NCP}}$	10		15		20		ns	
NIBBLE MODE cycle time	$t^{\text{NC}}$	35		40		45		ns	
NIBBLE MODE READ-MODIFY- WRITE cycle time	$t^{\text{NRWC}}$	55		65		75		ns	
NIBBLE MODE access time	$t^{\text{NCAC}}$	15		20		25		ns	15
NIBBLE MODE pulse width	$t^{\text{NCAS}}$	15		20		25		ns	
NIBBLE MODE $\overline{\text{CAS}}$ precharge time	$t^{\text{NCP}}$	10		10		10		ns	
NIBBLE MODE $\overline{\text{RAS}}$ hold time	$t^{\text{NRSH}}$	15		20		25		ns	
NIBBLE MODE $\overline{\text{CAS}}$ to WRITE delay time	$t^{\text{NCWD}}$	15		20		25		ns	
NIBBLE MODE WRITE command to $\overline{\text{RAS}}$ lead time	$t^{\text{NRWL}}$	15		20		25		ns	
NIBBLE MODE WRITE command to $\overline{\text{CAS}}$ lead time	$t^{\text{NCWL}}$	15		20		25		ns	


## NOTES

1. All voltages referenced to V<sub>SS</sub>.
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3. I<sub>CC</sub> is dependent on cycle rates.
4. I<sub>CC</sub> is dependent on output loading. Specified values are obtained the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. An initial pause of 100 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9. V<sub>IH</sub> min and V<sub>IL</sub> max are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>).
10. In addition to meeting the transition rate specification, all input signals must transit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that  $t_{RCD} < t_{RCD} (max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD} (max)$ .
16. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ , DOUT will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CPN}$ .
17. Operation within the  $t_{RCD} (max)$  limit ensures that  $t_{RAC} (max)$  can be met.  $t_{RCD} (max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD} (max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD} (max)$  limit ensures that  $t_{RCD} (max)$  can be met.  $t_{RAD} (max)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD} (max)$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
20.  $t_{OFF} (max)$  defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
21.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS} (min)$  the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{RWD} \geq t_{RWD} (min)$ ,  $t_{AWD} \geq t_{AWD} (min)$  and  $t_{CWD} \geq t_{CWD} (min)$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until  $\overline{CAS}$  goes back to V<sub>IH</sub>) is indeterminate.
22. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and  $\overline{WE}$  leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = LOW$ .

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE  
 UNDEFINED

READ-WRITE CYCLE  
READ-MODIFY-WRITE CYCLE




NIBBLE MODE READ CYCLE




 DON'T CARE  
 UNDEFINED

NIBBLE MODE EARLY-WRITE CYCLE




NIBBLE MODE READ-WRITE CYCLE




 DON'T CARE  
 UNDEFINED


### $\overline{\text{RAS}}$ ONLY REFRESH CYCLE (ADDR = A<sub>0</sub> - A<sub>8</sub>; A<sub>9</sub> and $\overline{\text{WE}}$ = DON'T CARE.)



### $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE (A<sub>0</sub> - A<sub>9</sub> and $\overline{\text{WE}}$ = DON'T CARE)




### HIDDEN REFRESH CYCLE ( $\overline{\text{WE}}$ = HIGH)



**ORDER INFORMATION**

1 MEG x 1, 100ns in Plastic SOJ



The Micron 1 MEG DRAM family is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance CMOS

silicon gate process. They are functionally equivalent to other manufacture's products meeting JEDEC standards. Several parameters are sampled; however, functionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's **QUALITY ASSURED** policy is to offer prompt, accurate and courteous service while assuring reliability and quality.





# DRAM

# 1MEG x 1 DRAM

## STATIC COLUMN

### FEATURES

- Industry standard x1 pin-out, timing, functions and packages
- High performance CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 5mW standby, 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 512 cycle refresh distributed across 8ms
- Refresh modes:  $\overline{RAS}$  only,  $\overline{CAS}$  before  $\overline{RAS}$ , and Hidden
- Optional Static Column access cycle

### OPTIONS

- Timing
  - 100ns access
  - 120ns access
  - 150ns access

- Organization
  - 1 MEG x 1

- Packages
  - Plastic DIP
  - Ceramic DIP
  - Plastic ZIP
  - Plastic SOJ



### MARKING

- 10
- 12
- 15

MT4C1026

- None
- C
- Z
- DJ

### PIN ASSIGNMENT (Top View)



\*Address not used for  $\overline{RAS}$  only refresh  
 \*\*TF = Test Function, ground of leave as a no-connect for normal device operation.


### GENERAL DESCRIPTION

The MT4C1026 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time.  $\overline{RAS}$  is used to latch the first 10 bits and  $\overline{CAS}$  the latter 10 bits. A READ or WRITE cycle is selected with the  $\overline{WE}$  input. A logic high on  $\overline{WE}$  dictates READ mode while a logic low on  $\overline{WE}$  dictates WRITE mode. During a WRITE cycle data in (DIN) is latched by the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs last. If  $\overline{WE}$  goes low prior to  $\overline{CAS}$  going low, the output pin(s) remain open (High Z) until the next  $\overline{CAS}$  cycle. If  $\overline{WE}$  goes low after data reaches the output pin(s), DOUT is activated and retains the selected cell data as long as  $\overline{CAS}$  remains low (regardless of  $\overline{WE}$  or  $\overline{RAS}$ ). This late  $\overline{WE}$  pulse results in a READ-WRITE cycle.

Returning  $\overline{RAS}$  and  $\overline{CAS}$  high terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{RAS}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{RAS}$  cycle (READ, WRITE,  $\overline{RAS}$  only,  $\overline{CAS}$ -before- $\overline{RAS}$ , or Hidden refresh) so that all 512 combinations of  $\overline{RAS}$  addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

STATIC COLUMN operations allows faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The STATIC COLUMN cycle is always initiated with a row address strobed in by  $\overline{RAS}$  followed by a column address strobed in by  $\overline{CAS}$ . By holding  $\overline{RAS}$  low, the column address may be toggled strobing in different column addresses executing faster memory cycles. Returning  $\overline{RAS}$  high terminates the STATIC COLUMN operation.

FUNCTIONAL BLOCK DIAGRAM  
STATIC COLUMN



FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	TF	Addresses			NOTES
					tR	tC		
Standby	H	H	H	GND/NC	X	X	High Impedance	
READ	L	L	H	GND/NC	ROW	COL	Data Out	
WRITE (EARLY-WRITE)	L	L	L	GND/NC	ROW	COL	Data In	
READ-WRITE	L	L	H→L→H	GND/NC	ROW	COL	Valid Data Out, Valid Data In	
STATIC COLUMN READ	L	L	H	GND/NC	ROW	COL→COL	Valid Data Out, Valid Data Out	
STATIC COLUMN WRITE	L	L	L	GND/NC	ROW	COL→COL	Valid Data In, Valid Data Out	
STATIC COLUMN READ-WRITE	L	L	H→L→H	GND/NC	ROW	COL→COL	Valid Data Out, Valid Data In	
RAS ONLY REFRESH	L	H	H	GND/NC	ROW	n/a	High Impedance	
HIDDEN REFRESH	L→H→L	L	H	GND/NC	ROW	COL	Valid Data Out	
CAS-BEFORE-RAS REFRESH	H→L	L	H	GND/NC	X	X	High Impedance	
TEST FUNCTION	L	L	H	H	ROW	COL	Data Out, Test Funtion Mode	

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> .....-1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub>(Ambient) ..... 0°C to +70°C  
 Storage Temperature (Ceramic) .....-65°C to +150°C  
 Storage Temperature (Plastic) .....-55°C to +150°C  
 Power Dissipation ..... 1 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T<sub>A</sub> ≤ 70°C = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT (R <sub>AS</sub> and C <sub>AS</sub> = Cycling: t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC1</sub>		50	mA	3, 4
OPERATING CURRENT: STATIC COLUMN (R <sub>AS</sub> = V <sub>IL</sub> , C <sub>AS</sub> = V <sub>IL</sub> , Addr. = Cycling, t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC2</sub>		50	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current (R <sub>AS</sub> = C <sub>AS</sub> = V <sub>IH</sub> after 8 R <sub>AS</sub> cycles min.)	I <sub>CC3</sub>		2	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current (R <sub>AS</sub> = C <sub>AS</sub> = V <sub>CC</sub> -0.2V after 8 R <sub>AS</sub> cycles min. All other inputs at V <sub>CC</sub> -0.2V or V <sub>SS</sub> + 0.2V)	I <sub>CC4</sub>		1	mA	
REFRESH CURRENT: R <sub>AS</sub> ONLY (R <sub>AS</sub> = Cycling: C <sub>AS</sub> = V <sub>IH</sub> )	I <sub>CC5</sub>		35	mA	3
REFRESH CURRENT: C <sub>AS</sub> -before-R <sub>AS</sub> (R <sub>AS</sub> and C <sub>AS</sub> = Cycling)	I <sub>CC6</sub>		35	mA	3, 5
INPUT LEAKAGE CURRENT (any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts)	I <sub>I</sub>	-10	10	μA	
OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

### RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> ), D <sub>IN</sub>	C <sub>I1</sub>		5	pF	2
Input Capacitance $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	C <sub>I2</sub>		7	pF	2
Output Capacitance D <sub>OUT</sub>	C <sub>O</sub>		7	pF	2

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS	PARAMETER	SYM	-10		-12		-15		UNITS	NOTES
			MIN	MAX	MIN	MAX	MIN	MAX		
	Random READ or WRITE cycle time	t <sub>RC</sub>	190		220		260		ns	
	READ-MODIFY-WRITE cycle time	t <sub>RWC</sub>	220		255		295		ns	
	Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		100		120		150	ns	14
	Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		25		30		45	ns	15
	Access time from column address	t <sub>AA</sub>		50		60		70	ns	
	Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		50		65		75	ns	
	$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	100	10,000	120	10,000	150	10,000	ns	
	$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	25		30		45		ns	
	$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	80		90		100		ns	
	$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	25	10,000	30	10,000	45	10,000	ns	
	$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	100		120		150		ns	
	$\overline{\text{CAS}}$ precharge time	t <sub>CPN</sub>	15		20		25		ns	16
	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	10	75	15	90	15	105	ns	17
	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	10		10		10		ns	
	Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
	Row address hold time	t <sub>RAH</sub>	10		15		15		ns	
	$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	10	50	15	60	15	70	ns	18
	Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
	Column address hold time	t <sub>CAH</sub>	15		20		25		ns	
	Column address hold time (referenced to $\overline{\text{RAS}}$ )	t <sub>AR</sub>	60		70		80		ns	
	Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	50		60		70		ns	
	Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
	Read command hold time (referenced to $\overline{\text{CAS}}$ )	t <sub>RCH</sub>	0		0		0		ns	19
	Read command hold time (referenced to $\overline{\text{RAS}}$ )	t <sub>RRH</sub>	0		0		0		ns	19
	$\overline{\text{CAS}}$ to output in low-Z	t <sub>CLZ</sub>	5		5		5		ns	
	Output buffer turn-off delay	t <sub>OFF</sub>	0	25	0	25	0	30	ns	20
	$\overline{\text{WE}}$ command set-up time	t <sub>WCS</sub>	0		0		0		ns	21
	Write command hold time	t <sub>WCH</sub>	20		25		30		ns	
	Write command hold time (referenced to $\overline{\text{RAS}}$ )	t <sub>WCR</sub>	70		80		90		ns	

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command pulse width	$t_{WP}$	20		25		30		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$	25		30		35		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	25		30		35		ns	
Data-in set-up time	$t_{DS}$	0		0		0		ns	22
Data-in hold time	$t_{DH}$	15		20		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$ )	$t_{DHR}$	70		80		90		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	$t_{RWD}$	90		110		135		ns	21
Column address to $\overline{\text{WE}}$ delay time	$t_{AWD}$	50		60		70		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	$t_{CWD}$	25		30		45		ns	21
Transition time (rise or fall)	$t_T$	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	$t_{REF}$		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	$t_{RPC}$	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time (CAS-before-RAS refresh)	$t_{CSR}$	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time (CAS-before-RAS refresh)	$t_{CHR}$	20		25		30		ns	5
$\overline{\text{RAS}}$ pulse width (STATIC COLUMN)	$t_{RASC}$	100	100,000	120	100,000	150	100,000	ns	
$\overline{\text{CAS}}$ precharge time (STATIC COLUMN)	$t_{CP}$	10		15		20		ns	
STATIC COLUMN MODE cycle time	$t_{SC}$	55		65		75		ns	
STATIC COLUMN READ-MODIFY-WRITE cycle time	$t_{SRMW}$	135		160		185		ns	
Last Write to column address delay time	$t_{LWAD}$	25	45	30	55	45	70	ns	
Last Write to column address hold time	$t_{AHLW}$		95		115		135	ns	
$\overline{\text{RAS}}$ hold time referenced to $\overline{\text{OE}}$	$t_{ROH}$	20		20		20		ns	
Output data hold time from column address	$t_{AOH}$	5	—	5	—	5	—	ns	
Output data enable from Write	$t_{OW}$	—	25	—	25	—	25	ns	


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading. Specified values are obtained the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and  $100pF$ .
14. Assumes that  $t_{RCD} < t_{RCD}(\max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
16. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CPN}$ .
17. Operation within the  $t_{RCD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD}(\max)$  limit ensures that  $t_{RCD}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
20.  $t_{OFF}(\max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
21.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS}(\min)$  the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{RWD} \geq t_{RWD}(\min)$ ,  $t_{AWD} \geq t_{AWD}(\min)$  and  $t_{CWD} \geq t_{CWD}(\min)$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
22. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and  $\overline{WE}$  leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = LOW$ .

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE  
 UNDEFINED



**READ-WRITE CYCLE  
READ-MODIFY-WRITE CYCLE**




**STATIC COLUMN READ CYCLE**




 DON'T CARE  
 UNDEFINED


STATIC COLUMN EARLY-WRITE CYCLE




STATIC COLUMN READ-WRITE CYCLE




## RAS ONLY REFRESH CYCLE (ADDR = A<sub>0</sub> - A<sub>8</sub>; A<sub>9</sub> and $\overline{WE}$ = DON'T CARE.)



## CAS-BEFORE-RAS REFRESH CYCLE (A<sub>0</sub> - A<sub>9</sub> and $\overline{WE}$ = DON'T CARE)




## HIDDEN REFRESH CYCLE ( $\overline{WE}$ = HIGH)



 DON'T CARE  
 UNDEFINED

## ORDER INFORMATION

1 MEG x 1, 100ns in Plastic SOJ



The Micron 1 MEG DRAM family is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance CMOS

silicon gate process. They are functionally equivalent to other manufacture's products meeting JEDEC standards. Several parameters are sampled; however, functionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality.

DRAM



# DRAM

# 1MEG x 4 DRAM

## FAST PAGE MODE

DRAM

### FEATURES

- Industry standard x4 pin-out, timing, functions and packages
- High performance CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 5mW standby, 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024 cycle refresh distributed across 16ms
- Refresh modes:  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$ , and Hidden
- Optional Fast Page Mode access cycle



### OPTIONS

- Timing
  - 80ns access
  - 100ns access
  - 120ns access
- Organization
  - 1 MEG x 4

### MARKING

80ns access	-8	
100ns access	-10	
120ns access	-12	
Organization		MT4C4001
Packages		
Plastic DIP	None	
Ceramic DIP	C	
Plastic ZIP	Z	
Plastic SOJ	DJ	

### PIN ASSIGNMENT (Top View)



NOTE: Package Information To Be Determined.

### GENERAL DESCRIPTION


The MT4C4001 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time.  $\overline{\text{RAS}}$  is used to latch the first 10 bits and  $\overline{\text{CAS}}$  the latter 10 bits. A READ or WRITE cycle is selected with the  $\overline{\text{WE}}$  input. A logic high on  $\overline{\text{WE}}$  dictates READ mode while a logic low on  $\overline{\text{WE}}$  dictates WRITE mode. During a WRITE cycle data in ( $\text{D}_{\text{IN}}$ ) is latched by the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever occurs last. If  $\overline{\text{WE}}$  goes low prior to  $\overline{\text{CAS}}$  going low, the output pin(s) remain open (High Z) until the next  $\overline{\text{CAS}}$  cycle. If  $\overline{\text{WE}}$  goes low after data reaches the output pin(s),  $\text{D}_{\text{OUT}}$  is activated and retains the selected cell data as long as  $\overline{\text{CAS}}$  remains low (regardless of  $\overline{\text{WE}}$  or  $\overline{\text{RAS}}$ ). This late  $\overline{\text{WE}}$  pulse results in a READ-WRITE cycle. The 4 data inputs and 4 data outputs are routed through 4 pins using common I/O and pin

direction is controlled by  $\overline{\text{WE}}$  and  $\overline{\text{OE}}$ .

Returning  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  high terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{\text{RAS}}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{\text{RAS}}$  cycle (READ, WRITE,  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ , or Hidden refresh) so that all 1024 combinations of  $\overline{\text{RAS}}$  addresses (A0-A9) are executed at least every 8ms, regardless of sequence.

PAGE MODE operations allows faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by  $\overline{\text{RAS}}$  followed by a column address strobed in by  $\overline{\text{CAS}}$ . By holding  $\overline{\text{RAS}}$  low,  $\overline{\text{CAS}}$  may be toggled strobing in different column addresses executing faster memory cycles. Returning  $\overline{\text{RAS}}$  high terminates the PAGE MODE operation.

**FUNCTIONAL BLOCK DIAGRAM**  
FAST PAGE MODE



**FUNCTIONAL TRUTH TABLE**

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
PAGE MODE READ	L	H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE MODE WRITE	L	H→L→H	L	ROW	COL	Valid Data In, Valid Data In
PAGE MODE READ-WRITE	L	H→L→H	H→L→H	ROW	COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> ..... -1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub> (Ambient) ..... 0°C to +70°C  
 Storage Temperature (Ceramic) ..... -65°C to +150°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS**

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T<sub>A</sub> ≤ 70°C, = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling: t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC1</sub>		60	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ( $\overline{\text{RAS}}$ = V <sub>IL</sub> , $\overline{\text{CAS}}$ = Cycling: t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC2</sub>		50	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V <sub>IH</sub> after 8 RAS cycles min.)	I <sub>CC3</sub>		2	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V <sub>CC</sub> - 0.2V after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at V <sub>CC</sub> - 0.2V or V <sub>SS</sub> + 0.2V)	I <sub>CC4</sub>		0.5	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ( $\overline{\text{RAS}}$ = Cycling: $\overline{\text{CAS}}$ = V <sub>IH</sub> )	I <sub>CC5</sub>		60	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling)	I <sub>CC6</sub>		60	mA	3, 5
INPUT LEAKAGE CURRENT (any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts)	I <sub>I</sub>	-10	10	μA	
OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

**RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1



## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> ), D <sub>IN</sub>	C <sub>I1</sub>		5	pF	2
Input Capacitance $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$	C <sub>I2</sub>		7	pF	2
Output Capacitance D <sub>OUT</sub>	C <sub>O</sub>		7	pF	2

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS		-8		-10		-12		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	<sup>t</sup> RC	160		190		220		ns	
READ-MODIFY-WRITE cycle time	<sup>t</sup> RWC	185		220		295		ns	
PAGE-MODE READ or WRITE cycle time	<sup>t</sup> PC	50		55		70		ns	
Access time from $\overline{\text{RAS}}$	<sup>t</sup> RAC		80		100		120	ns	14
Access time from $\overline{\text{CAS}}$	<sup>t</sup> CAC		20		25		35	ns	15
Output Enable	<sup>t</sup> OE		25		25		30	ns	
Access time from column address	<sup>t</sup> AA		40		50		60	ns	
Access time from $\overline{\text{CAS}}$ precharge	<sup>t</sup> CPA		40		50		65	ns	
$\overline{\text{RAS}}$ pulse width	<sup>t</sup> RAS	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ pulse width (PAGE MODE)	<sup>t</sup> RASP	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{RAS}}$ hold time	<sup>t</sup> RSH	20		25		35		ns	
$\overline{\text{RAS}}$ precharge time	<sup>t</sup> RP	70		80		90		ns	
$\overline{\text{CAS}}$ pulse width	<sup>t</sup> CAS	20	10,000	25	10,000	35	10,000	ns	
$\overline{\text{CAS}}$ hold time	<sup>t</sup> CSH	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	<sup>t</sup> CPN	10		15		20		ns	16
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	<sup>t</sup> CP	10	25	10	25	15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	<sup>t</sup> RCD	10	60	10	75	25	85	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	<sup>t</sup> CRP	10		10		10		ns	
Row address set-up time	<sup>t</sup> ASR	0		0		0		ns	
Row address hold time	<sup>t</sup> RAH	10		10		15		ns	
$\overline{\text{RAS}}$ to column address delay time	<sup>t</sup> RAD	10	40	10	50	15		ns	18
Column address set-up time	<sup>t</sup> ASC	0		0		0		ns	
Column address hold time	<sup>t</sup> CAH	15		15		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$ )	<sup>t</sup> AR	50		60		90		ns	
Column address to $\overline{\text{RAS}}$ lead time	<sup>t</sup> RAL	40		50		60		ns	
Read command set-up time	<sup>t</sup> RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$ )	<sup>t</sup> RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$ )	<sup>t</sup> RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	<sup>t</sup> CLZ	5		5		5		ns	
Output buffer turn-off delay	<sup>t</sup> OFF	0	25	0	25	0	25	ns	20
Output Disable	<sup>t</sup> OD		25		25	30	25	ns	

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
$\overline{\text{WE}}$ command set-up time	$t^{\text{WCS}}$	0		0		0		ns	21
Write command hold time	$t^{\text{WCH}}$	15		20		25		ns	
FAST PAGE MODE READ-MODIFY-WRITE cycle time	$t^{\text{PRWC}}$	75		90		140		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$ )	$t^{\text{WCR}}$	60		70		90		ns	
Write command pulse width	$t^{\text{WP}}$	15		20		25		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t^{\text{RWL}}$	20		25		30		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t^{\text{CWL}}$	20		25		30		ns	
Data-in set-up time	$t^{\text{DS}}$	0		0		0		ns	22
Data-in hold time	$t^{\text{DH}}$	15		15		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$ )	$t^{\text{DHR}}$	60		70		90		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	$t^{\text{RWD}}$	90		120		160		ns	21
Column address to $\overline{\text{WE}}$ delay time	$t^{\text{AWD}}$	70		80		100		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	$t^{\text{CWD}}$	50		65		75		ns	21
Transition time (rise or fall)	$t^{\text{T}}$	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	$t^{\text{REF}}$		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	$t^{\text{RPC}}$	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time (CAS-before-RAS refresh)	$t^{\text{CSR}}$	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time (CAS-before-RAS refresh)	$t^{\text{CHR}}$	15		20		15		ns	5


## NOTES

1. All voltages referenced to V<sub>SS</sub>.
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3. I<sub>CC</sub> is dependent on cycle rates.
4. I<sub>CC</sub> is dependent on output loading. Specified values are obtained the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. An initial pause of 100 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9. V<sub>IH</sub> min and V<sub>IL</sub> max are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>).
10. In addition to meeting the transition rate specification, all input signals must transit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that  $t_{RCD} < t_{RCD}(max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD}(max)$ .
16. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ , D<sub>OUT</sub> will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CPN}$ .
17. Operation within the  $t_{RCD}(max)$  limit ensures that  $t_{RAC}(max)$  can be met.  $t_{RCD}(max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD}(max)$  limit ensures that  $t_{RCD}(max)$  can be met.  $t_{RAD}(max)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(max)$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
20.  $t_{OFF}(max)$  defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
21.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS}(min)$  the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{RWD} \geq t_{RWD}(min)$ ,  $t_{AWD} \geq t_{AWD}(min)$  and  $t_{CWD} \geq t_{CWD}(min)$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until  $\overline{CAS}$  goes back to V<sub>IH</sub>) is indeterminate.
22. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and  $\overline{WE}$  leading edge in late WRITE or READ-WRITE cycles.
23. During a READ cycle, if  $\overline{OE}$  is LOW then taken HIGH D<sub>OUT</sub> goes open. If  $\overline{OE}$  is tied permanently low a READ-WRITE or READ-MODIFY-WRITE operation is not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = LOW$  and  $\overline{OE} = HIGH$ .

## READ CYCLE




## EARLY-WRITE CYCLE




 DON'T CARE  
 UNDEFINED

READ-WRITE CYCLE  
READ-MODIFY-WRITE CYCLE




PAGE-MODE READ CYCLE




▨ DON'T CARE  
▩ UNDEFINED


### PAGE-MODE EARLY-WRITE CYCLE




### PAGE-MODE READ-WRITE CYCLE




**RAS ONLY REFRESH CYCLE**  
 (ADDR = A<sub>0</sub> - A<sub>8</sub>; A<sub>9</sub> and  $\overline{WE}$  = DON'T CARE.)



**CAS-BEFORE-RAS REFRESH CYCLE**  
 (A<sub>0</sub> - A<sub>9</sub>,  $\overline{WE}$  and  $\overline{OE}$  = DON'T CARE)




**HIDDEN REFRESH CYCLE**  
 ( $\overline{WE}$  = HIGH);  $\overline{OE}$  = LOW)<sup>24</sup>



## ORDER INFORMATION

1MEG x 4, 100ns in Plastic DJ



The Micron 4 MEG DRAM family is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance CMOS

silicon gate process. They are functionally equivalent to other manufacture's products meeting JEDEC standards. Several parameters are sampled; however, functionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality.





## DRAM

1MEG x 4 DRAM  
STATIC COLUMN

## FEATURES

- Industry standard x4 pin-out, timing, functions and packages.
- High performance CMOS silicon gate process.
- Single +5V±10% power supply.
- Low power, 5mW standby, 175mW active, typical.
- All inputs, outputs and clocks are fully TTL and CMOS compatible.
- 1024 cycle refresh distributed across 16ms.
- Refresh modes:  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$ , and Hidden.
- Optional Static Column access cycle.

## OPTIONS

- Timing
  - 80ns access
  - 100ns access
  - 120ns access

- Organization  
1 MEG x 4

- Packages
  - Plastic DIP
  - Ceramic DIP
  - Plastic ZIP
  - Plastic SOJ

## MARKING


-8  
-10  
-12

MT4C4003

None  
C  
Z  
DJ

## GENERAL DESCRIPTION

The MT4C4003 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time.  $\overline{\text{RAS}}$  is used to latch the first 10 bits and  $\overline{\text{CAS}}$  the latter 10 bits. A READ or WRITE cycle is selected with the  $\overline{\text{WE}}$  input. A logic high on  $\overline{\text{WE}}$  dictates READ mode while a logic low on  $\overline{\text{WE}}$  dictates WRITE mode. During a WRITE cycle data in (D<sub>IN</sub>) is latched by the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever occurs last. If  $\overline{\text{WE}}$  goes low prior to  $\overline{\text{CAS}}$  going low, the output pin(s) remain open (High Z) until the next  $\overline{\text{CAS}}$  cycle. If  $\overline{\text{WE}}$  goes low after data reaches the output pin(s), D<sub>OUT</sub> is activated and retains the selected cell data as long as  $\overline{\text{CAS}}$  remains low (regardless of  $\overline{\text{WE}}$  or  $\overline{\text{RAS}}$ ). This late  $\overline{\text{WE}}$  pulse results in a READ-WRITE cycle. The 4 data inputs and 4 data outputs are routed through 4 pins using common I/O and pin




direction is controlled by  $\overline{\text{WE}}$  and  $\overline{\text{OE}}$ .

Returning  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  high terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{\text{RAS}}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{\text{RAS}}$  cycle (READ, WRITE,  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ , or Hidden refresh) so that all 1024 combinations of  $\overline{\text{RAS}}$  addresses (A0-A9) are executed at least every 8ms, regardless of sequence.

The STATIC COLUMN cycle is always initiated with a row address strobed in by  $\overline{\text{RAS}}$  followed by a column address strobed in by  $\overline{\text{CAS}}$ . By holding  $\overline{\text{RAS}}$  low, the column address may be toggled strobing in different column addresses executing faster memory cycles. Returning  $\overline{\text{RAS}}$  high terminates the STATIC COLUMN operation.

FUNCTIONAL BLOCK DIAGRAM  
STATIC COLUMN



FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
STATIC COLUMN READ	L	L	H	ROW	COL COL	Valid Data Out Valid Data Out
STATIC COLUMN WRITE	L	L	L	ROW	COL COL	Valid Data In Valid Data In
STATIC COLUMN READ-WRITE	L	L	H→L→H	ROW	COL COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE-RAS REFRESH	H→L	L	H	X	X	High Impedance

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on  $V_{CC}$  supply relative to  $V_{SS}$  ..... -1.0V to +7.0V  
 Operating Temperature,  $T_A$  (Ambient) ..... 0°C to +70°C  
 Storage Temperature (Ceramic) ..... -65°C to +150°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS**

(Notes : 1, 3, 4, 6, 7) ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , = 5.0V  $\pm$  10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling: $t_{RC} = t_{RC(MIN)}$ )	I <sub>CC1</sub>		60	mA	3, 4
OPERATING CURRENT: FAST STATIC COLUMN ( $\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ = Cycling: $t_{PC} = t_{PC(MIN)}$ )	I <sub>CC2</sub>		50	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min.)	I <sub>CC3</sub>		2	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2V$ after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at $V_{CC} - 0.2V$ or $V_{SS} + 0.2V$ )	I <sub>CC4</sub>		0.5	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ( $\overline{\text{RAS}}$ = Cycling: $\overline{\text{CAS}} = V_{IH}$ )	I <sub>CC5</sub>		60	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling)	I <sub>CC6</sub>		60	mA	3, 5
INPUT LEAKAGE CURRENT (any input ( $0V \leq V_{IN} \leq V_{CC}$ ), all other pins not under test = 0 volts)	I <sub>I</sub>	-10	10	$\mu\text{A}$	
OUTPUT LEAKAGE CURRENT ( $D_{OUT}$ is disabled, $0V \leq V_{OUT} \leq V_{CC}$ )	I <sub>OZ</sub>	-10	10	$\mu\text{A}$	
OUTPUT LEVELS Output High voltage ( $I_{OUT} = -5\text{mA}$ )	$V_{OH}$	2.4		V	1
Output Low voltage ( $I_{OUT} = 5\text{mA}$ )	$V_{OL}$		0.4	V	

**RECOMMENDED DC OPERATING CONDITIONS**

( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ )

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	$V_{CC}$	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	$V_{IH}$	2.4	$V_{CC} + 1$	V	1
Input Low (Logic 0) Voltage, All Inputs	$V_{IL}$	-1.0	0.8	V	1

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> ), D <sub>IN</sub>	C <sub>I1</sub>		5	pF	2
Input Capacitance RAS, CAS, WE, OE	C <sub>I2</sub>		7	pF	2
Output Capacitance D <sub>OUT</sub>	C <sub>O</sub>		7	pF	2

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS		-8		-10		-12		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t <sup>1</sup> RC	160		190		220		ns	
READ-MODIFY-WRITE cycle time	t <sup>1</sup> RWC	185		220		295		ns	
Access time from RAS	t <sup>1</sup> RAC		80		100		120	ns	14
Access time from CAS	t <sup>1</sup> CAC		20		25		35	ns	15
Output Enable	t <sup>1</sup> OE		25		25		35	ns	
Access time from column address	t <sup>1</sup> AA		40		50		60	ns	
Access time from CAS precharge	t <sup>1</sup> CPA		40		50		60	ns	
RAS pulse width	t <sup>1</sup> RAS	80	10,000	100	10,000	120	10,000	ns	
RAS hold time	t <sup>1</sup> RSH	20		25		35		ns	
RAS precharge time	t <sup>1</sup> RP	70		80		90		ns	
CAS pulse width	t <sup>1</sup> CAS	20	10,000	25	10,000	35	10,000	ns	
CAS hold time	t <sup>1</sup> CSH	80		100		120		ns	
CAS precharge time	t <sup>1</sup> CPD	10		15		20		ns	16
RAS to CAS delay time	t <sup>1</sup> RCD	10	60	10	75	15	85	ns	17
CAS to RAS precharge time	t <sup>1</sup> CRP	10		10		10		ns	
Row address set-up time	t <sup>1</sup> ASR	0		0		0		ns	
Row address hold time	t <sup>1</sup> RAH	10		10		10		ns	
RAS to column address delay time	t <sup>1</sup> RAD	10	40	10	50	15	45	ns	18
Column address set-up time	t <sup>1</sup> ASC	0		0		0		ns	
Column address hold time	t <sup>1</sup> CAH	15		15		25		ns	
Column address hold time (referenced to RAS)	t <sup>1</sup> AR	50		60		140		ns	
Column address to RAS lead time	t <sup>1</sup> RAL	40		50		60		ns	
Read command set-up time	t <sup>1</sup> RCS	0		0		0		ns	
Read command hold time (referenced to CAS)	t <sup>1</sup> RCH	0		0		0		ns	19
Read command hold time (referenced to RAS)	t <sup>1</sup> RRH	0		0		0		ns	19
CAS to output in low-Z	t <sup>1</sup> CLZ	5		5		5		ns	
Output buffer turn-off delay	t <sup>1</sup> OFF	0	25	0	25	0	35	ns	20
Output Disable	t <sup>1</sup> OD		25		25		30	ns	

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
$\overline{WE}$ command set-up time	$t^1_{WCS}$	0		0		0		ns	21
Write command hold time	$t^1_{WCH}$	15		20		25		ns	
Write command hold time (referenced to $\overline{RAS}$ )	$t^1_{WCR}$	60		70		90		ns	
Write command pulse width	$t^1_{WP}$	15		20		25		ns	
Write command to $\overline{RAS}$ lead time	$t^1_{RWL}$	20		25		30		ns	
Write command to $\overline{CAS}$ lead time	$t^1_{CWL}$	20		25		30		ns	
Data-in set-up time	$t^1_{DS}$	0		0		0		ns	22
Data-in hold time	$t^1_{DH}$	15		15		25		ns	22
Data-in hold time (referenced to $\overline{RAS}$ )	$t^1_{DHR}$	60		70		90		ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	$t^1_{RWD}$	90		120		160		ns	21
Column address to $\overline{WE}$ delay time	$t^1_{AWD}$	70		80		100		ns	21
$\overline{CAS}$ to $\overline{WE}$ delay time	$t^1_{CWD}$	50		65		75		ns	21
Transition time (rise or fall)	$t^1_T$	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	$t^1_{REF}$		8		8		8	ms	
$\overline{RAS}$ to $\overline{CAS}$ Precharge time	$t^1_{RPC}$	0		0		0		ns	
$\overline{CAS}$ set-up time ( $\overline{CAS}$ -before- $\overline{RAS}$ refresh)	$t^1_{CSR}$	10		10		10		ns	5
$\overline{CAS}$ hold time ( $\overline{CAS}$ -before- $\overline{RAS}$ refresh)	$t^1_{CHR}$	15		20		15		ns	5
$\overline{RAS}$ pulse width (STATIC COLUMN)	$t^1_{RASC}$	80	100,000	100	100,000	120	100,000	ns	
$\overline{CAS}$ precharge time (STATIC COLUMN)	$t^1_{CP}$	10	25	10	25	15	30	ns	
STATIC COLUMN MODE cycle time	$t^1_{SC}$	55		65		55		ns	
STATIC COLUMN READ-MODIFY- WRITE cycle time	$t^1_{SRMW}$	135		160		160		ns	
Last write to column address delay time	$t^1_{LWAD}$	25	45	30	55	30	55	ns	
Last write to column address hold time	$t^1_{AHLW}$		95		115	115		ns	
$\overline{RAS}$ hold time precharged to $\overline{OE}$	$t^1_{ROH}$	20		20		20		ns	
Output data hold time from column address	$t^1_{AOH}$	5	—	5	—	5	—	ns	
Output data enable from write	$t^1_{OW}$	—	30	—	35	—	40	ns	
$\overline{OE}$ to data delay	$t^1_{OED}$	25		30		30		ns	
$\overline{OE}$ command hold time	$t^1_{OEH}$	25		25		30		ns	
Access time from last Write	$t^1_{ALW}$		95		115		115	ns	


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading. Specified values are obtained the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by any  $8\overline{RAS}$  cycles before proper device operation is assured. The  $8\overline{RAS}$  cycle wake-up should be repeated any time the  $8ms$  refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and  $100pF$ .
14. Assumes that  $t_{RCD} < t_{RCD}(max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD}(max)$ .
16. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CPN}$ .
17. Operation within the  $t_{RCD}(max)$  limit ensures that  $t_{RAC}(max)$  can be met.  $t_{RCD}(max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD}(max)$  limit ensures that  $t_{RCD}(max)$  can be met.  $t_{RAD}(max)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(max)$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
20.  $t_{OFF}(max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
21.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS}(min)$  the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{RWD} \geq t_{RWD}(min)$ ,  $t_{AWD} \geq t_{AWD}(min)$  and  $t_{CWD} \geq t_{CWD}(min)$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
22. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and  $\overline{WE}$  leading edge in late WRITE or READ-WRITE cycles.
23. During a READ cycle, if  $\overline{OE}$  is LOW then taken HIGH  $D_{OUT}$  goes open. If  $\overline{OE}$  is tied permanently low a READ-WRITE or READ-MODIFY-WRITE operation is not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = LOW$  and  $\overline{OE} = HIGH$ .

READ CYCLE




EARLY-WRITE CYCLE






**READ-WRITE CYCLE  
READ-MODIFY-WRITE CYCLE**




**STATIC COLUMN READ CYCLE**




 DON'T CARE  
 UNDEFINED


### STATIC COLUMN EARLY-WRITE CYCLE




### STATIC COLUMN READ-WRITE CYCLE




**$\overline{\text{RAS}}$  ONLY REFRESH CYCLE**  
 (ADDR = A<sub>0</sub> - A<sub>8</sub>; A<sub>9</sub> and  $\overline{\text{WE}}$  = DON'T CARE.)



**$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH CYCLE**  
 (A<sub>0</sub> - A<sub>9</sub>,  $\overline{\text{WE}}$  and  $\overline{\text{OE}}$  = DON'T CARE)




**HIDDEN REFRESH CYCLE**  
 ( $\overline{\text{WE}}$  = HIGH;  $\overline{\text{OE}}$  = LOW)<sup>24</sup>



## ORDER INFORMATION

1MEG x 4, 100ns in Plastic DJ



The Micron 4 MEG DRAM family is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance CMOS

silicon gate process. They are functionally equivalent to other manufacture's products meeting JEDEC standards. Several parameters are sampled; however, functionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's **QUALITY ASSURED** policy is to offer prompt, accurate and courteous service while assuring reliability and quality.



# DRAM

# 4MEG x 1 DRAM

## FAST PAGE MODE

DRAM

### FEATURES

- Industry standard x1 pin-out, timing, functions and packages
- High performance CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 5mW standby, 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024 cycle refresh distributed across 16ms
- Refresh modes:  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$ , and Hidden
- Optional Fast Page Mode access cycle

### OPTIONS

- Timing
  - 80ns access
  - 100ns access
  - 120ns access

### MARKING



- Organization  
4 MEG x 1

MT4C1004

- Packages
  - Plastic DIP
  - Ceramic DIP
  - Plastic ZIP
  - Plastic SOJ

None  
C  
Z  
DJ

### PIN ASSIGNMENT (Top View)



\*Address not used for  $\overline{\text{RAS}}$  only refresh

NOTE: Package Information To Be Determined.

### GENERAL DESCRIPTION


The MT4C1004 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 22 address bits which are entered 11 bits (A0-A10) at a time.  $\overline{\text{RAS}}$  is used to latch the first 11 bits and  $\overline{\text{CAS}}$  the latter 11 bits. A READ or WRITE cycle is selected with the  $\overline{\text{WE}}$  input. A logic high on  $\overline{\text{WE}}$  dictates READ mode while a logic low on  $\overline{\text{WE}}$  dictates WRITE mode. During a WRITE cycle data in (DIN) is latched by the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever occurs last. If  $\overline{\text{WE}}$  goes low prior to  $\overline{\text{CAS}}$  going low, the output pin(s) remain open (High Z) until the next  $\overline{\text{CAS}}$  cycle. If  $\overline{\text{WE}}$  goes low after data reaches the output pin(s), DOUT is activated and retains the selected cell data as long as  $\overline{\text{CAS}}$  remains low (regardless of  $\overline{\text{WE}}$  or  $\overline{\text{RAS}}$ ). This late  $\overline{\text{WE}}$  pulse results in a READ-WRITE cycle.

Returning  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  high terminates a memory

cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{\text{RAS}}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{\text{RAS}}$  cycle (READ, WRITE,  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ , or Hidden refresh) so that all 1024 combinations of  $\overline{\text{RAS}}$  addresses (A0-A9) are executed at least every 16ms, regardless of sequence.

PAGE MODE operations allows faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A10) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by  $\overline{\text{RAS}}$  followed by a column address strobed in by  $\overline{\text{CAS}}$ . By holding  $\overline{\text{RAS}}$  low,  $\overline{\text{CAS}}$  may be toggled strobing in different column addresses executing faster memory cycles. Returning  $\overline{\text{RAS}}$  high terminates the PAGE MODE operation.

FUNCTIONAL BLOCK DIAGRAM  
FAST PAGE MODE



FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
PAGE MODE READ	L	H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE MODE WRITE	L	H→L→H	L	ROW	COL	Valid Data In, Valid Data In
PAGE MODE READ-WRITE	L	H→L→H	H→L→H	ROW	COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> ..... -1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub>(Ambient) ..... 0°C to +70°C  
 Storage Temperature (Ceramic) ..... -65°C to +150°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS**

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T<sub>A</sub> ≤ 70°C = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC1</sub>		60	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ( $\overline{\text{RAS}}$ = V <sub>IL</sub> , $\overline{\text{CAS}}$ = Cycling; t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC2</sub>		50	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V <sub>IH</sub> after 8 $\overline{\text{RAS}}$ cycles min.)	I <sub>CC3</sub>		2	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V <sub>CC</sub> - 0.2V after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at V <sub>CC</sub> -0.2V or V <sub>SS</sub> + 0.2V)	I <sub>CC4</sub>		0.5	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ( $\overline{\text{RAS}}$ = Cycling; $\overline{\text{CAS}}$ = V <sub>IH</sub> )	I <sub>CC5</sub>		60	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling)	I <sub>CC6</sub>		60	mA	3, 5
INPUT LEAKAGE CURRENT (any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts)	I <sub>I</sub>	-10	10	μA	
OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

**RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1



## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> ), D <sub>IN</sub>	C <sub>I1</sub>		5	pF	2
Input Capacitance $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	C <sub>I2</sub>		7	pF	2
Output Capacitance D <sub>OUT</sub>	C <sub>O</sub>		7	pF	2

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	<sup>t</sup> RC	160		190		220		ns	
READ-MODIFY-WRITE cycle time	<sup>t</sup> RWC	185		220		255		ns	
PAGE-MODE READ or WRITE cycle time	<sup>t</sup> PC	50		55		70		ns	
Access time from $\overline{\text{RAS}}$	<sup>t</sup> RAC		80		100	120		ns	14
Access time from $\overline{\text{CAS}}$	<sup>t</sup> CAC		20		25	35		ns	15
Access time from column address	<sup>t</sup> AA		40		50	60		ns	
Access time from $\overline{\text{CAS}}$ precharge	<sup>t</sup> CPA		40		50	60		ns	
$\overline{\text{RAS}}$ pulse width	<sup>t</sup> RAS	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ pulse width (PAGE MODE)	<sup>t</sup> RASP	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{RAS}}$ hold time	<sup>t</sup> RSH	20		25		35		ns	
$\overline{\text{RAS}}$ precharge time	<sup>t</sup> RP	70		80		90		ns	
$\overline{\text{CAS}}$ pulse width	<sup>t</sup> CAS	20	10,000	25	10,000	35	10,000	ns	
$\overline{\text{CAS}}$ hold time	<sup>t</sup> CSH	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	<sup>t</sup> CPN	10		10		20		ns	16
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	<sup>t</sup> CP	10	25	10	25	15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	<sup>t</sup> RCD	10	60	15	75	25	85	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	<sup>t</sup> CRP	10		10		10		ns	
Row address set-up time	<sup>t</sup> ASR	0		0		0		ns	
Row address hold time	<sup>t</sup> RAH	10		10		15		ns	
$\overline{\text{RAS}}$ to column address delay time	<sup>t</sup> RAD	10	40	10	50	10	60	ns	18
Column address set-up time	<sup>t</sup> ASC	0		0		0		ns	
Column address hold time	<sup>t</sup> CAH	15		15		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$ )	<sup>t</sup> AR	50		60		110		ns	
Column address to $\overline{\text{RAS}}$ lead time	<sup>t</sup> RAL	40		50		60		ns	
Read command set-up time	<sup>t</sup> RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$ )	<sup>t</sup> RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$ )	<sup>t</sup> RRH	0		0		10		ns	19
$\overline{\text{CAS}}$ to output in low-Z	<sup>t</sup> CLZ	5		5		5		ns	
Output buffer turn-off delay	<sup>t</sup> OFF	0	25	0	25	0	25	ns	20
$\overline{\text{WE}}$ command set-up time	<sup>t</sup> WCS	0		0		0		ns	21
Write command hold time	<sup>t</sup> WCH	15		20		25		ns	


**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time (referenced to $\overline{\text{RAS}}$ )	$^t\text{WCR}$	60		70		110		ns	
Write command pulse width	$^t\text{WP}$	15		20		25		ns	
Write command to $\overline{\text{RAS}}$ lead time	$^t\text{RWL}$	20		25		35		ns	
Write command to $\overline{\text{CAS}}$ lead time	$^t\text{CWL}$	20		25		35		ns	
Data-in set-up time	$^t\text{DS}$	0		0		0		ns	22
Data-in hold time	$^t\text{DH}$	15		15		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$ )	$^t\text{DHR}$	60		70		110		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	$^t\text{RWD}$	70		80		120		ns	21
Column address to $\overline{\text{WE}}$ delay time	$^t\text{AWD}$	40		50		60		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	$^t\text{CWD}$	20		25		35		ns	21
Transition time (rise or fall)	$^t\text{T}$	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	$^t\text{REF}$		16		16		16	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	$^t\text{RPC}$	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$^t\text{CSR}$	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$^t\text{CHR}$	15		20		20		ns	5


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading. Specified values are obtained the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and  $100pF$ .
14. Assumes that  $t_{RCD} < t_{RCD}(max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD}(max)$ .
16. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $\overline{DOUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CPN}$ .
17. Operation within the  $t_{RCD}(max)$  limit ensures that  $t_{RAC}(max)$  can be met.  $t_{RCD}(max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD}(max)$  limit ensures that  $t_{RCD}(max)$  can be met.  $t_{RAD}(max)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(max)$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
20.  $t_{OFF}(max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
21.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS}(min)$  the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{RWD} \geq t_{RWD}(min)$ ,  $t_{AWD} \geq t_{AWD}(min)$  and  $t_{CWD} \geq t_{CWD}(min)$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
22. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and  $\overline{WE}$  leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = LOW$ .

### READ CYCLE




### EARLY-WRITE CYCLE




 DON'T CARE  
 UNDEFINED


**READ-WRITE CYCLE  
READ-MODIFY-WRITE CYCLE**




**PAGE-MODE READ CYCLE**




PAGE-MODE EARLY-WRITE CYCLE




PAGE-MODE READ-WRITE CYCLE




**RAS ONLY REFRESH CYCLE**  
 (ADDR = A<sub>0</sub> - A<sub>9</sub>; A<sub>10</sub> and  $\overline{WE}$  = DON'T CARE.)



**CAS-BEFORE-RAS REFRESH CYCLE**  
 (A<sub>0</sub> - A<sub>9</sub> and  $\overline{WE}$  = DON'T CARE)




**HIDDEN REFRESH CYCLE**  
 ( $\overline{WE}$  = HIGH)



## ORDER INFORMATION

4 MEG x 1, 100ns in Plastic SOJ



The Micron 4 MEG DRAM family is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance CMOS

silicon gate process. They are functionally equivalent to other manufacture's products meeting JEDEC standards. Several parameters are sampled; however, functionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality.





DRAM

4 MEG x 1 DRAM

NIBBLE MODE

DRAM

FEATURES

- Industry standard x1 pin-out, timing, functions and packages
- High performance CMOS silicon gate process
- Single +5V±10% power supply.
- Low power, 5mW standby, 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024 cycle refresh distributed across 16ms
- Refresh modes:  $\overline{RAS}$  only,  $\overline{CAS}$  before  $\overline{RAS}$ , and Hidden
- Optional Nibble Mode access cycle

OPTIONS

- Timing
  - 80ns access
  - 100ns access
  - 120ns access

MARKING

MT4C1005

- Organization  
4 MEG x 1


- Packages
  - Plastic DIP
  - Ceramic DIP
  - Plastic ZIP
  - Plastic SOJ

None  
C  
Z  
DJ

GENERAL DESCRIPTION


The MT4C1005 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 22 address bits which are entered 11 bits (A0-A10) at a time.  $\overline{RAS}$  is used to latch the first 11 bits and  $\overline{CAS}$  the latter 11 bits. A READ or WRITE cycle is selected with the  $\overline{WE}$  input. A logic high on  $\overline{WE}$  dictates READ mode while a logic low on  $\overline{WE}$  dictates WRITE mode. During a WRITE cycle data in (DIN) is latched by the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs last. If  $\overline{WE}$  goes low prior to  $\overline{CAS}$  going low, the output pin(s) remain open (High Z) until the next  $\overline{CAS}$  cycle. If  $\overline{WE}$  goes low after data reaches the output pin(s), DOUT is activated and retains the selected cell data as long as  $\overline{CAS}$  remains low (regardless of  $\overline{WE}$  or  $\overline{RAS}$ ). This late  $\overline{WE}$  pulse results in a READ-WRITE cycle.

Returning  $\overline{RAS}$  and  $\overline{CAS}$  high terminates a memory




cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{RAS}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{RAS}$  cycle (READ, WRITE,  $\overline{RAS}$  only,  $\overline{CAS}$ -before- $\overline{RAS}$ , or Hidden refresh) so that all 1024 combinations of  $\overline{RAS}$  addresses (A0-A9) are executed at least every 16ms, regardless of sequence.

Nibble Mode operation allows faster sequential serial data operations (READ, WRITE or READ-MODIFY-WRITE) on up to 4 bits. The first of 4 bits is accessed in the usual manner with  $\overline{CAS}$  address A9 (nibble MSB) and  $\overline{RAS}$  address A9 (nibble LSB) selecting on of 4 bits within a nibble for initial access. By holding  $\overline{RAS}$  low,  $\overline{CAS}$  can be toggled incrementing the nibble address field in modulo 4 fashion with wrap around (see below).



FUNCTIONAL BLOCK DIAGRAM  
NIBBLE MODE



FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
NIBBLE MODE READ	L	H→L→H, L→H→L	H	ROW	COL	Valid Data Out, Valid Data Out
NIBBLE MODE WRITE	L	H→L→H, L→H→L	L	ROW	COL	Valid Data In, Valid Data In
NIBBLE MODE READ-WRITE	L	H→L→H, L→H→L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE-RAS REFRESH	H→L	L	H	X	X	High Impedance

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> ..... -1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub>(Ambient) ..... 0°C to +70°C  
 Storage Temperature (Ceramic) ..... -65°C to +150°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T<sub>A</sub> ≤ 70°C = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ( $\overline{RAS}$ and $\overline{CAS}$ = Cycling: $t_{RC} = t_{RC(MIN)}$ )	I <sub>CC1</sub>		60	mA	3, 4
OPERATING CURRENT: NIBBLE MODE ( $\overline{RAS} = V_{IL}$ , $\overline{CAS}$ = Cycling: $t_{PC} = t_{PC(MIN)}$ )	I <sub>CC2</sub>		50	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{RAS} = \overline{CAS} = V_{IH}$ after 8 $\overline{RAS}$ cycles min.)	I <sub>CC3</sub>		2	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$ after 8 $\overline{RAS}$ cycles min. All other inputs at $V_{CC} - 0.2V$ or $V_{SS} + 0.2V$ )	I <sub>CC4</sub>		0.5	mA	
REFRESH CURRENT: $\overline{RAS}$ ONLY ( $\overline{RAS}$ = Cycling: $\overline{CAS} = V_{IH}$ )	I <sub>CC5</sub>		60	mA	3
REFRESH CURRENT: $\overline{CAS}$ -before- $\overline{RAS}$ ( $\overline{RAS}$ and $\overline{CAS}$ = Cycling)	I <sub>CC6</sub>		60	mA	3, 5
INPUT LEAKAGE CURRENT (any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts)	I <sub>I</sub>	-10	10	μA	
OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

### RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A0-A9), D <sub>IN</sub>	C <sub>I1</sub>		5	pF	2
Input Capacitance RAS, CAS, WE	C <sub>I2</sub>		7	pF	2
Output Capacitance D <sub>OUT</sub>	C <sub>O</sub>		7	pF	2

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS PARAMETER	SYM	-8		-10		-12		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t <sub>RC</sub>	160		190		220		ns	
READ-MODIFY-WRITE cycle time	t <sub>RWC</sub>	185		220		255		ns	
Access time from RAS	t <sub>RAC</sub>		80		100	120		ns	14
Access time from CAS	t <sub>CAC</sub>		20		25	35		ns	15
Access time from column address	t <sub>AA</sub>		40		50	60		ns	
Access time from CAS precharge	t <sub>CPA</sub>		40		50	60		ns	
RAS pulse width	t <sub>RAS</sub>	80	10,000	100	10,000	120	10,000	ns	
RAS hold time	t <sub>RSH</sub>	20		25		35		ns	
RAS precharge time	t <sub>RP</sub>	70		80		90		ns	
CAS pulse width	t <sub>CAS</sub>	20	10,000	25	10,000	35	10,000	ns	
CAS hold time	t <sub>CSH</sub>	80		100		120		ns	
CAS precharge time	t <sub>CPN</sub>	10		15		20		ns	16
RAS to CAS delay time	t <sub>RCD</sub>	10	60	15	75	25	85	ns	17
CAS to RAS precharge time	t <sub>CRP</sub>	10		10		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		15		ns	
RAS to column address delay time	t <sub>RAD</sub>	10	40	10	50	10	60	ns	18
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		25		ns	
Column address hold time (referenced to RAS)	t <sub>AR</sub>	50		60		110		ns	
Column address to RAS lead time	t <sub>RAL</sub>	40		50		60		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold time (referenced to CAS)	t <sub>RCH</sub>	0		0		0		ns	19
Read command hold time (referenced to RAS)	t <sub>RRH</sub>	0		0		0		ns	19
CAS to output in low-Z	t <sub>CLZ</sub>	5		5		5		ns	
Output buffer turn-off delay	t <sub>OFF</sub>	0	25	0	25	0	25	ns	20
WE command set-up time	t <sub>WCS</sub>	0		0		0	25	ns	21
Write command hold time	t <sub>WCH</sub>	15		20		0		ns	
Write command hold time (referenced to RAS)	t <sub>WCR</sub>	60		70		25		ns	

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-8		-10		-12		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Write command pulse width	$t_{WP}$	15		20		25		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$	20		25		35		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	20		25		35		ns	
Data-in set-up time	$t_{DS}$	0		0		0		ns	22
Data-in hold time	$t_{DH}$	15		15		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$ )	$t_{DHR}$	60		70		110		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	$t_{RWD}$	70		90		120		ns	21
Column address to $\overline{\text{WE}}$ delay time	$t_{AWD}$	40		50		60		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	$t_{CWD}$	20		35		35		ns	21
Transition time (rise or fall)	$t_T$	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	$t_{REF}$		16		16		16	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	$t_{RPC}$	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t_{CSR}$	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t_{CHR}$	15		20		20		ns	5
$\overline{\text{RAS}}$ pulse width (NIBBLE MODE)	$t_{RASN}$	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{CAS}}$ precharge time (NIBBLE MODE)	$t_{NCP}$	10	25	10	25	15	30	ns	
NIBBLE MODE cycle time	$t_{NC}$	35		35		40		ns	
NIBBLE MODE READ- MODIFY-WRITE cycle time	$t_{NRWL}$	50		55		70		ns	
NIBBLE MODE READ-MODIFY- WRITE cycle time	$t_{NRWC}$	55		55		60		ns	
NIBBLE MODE access time	$t_{NCAC}$	15		15		20		ns	15
NIBBLE MODE pulse width	$t_{NCAS}$	15		15		20		ns	
NIBBLE MODE $\overline{\text{CAS}}$ precharge time	$t_{NCP}$	10		10		15		ns	
NIBBLE MODE $\overline{\text{RAS}}$ hold time	$t_{NRSH}$	15		15		20		ns	
NIBBLE MODE $\overline{\text{CAS}}$ to WRITE delay time	$t_{NCWD}$	15		15		20		ns	
NIBBLE MODE WRITE command to $\overline{\text{RAS}}$ load time	$t_{NRWL}$	15		15		20		ns	
NIBBLE MODE WRITE command to $\overline{\text{CAS}}$ load time	$t_{NCWL}$	15		15		20		ns	


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading. Specified values are obtained the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that  $t_{RCD} < t_{RCD}(\max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
16. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CPN}$ .
17. Operation within the  $t_{RCD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD}(\max)$  limit ensures that  $t_{RCD}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
20.  $t_{OFF}(\max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
21.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS}(\min)$  the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{RWD} \geq t_{RWD}(\min)$ ,  $t_{AWD} \geq t_{AWD}(\min)$  and  $t_{CWD} \geq t_{CWD}(\min)$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
22. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and  $\overline{WE}$  leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = \text{LOW}$ .

## READ CYCLE




## EARLY-WRITE CYCLE




 DON'T CARE  
 UNDEFINED



READ-WRITE CYCLE  
READ-MODIFY-WRITE CYCLE




NIBBLE MODE READ CYCLE




DON'T CARE  
 UNDEFINED

### NIBBLE MODE EARLY-WRITE CYCLE




### NIBBLE MODE READ-WRITE CYCLE




 DON'T CARE  
 UNDEFINED


**RAS ONLY REFRESH CYCLE**  
 (ADDR = A<sub>0</sub> - A<sub>9</sub>; A<sub>10</sub> and  $\overline{WE}$  = DON'T CARE.)



**CAS-BEFORE-RAS REFRESH CYCLE**  
 (A<sub>0</sub> - A<sub>10</sub> and  $\overline{WE}$  = DON'T CARE)




**HIDDEN REFRESH CYCLE**  
 ( $\overline{WE}$  = HIGH)



 DON'T CARE  
 UNDEFINED

## ORDER INFORMATION

4 MEG x 1, 100ns in Plastic SOJ



The Micron 4 MEG DRAM family is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance CMOS

silicon gate process. They are functionally equivalent to other manufacture's products meeting JEDEC standards. Several parameters are sampled; however, functionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality.



## DRAM

4 MEG x 1 DRAM  
STATIC COLUMN

## FEATURES

- Industry standard x1 pin-out, timing, functions and packages
- High performance CMOS silicon gate process
- Single +5V±10% power supply.
- Low power, 5mW standby, 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024 cycle refresh distributed across 16ms
- Refresh modes:  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$ , and Hidden
- Optional Static Column access cycle

## OPTIONS

- Timing
- 80ns access
- 100ns access
- 120ns access

- Organization
- 4 MEG x 1

- Packages
- Plastic DIP
- Ceramic DIP
- Plastic ZIP
- Plastic SOJ




## MARKING

-8  
-10  
-12

MT4C1006

None  
C  
Z  
DJ

## PIN ASSIGNMENT (Top View)

MT4C1006  
18 Pin DIPMT4C1006  
20 Pin ZIPMT4C1006  
20 Pin SOJ\*Address not used for  $\overline{\text{RAS}}$  only refresh

NOTE: Package Information To Be Determined.

## GENERAL DESCRIPTION

The MT4C1006 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 22 address bits which are entered 11 bits (A0-A10) at a time.  $\overline{\text{RAS}}$  is used to latch the first 11 bits and  $\overline{\text{CAS}}$  the latter 11 bits. A READ or WRITE cycle is selected with the  $\overline{\text{WE}}$  input. A logic high on  $\overline{\text{WE}}$  dictates READ mode while a logic low on  $\overline{\text{WE}}$  dictates WRITE mode. During a WRITE cycle data in (DIN) is latched by the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever occurs last. If  $\overline{\text{WE}}$  goes low prior to  $\overline{\text{CAS}}$  going low, the output pin(s) remain open (High Z) until the next  $\overline{\text{CAS}}$  cycle. If  $\overline{\text{WE}}$  goes low after data reaches the output pin(s), DOUT is activated and retains the selected cell data as long as  $\overline{\text{CAS}}$  remains low (regardless of  $\overline{\text{WE}}$  or  $\overline{\text{RAS}}$ ).


Returning  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  high terminates a memory cycle and decreases chip current to a reduced standby level.

Also, the chip is preconditioned for the next cycle during the  $\overline{\text{RAS}}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{\text{RAS}}$  cycle (READ, WRITE,  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ , or Hidden refresh) so that all 1024 combinations of  $\overline{\text{RAS}}$  addresses (A0-A9) are executed at least every 16ms, regardless of sequence.

STATIC COLUMN operations allows faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary.

The STATIC COLUMN cycle is always initiated with a row address strobed in by  $\overline{\text{RAS}}$  followed by a column address strobed in by  $\overline{\text{CAS}}$ . By holding  $\overline{\text{RAS}}$  low, the column address may be toggled strobing in different column addresses executing faster memory cycles. Returning  $\overline{\text{RAS}}$  high terminates the STATIC COLUMN operation.

FUNCTIONAL BLOCK DIAGRAM  
STATIC COLUMN



FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
STATIC COLUMN READ	L	L	H	ROW	COL COL	Valid Data Out, Valid Data Out
STATIC COLUMN WRITE	L	L	L	ROW	COL COL	Valid Data In Valid Data In
STATIC COLUMN READ-WRITE	L	L	H→L→H	ROW	COL COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE-RAS REFRESH	H→L	L	H	X	X	High Impedance

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Operating Temperature, T <sub>A</sub> (Ambient) .....	0°C to +70°C
Storage Temperature (Ceramic) .....	-65°C to +150°C
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T<sub>A</sub> ≤ 70°C, = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling: t <sub>RC</sub> = t <sub>RC(MIN)}</sub> )	I <sub>CC1</sub>		60	mA	3, 4
OPERATING CURRENT: STATIC COLUMN ( $\overline{\text{RAS}}$ = V <sub>IL</sub> , $\overline{\text{CAS}}$ = Cycling: t <sub>PC</sub> = t <sub>PC(MIN)}</sub> )	I <sub>CC2</sub>		50	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V <sub>IH</sub> after 8 $\overline{\text{RAS}}$ cycles min.)	I <sub>CC3</sub>		2	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V <sub>CC</sub> - 0.2V after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at V <sub>CC</sub> -0.2V or V <sub>SS</sub> + 0.2V)	I <sub>CC4</sub>		0.5	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ( $\overline{\text{RAS}}$ = Cycling: $\overline{\text{CAS}}$ = V <sub>IH</sub> )	I <sub>CC5</sub>		60	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling)	I <sub>CC6</sub>		60	mA	3, 5
INPUT LEAKAGE CURRENT (any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts)	I <sub>I</sub>	-10	10	μA	
OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

### RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1



## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> ), D <sub>IN</sub>	C <sub>I1</sub>		5	pF	2
Input Capacitance RAS, CAS, WE	C <sub>I2</sub>		7	pF	2
Output Capacitance D <sub>OUT</sub>	C <sub>O</sub>		7	pF	2

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	<sup>t</sup> RC	150		190		220		ns	
READ-MODIFY-WRITE cycle time	<sup>t</sup> RWC	180		220		255		ns	
Access time from RAS	<sup>t</sup> RAC		80		100	120		ns	14
Access time from CAS	<sup>t</sup> CAC		20		25	35		ns	15
Access time from column address	<sup>t</sup> AA		40		50	60		ns	
Access time from CAS precharge	<sup>t</sup> CPA		40		50	60		ns	
RAS pulse width	<sup>t</sup> RAS	80	10,000	100	10,000	120	10,000	ns	
RAS hold time	<sup>t</sup> RSH	20		25		35		ns	
RAS precharge time	<sup>t</sup> RP	60		80		90		ns	
CAS pulse width	<sup>t</sup> CAS	20	10,000	25	10,000	35	10,000	ns	
CAS hold time	<sup>t</sup> CSH	80		100		120		ns	
CAS precharge time	<sup>t</sup> CPN	15		15		20		ns	16
RAS to CAS delay time	<sup>t</sup> RCD	10	75	10	75	25	85	ns	17
CAS to RAS precharge time	<sup>t</sup> CRP	10		10		10		ns	
Row address set-up time	<sup>t</sup> ASR	0		0		0		ns	
Row address hold time	<sup>t</sup> RAH	10		10		15		ns	
RAS to column address delay time	<sup>t</sup> RAD	10	50	10	50	10	60	ns	18
Column address set-up time	<sup>t</sup> ASC	0		0		0		ns	
Column address hold time	<sup>t</sup> CAH	15		15		25		ns	
Column address hold time (referenced to RAS)	<sup>t</sup> AR	50		60		110		ns	
Column address to RAS lead time	<sup>t</sup> RAL	40		50		60		ns	
Read command set-up time	<sup>t</sup> RCS	0		0		0		ns	
Read command hold time (referenced to CAS)	<sup>t</sup> RCH	0		0		0		ns	19
Read command hold time (referenced to RAS)	<sup>t</sup> RRH	0		0		0		ns	19
CAS to output in low-Z	<sup>t</sup> CLZ	5		5		5		ns	
Output buffer turn-off delay	<sup>t</sup> OFF	0	25	0	25	5		ns	20
WE command set-up time	<sup>t</sup> WCS	0		0		0		ns	21
Write command hold time	<sup>t</sup> WCH	15		20		0		ns	


**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS PARAMETER	SYM	-8		-10		-12		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Write command hold time (referenced to $\overline{\text{RAS}}$ )	$t^{\text{WCR}}$	35		70		105		ns	
Write command pulse width	$t^{\text{WP}}$	15		20		25		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t^{\text{RWL}}$	25		25		35		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t^{\text{CWL}}$	25		25		35		ns	
Data-in set-up time	$t^{\text{DS}}$	0		0		0		ns	22
Data-in hold time	$t^{\text{DH}}$	15		15		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$ )	$t^{\text{DHR}}$	35		70		110		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	$t^{\text{RWD}}$	70		90		120		ns	21
Column address to $\overline{\text{WE}}$ delay time	$t^{\text{AWD}}$	40		50		60		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	$t^{\text{CWD}}$	30		35		35		ns	21
Transition time (rise or fall)	$t^{\text{T}}$	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	$t^{\text{REF}}$		16		16		16	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	$t^{\text{RPC}}$	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t^{\text{CSR}}$	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t^{\text{CHR}}$	20		20		20		ns	5
$\overline{\text{RAS}}$ pulse width (STATIC COLUMN)	$t^{\text{RASC}}$	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{CAS}}$ precharge time (STATIC COLUMN)	$t^{\text{CP}}$	10		10		15		ns	
STATIC COLUMN MODE cycle time	$t^{\text{SC}}$	55		55		60		ns	
STATIC COLUMN READ-MODIFY- WRITE cycle time	$t^{\text{SRMW}}$	135		135		140		ns	
Last write to column address delay time	$t^{\text{LWAD}}$	20	85	25	95	30	100	ns	
Last write to column address hold time	$t^{\text{AHLW}}$		85		95		100	ns	
Output data hold time from column address	$t^{\text{AOH}}$	5	—	5	—	5	—	ns	
Output data enable from write	$t^{\text{OW}}$	—	25	—	25	—	30	ns	


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading. Specified values are obtained the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that  $t_{RCD} < t_{RCD}(\max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
16. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CPN}$ .
17. Operation within the  $t_{RCD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD}(\max)$  limit ensures that  $t_{RCD}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
20.  $t_{OFF}(\max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
21.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS}(\min)$  the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{RWD} \geq t_{RWD}(\min)$ ,  $t_{AWD} \geq t_{AWD}(\min)$  and  $t_{CWD} \geq t_{CWD}(\min)$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
22. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and  $\overline{WE}$  leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = LOW$ .

### READ CYCLE




### EARLY-WRITE CYCLE




 DON'T CARE  
 UNDEFINED

**READ-WRITE CYCLE  
READ-MODIFY-WRITE CYCLE**




**STATIC COLUMN READ CYCLE**




 DON'T CARE  
 UNDEFINED

STATIC COLUMN EARLY-WRITE CYCLE




STATIC COLUMN READ-WRITE CYCLE




 DON'T CARE  
 UNDEFINED


**RAS ONLY REFRESH CYCLE**  
 (ADDR = A<sub>0</sub> - A<sub>9</sub>; A<sub>10</sub> and  $\overline{WE}$  = DON'T CARE.)



**CAS-BEFORE-RAS REFRESH CYCLE**  
 (A<sub>0</sub> - A<sub>10</sub>,  $\overline{WE}$  and  $\overline{OE}$  = DON'T CARE)




**HIDDEN REFRESH CYCLE**  
 ( $\overline{WE}$  = HIGH)



## ORDER INFORMATION

4 MEG x 1, 100ns in Plastic SOJ



The Micron 4 MEG DRAM family is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance CMOS

silicon gate process. They are functionally equivalent to other manufacture's products meeting JEDEC standards. Several parameters are sampled; however, functionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality.





<b>DYNAMIC RAMs</b> .....	<b>1</b>
<b>DYNAMIC RAM MODULES</b> .....	<b>2</b>
<b>MULTIPORT DYNAMIC RAMs (VRAMs)</b> .....	<b>3</b>
<b>STATIC RAMs</b> .....	<b>4</b>
<b>CACHE DATA RAMs</b> .....	<b>5</b>
<b>FIFO MEMORIES</b> .....	<b>6</b>
<b>MILITARY PRODUCTS</b> .....	<b>7</b>
<b>PACKAGE INFORMATION</b> .....	<b>8</b>
<b>SALES INFORMATION</b> .....	<b>9</b>

---



# DRAM MODULES

**MICRON**

## DRAM MODULE PRODUCT SELECTION GUIDE

Memory Configuration	Optional Access Cycle	Part Number	Access Time (ns)	Power Dissipation		Package		Process	Page
				Standby	Active	SIP	SIMM		
64K x 8	Page Mode	MT8068M,MN	100,120,150,200	45mw	450mw	30	30	NMOS	2-3
64K x 9	Page Mode	MT9068M,MN	100,120,150,200	45mw	450mw	30	30	NMOS	2-13
256K x 4	Page Mode	MT4259M,MN	80,100,120,150	60mw	600mw	22	22	NMOS	2-23
256K x 5	Page Mode	MT85259M,MN	80,100,120,150	60mw	600mw	24	24	NMOS	2-33
256K x 8	Page Mode	MT8259DMN	80,100,120,150	135mw	1350mw	30	30	NMOS	2-43
256K x 8	Page Mode	MT8259M,MN	80,100,120,150	135mw	1350mw	30	30	NMOS	2-53
256K x 9	Page Mode	MT9259DMN	80,100,120,150	135mw	1350mw	30	30	NMOS	2-63
256K x 9	Page Mode	MT9259M,MN	80,100,120,150	135mw	1350mw	30	30	NMOS	2-73
256K x 36	Page Mode	MT8C3656M,MN	100,120,150	140mw	2000mw	72	72	C/NMOS	2-83
1 Meg x 8	Static Column	MT8C8026M,MN	100,120,150	45mw	1575mw	30	30	CMOS	2-115
1 Meg x 8	Nibble Mode	MT8C8025M,MN	100,120,150	45mw	1575mw	30	30	CMOS	2-103
1 Meg x 8	Fast Page Mode	MT8C8024M,MN	100,120,150	45mw	1575mw	30	30	CMOS	2-93
1 Meg x 9	Static Column	MT8C9026M,MN	100,120,150	45mw	1575mw	30	30	CMOS	2-149
1 Meg x 9	Nibble Mode	MT8C9025M,MN	100,120,150	45mw	1575mw	30	30	CMOS	2-137
1 Meg x 9	Fast Page Mode	MT8C9024M,MN	100,120,150	45mw	1575mw	30	30	CMOS	2-127



# DRAM MODULES

# 64K x 8 DRAM

## FEATURES

- Industry standard pin-out in a 30-pin single-in-line memory module
- Single  $5V \pm 10\%$  power supply
- All inputs, outputs and clocks are fully TTL compatible
- Low power, 45mW standby, 450mW active, typical
- On-board power supply decoupling capacitors (0.2 $\mu$ f) for low noise
- Refresh modes:  $\overline{RAS}$  only,  $\overline{CAS}$  before  $\overline{RAS}$ , and Hidden
- 256 cycle refresh distributed across 4ms
- Optional Page Mode access cycle

## OPTIONS

- Timing
  - 80ns access
  - 100ns access
  - 120ns access
  - 150ns access

## MARKING


- 8
- 10
- 12
- 15

- Organization  
64K x 8

MT8068

- Packages: Leadless 30-pin SIMM M  
Leaded 30-pin SIP MN

DRAM MODULES



A0-A7	Address Inputs	$\overline{CAS}$	Column Address Strobe
DQ1 - DQ8	Data-In/Data-Out	D9	Data-In
Q9	Data-Out	$\overline{RAS}$	Row Address Strobe
$\overline{W}$	Write Enable	$V_{DD}$	Power (+5V)
$V_{SS}$	Ground		


## GENERAL DESCRIPTION

The MT8068M/MN is a randomly accessed solid-state memory containing 65,536 bits organized in a x8 configuration. The 14 address bits are entered 7 bits at a time using  $\overline{RAS}$  to latch the first 7 bits and  $\overline{CAS}$  the latter 7 bits. If the

$\overline{WE}$  pin goes low prior to  $\overline{CAS}$  going low, the output pin remains open until the next  $\overline{CAS}$  cycle.

By holding  $\overline{RAS}$  low,  $\overline{CAS}$  may be toggled to execute several faster READ or WRITE cycles within the  $\overline{RAS}$  address defined PAGE boundary. Returning  $\overline{RAS}$  high terminates the memory cycle and decreases chip current to a reduced standby level. Also the chip is preconditioned for the next cycle during the  $\overline{RAS}$  high-time. Memory cell data is retained in its correct state by maintaining power and executing a  $\overline{RAS}$  (Refresh) cycle so that all 256 combinations of  $\overline{RAS}$  addresses are executed at least every 4 msec (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> ..... -1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub>(Ambient) ..... 0°C to +70°C  
 Storage Temperature ..... -55°C to +150°C  
 Power Dissipation ..... 8 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C) (V<sub>CC</sub> = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts	I <sub>I</sub>	-80	80	μA	
OUTPUT LEAKAGE Output leakage current (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-80	80	μA	
OUTPUT LEVELS Output High (Logic 1) voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low (Logic 0) voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles)	I <sub>CC1</sub>	15	15	15	15	mA	
OPERATING CURRENT ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}} = \text{Cycling}$ : t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC2</sub>	195	165	165	135	mA	2
OPERATING CURRENT: PAGE MODE ( $\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}} = \text{Cycling}$ : t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC3</sub>	195	165	165	135	mA	2
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ( $\overline{\text{RAS}} = \text{Cycling}$ : $\overline{\text{CAS}} = V_{IH}$ : t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC4</sub>	165	120	120	105	mA	2
REFRESH CURRENT: $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}} = \text{cycling}$ , t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC5</sub>	195	165	165	135	mA	2,19

### CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> )	C <sub>I1</sub>		15	pF	17
Input Capacitance $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , WE	C <sub>I2</sub>		24	pF	17
Output Capacitance D <sub>OUT</sub> , D <sub>IN</sub>	C <sub>O</sub>		7	pF	17



## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 10, 11, 17, 18) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ) ( $V_{CC} = 5.0\text{V} \pm 10\%$ )


A.C. CHARACTERISTICS		-8		-10		-12		-15		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	$t_{RC}$	150		195		230		260		ns	6, 7
PAGE-MODE cycle time	$t_{PC}$	75		90		100		120		ns	6, 7
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		80		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		40		50		60		75	ns	7, 9
RAS pulse width	$t_{RAS}$	80	10,000	100	10,000	120	10,000	150	10,000	ns	
RAS hold time	$t_{RSH}$	40		50		60		75		ns	
RAS precharge time	$t_{RP}$	60		80		90		100		ns	
CAS pulse width	$t_{CAS}$	40	10,000	60	10,000	60	10,000	75	10,000	ns	
CAS hold time	$t_{CSH}$	80		110		120		150		ns	
CAS precharge time	$t_{CPN}$	20		25		25		30		ns	18
CAS precharge time (PAGE-MODE)	$t_{CP}$	25		30		30		35		ns	
RAS to CAS delay time	$t_{RCD}$	20	40	25	50	25	60	25	75	ns	13
CAS to RAS set-up time	$t_{CRP}$	10		15		20		20		ns	
Row address set-up time	$t_{ASR}$	0		0		0		0		ns	
Row address hold time	$t_{RAH}$	15		15		15		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		0		ns	
Column address hold time	$t_{CAH}$	15		20		20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	$t_{AR}$	50		70		80		100		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0		0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	$t_{RRH}$	0		0		0		0		ns	
Output buffer turn-off delay	$t_{OFF}$	0	25	0	30	0	30	0	35	ns	12
WE command set-up time	$t_{WCS}$	0		0		0		0		ns	
WRITE command hold time	$t_{WCH}$	15		35		40		45		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	$t_{WCR}$	35		85		100		120		ns	
WRITE command pulse width	$t_{WP}$	15		35		40		45		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$	35		35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	35		35		40		45		ns	
Data-in set-up time	$t_{DS}$	0		0		0		0		ns	15
Data-in hold time	$t_{DH}$	15		35		40		45		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	$t_{DHR}$	35		85		100		120		ns	
Transition time (rise or fall)	$t_T$	3	100	3	100	3	100	3	100	ns	5, 16
Refresh Period (256 cycles)	$t_{REF}$		4		4		4		4	ms	
CAS set-up time (CAS-before- $\overline{\text{RAS}}$ refresh)	$t_{CSR}$	10		10		10		10		ns	19
$\overline{\text{CAS}}$ hold time (CAS-before- $\overline{\text{RAS}}$ refresh)	$t_{CHR}$	15		20		25		30		ns	19

DRAM MODULES


## NOTES


1. All voltages referenced to  $V_{SS}$ .
2.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume  $t_T = 5ns$ .
5.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^\circ C \leq T_A \leq 70^\circ C$ ) is assured.
7. Measured with a load equivalent to 2 TTL gates and  $100pF$ .
8. Assumes that  $t_{RCD} < t_{RCD} (max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
9. Assumes that  $t_{RCD} \geq t_{RCD} (max)$ .
10. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
11. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
12.  $t_{OFF} (max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
13. Operation within the  $t_{RCD} (max)$  limit ensures that  $t_{RAC} (max)$  can be met.  $t_{RCD} (max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD} (max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
14.  $t_{RCH}$  is referenced to the first rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ .
15. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
17. Capacitance calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ . This parameter is sampled.
18. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CP}$ . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case set  $\overline{WE} = LOW$ .

## READ CYCLE




## EARLY-WRITE CYCLE




 DON'T CARE

PAGE-MODE READ CYCLE




PAGE-MODE EARLY-WRITE CYCLE




DON'T CARE


**RAS ONLY REFRESH CYCLE**  
 (ADDR = A<sub>0</sub> - A<sub>7</sub>; A<sub>8</sub> and WE = DON'T CARE.)



**CAS-BEFORE-RAS REFRESH CYCLE**  
 (A<sub>0</sub> - A<sub>8</sub> WE, OE = DON'T CARE.)




**HIDDEN REFRESH CYCLE**  
 (WE = HIGH)



DON'T CARE

**ORDER INFORMATION**

64K x 8, 120ns access, Leadless SIMM



The Micron 64K x 8 DRAM module is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance NMOS

double-poly process. They are functionally equivalent to other manufacture's products meeting JEDEC standards. Several parameters are sampled; however, functionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's **QUALITY ASSURED** policy is to offer prompt, accurate and courteous service while assuring reliability and quality.



# DRAM MODULES

## 64K x 9 DRAM

### FEATURES

- Industry standard pin-out in a 30-pin single-in-line memory module
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL compatible
- Low power, 45mW standby, 450mW active, typical
- On-board power supply decoupling capacitors (0.2µf) for low noise
- Refresh modes:  $\overline{RAS}$  only,  $\overline{CAS}$  before  $\overline{RAS}$ , and Hidden
- 256 cycle refresh distributed across 4ms
- Optional Page Mode access cycle

### OPTIONS

- Timing
  - 80ns access
  - 100ns access
  - 120ns access
  - 150ns access

### MARKING


- Organization
  - 64K x 9
- Packages:
  - Leadless 30-pin SIMM
  - Leaded 30-pin SIP

MT9068

M

MN

### PIN ASSIGNMENT (Top View)



DRAM MODULES

A0-A7	Address Inputs	CAS, CAS9	Column Address Strobe
DQ1 - DQ8	Data-In/Data-Out	D9	Data-In
Q9	Data-Out	RAS	Row Address Strobe
W	Write Enable	VDD	Power (+5V)
Vss	Ground		

### GENERAL DESCRIPTION


The MT9068M/MN is a randomly accessed solid-state memory containing 65,536 bits organized in a x9 configuration. The 16 address bits are entered 8 bits at a time using  $\overline{RAS}$  to latch the first 8 bits and  $\overline{CAS}$  the latter 8 bits. If the

$\overline{WE}$  pin goes low prior to  $\overline{CAS}$  going low, the output pin remains open until the next CAS cycle.

By holding  $\overline{RAS}$  low,  $\overline{CAS}$  may be toggled to execute several faster READ or WRITE cycles within the  $\overline{RAS}$  address defined PAGE boundary. Returning  $\overline{RAS}$  high terminates the memory cycle and decreases chip current to a reduced standby level. Also the chip is preconditioned for the next cycle during the  $\overline{RAS}$  high-time. Memory cell data is retained in its correct state by maintaining power and executing a  $\overline{RAS}$  (Refresh) cycle so that all 256 combinations of  $\overline{RAS}$  addresses are executed at least every 4 msec (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.



FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL TRUTH TABLE

Function	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	Addresses			NOTES
				tR	tC		
Standby	H	H	H	X	X	High Impedance	
READ	L	L	H	ROW	COL	Data Out	
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In	
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out	
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In	
$\overline{\text{RAS}}$ ONLY REFRESH	L	H	H	ROW	n/a	High Impedance	
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out	
$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH	H→L	L	H	X	X	High Impedance	

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> ..... -1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub>(Ambient) ..... 0°C to +70°C  
 Storage Temperature ..... -55°C to +150°C  
 Power Dissipation ..... 9 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C) (V<sub>CC</sub> = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1
<b>INPUT LEAKAGE</b> Input leakage current, any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts	I <sub>I</sub>	-90	90	μA	
<b>OUTPUT LEAKAGE</b> Output leakage current (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-90	90	μA	
<b>OUTPUT LEVELS</b> Output High (Logic 1) voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low (Logic 0) voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels (R <sub>AS</sub> = C <sub>AS</sub> = V <sub>IH</sub> after 8 R <sub>AS</sub> cycles)	I <sub>CC1</sub>	15	15	15	15	mA	
OPERATING CURRENT (R <sub>AS</sub> and C <sub>AS</sub> = Cycling: t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC2</sub>	195	165	165	135	mA	2
OPERATING CURRENT: PAGE MODE (R <sub>AS</sub> = V <sub>IL</sub> , C <sub>AS</sub> = Cycling: t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC3</sub>	195	165	165	135	mA	2
REFRESH CURRENT: R <sub>AS</sub> ONLY (R <sub>AS</sub> = Cycling: C <sub>AS</sub> = V <sub>IH</sub> : t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC4</sub>	165	120	120	105	mA	2
REFRESH CURRENT: C <sub>AS</sub> -before-R <sub>AS</sub> (R <sub>AS</sub> and C <sub>AS</sub> = cycling, t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC5</sub>	195	165	165	135	mA	2,19

### CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> )	C <sub>I1</sub>		15	pF	17
Input Capacitance R <sub>AS</sub> , C <sub>AS</sub> , WE	C <sub>I2</sub>		24	pF	17
Output Capacitance D <sub>OUT</sub> , D <sub>IN</sub>	C <sub>O</sub>		7	pF	17

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 3, 4, 5, 10, 11, 17, 18) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ) ( $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	$t_{RC}$	150		195		230		260		ns	6, 7
PAGE-MODE cycle time	$t_{PC}$	75		90		100		120		ns	6, 7
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		80		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		40		50		60		75	ns	7, 9
RAS pulse width	$t_{RAS}$	80	10,000	100	10,000	120	10,000	150	10,000	ns	
RAS hold time	$t_{RSH}$	40		50		60		75		ns	
RAS precharge time	$t_{RP}$	60		80		90		100		ns	
CAS pulse width	$t_{CAS}$	40	10,000	60	10,000	60	10,000	75	10,000	ns	
CAS hold time	$t_{CSH}$	80		110		120		150		ns	
CAS precharge time	$t_{CPN}$	20		25		25		30		ns	18
CAS precharge time (PAGE-MODE)	$t_{CP}$	25		30		30		35		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	20	40	25	50	25	60	25	75	ns	13
CAS to $\overline{\text{RAS}}$ set-up time	$t_{CRP}$	10		15		20		20		ns	
Row address set-up time	$t_{ASR}$	0		0		0		0		ns	
Row address hold time	$t_{RAH}$	15		15		15		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		0		ns	
Column address hold time	$t_{CAH}$	15		20		20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	$t_{AR}$	50		70		80		100		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0		0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	$t_{RRH}$	0		0		0		0		ns	
Output buffer turn-off delay	$t_{OFF}$	0	25	0	30	0	30	0	35	ns	12
$\overline{\text{WE}}$ command set-up time	$t_{WCS}$	0		0		0		0		ns	
WRITE command hold time	$t_{WCH}$	15		35		40		45		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	$t_{WCR}$	35		85		100		120		ns	
WRITE command pulse width	$t_{WP}$	15		35		40		45		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$	35		35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	35		35		40		45		ns	
Data-in set-up time	$t_{DS}$	0		0		0		0		ns	15
Data-in hold time	$t_{DH}$	15		35		40		45		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	$t_{DHR}$	35		85		100		120		ns	
Transition time (rise or fall)	$t_T$	3	100	3	100	3	100	3	100	ns	5, 16
Refresh Period (256 cycles)	$t_{REF}$		4		4		4		4	ms	
CAS set-up time (CAS-before-RAS refresh)	$t_{CSR}$	10		10		10		10		ns	19
CAS hold time (CAS-before-RAS refresh)	$t_{CHR}$	15		20		25		30		ns	19


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume  $t_T = 5$ ns.
5.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that  $t_{RCD} < t_{RCD}(\text{max})$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
9. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
10. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
11. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
12.  $t_{OFF}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
13. Operation within the  $t_{RCD}(\text{max})$  limit ensures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
14.  $t_{RCH}$  is referenced to the first rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ .
15. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
17. Capacitance calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3$ V and  $V_{CC} = 5$ V. This parameter is sampled.
18. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CP}$ . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case set  $\overline{WE} = \text{LOW}$ .

READ CYCLE




EARLY-WRITE CYCLE




DON'T CARE

PAGE-MODE READ CYCLE




PAGE-MODE EARLY-WRITE CYCLE




▨ DON'T CARE


**RAS ONLY REFRESH CYCLE**  
(ADDR = A<sub>0</sub> - A<sub>7</sub>; and WE = DON'T CARE.)



**CAS-BEFORE-RAS REFRESH CYCLE**  
(A<sub>0</sub> - A<sub>8</sub> WE, OE = DON'T CARE.)




**HIDDEN REFRESH CYCLE**  
(WE = HIGH)



**ORDER INFORMATION**

64K x 9, 120ns access, Leadless SIMM



The Micron 64K x 9 DRAM module is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance NMOS

double-poly process. They are functionally equivalent to other manufacture's products meeting JEDEC standards. Several parameters are sampled; however, functionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's **QUALITY ASSURED** policy is to offer prompt, accurate and courteous service while assuring reliability and quality.





# DRAM MODULES

# 256K x 4 DRAM

## FEATURES

- Industry standard pin-out in a 22-pin single-in-line memory module
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL compatible
- Low power, 60mW standby, 600mW active, typical
- On-board power supply decoupling capacitors (0.2µf) for low noise
- Refresh modes:  $\overline{RAS}$  only,  $\overline{CAS}$  before  $\overline{RAS}$ , and Hidden
- 256 cycle refresh distributed across 4ms
- Optional Page Mode access cycle

## OPTIONS


- Timing
  - 80ns access
  - 100ns access
  - 120ns access
  - 150ns access

## MARKING

- Organization
 

256K x 4	MT4259
----------	--------
- Packages: Leaded 22-pin SIP MN

## PIN ASSIGNMENT (Top View)



DRAM MODULES

A0-A8	Address Inputs	$\overline{CAS}$	Column Address Strobe
D1 - D4	Data-In	Q1 - Q4	Data-Out
$\overline{RAS}$	Row Address Strobe	$\overline{W}$	Write Enable
Vcc	Power (+5V)	Vss	Ground


## GENERAL DESCRIPTION

The MT4259MN is a randomly accessed solid-state memory containing 262,144 bits organized in a x4 configuration. The 16 address bits are entered 8 bits at a time using  $\overline{RAS}$  to latch the first 8 bits and  $\overline{CAS}$  the latter 8 bits. If the

$\overline{WE}$  pin goes low prior to  $\overline{CAS}$  going low, the output pin remains open until the next  $\overline{CAS}$  cycle.

By holding  $\overline{RAS}$  low,  $\overline{CAS}$  may be toggled to execute several faster READ or WRITE cycles within the  $\overline{RAS}$  address defined PAGE boundary. Returning  $\overline{RAS}$  high terminates the memory cycle and decreases chip current to a reduced standby level. Also the chip is preconditioned for the next cycle during the  $\overline{RAS}$  high-time. Memory cell data is retained in its correct state by maintaining power and executing a  $\overline{RAS}$  (Refresh) cycle so that all 256 combinations of  $\overline{RAS}$  addresses are executed at least every 4 msec (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

## FUNCTIONAL BLOCK DIAGRAM



## FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Operating Temperature, T <sub>A</sub> (Ambient) .....	0°C to +70°C
Storage Temperature .....	-55°C to +150°C
Power Dissipation .....	4 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C) (V<sub>CC</sub> = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1
<b>INPUT LEAKAGE</b> Input leakage current, any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts	I <sub>I</sub>	-40	40	μA	
<b>OUTPUT LEAKAGE</b> Output leakage current (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-40	40	μA	
<b>OUTPUT LEVELS</b> Output High (Logic 1) voltage (I <sub>OUT</sub> = -5mA) Output Low (Logic 0) voltage (I <sub>OUT</sub> = 5mA)	V <sub>OH</sub> V <sub>OL</sub>	2.4	0.4	V V	1

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels ( $\overline{RAS}$ = $\overline{CAS}$ = V <sub>IH</sub> after 8 $\overline{RAS}$ cycles)	I <sub>CC1</sub>	20	20	20	20	mA	
OPERATING CURRENT ( $\overline{RAS}$ and $\overline{CAS}$ = Cycling; t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC2</sub>	260	220	220	180	mA	2
OPERATING CURRENT: PAGE MODE ( $\overline{RAS}$ = V <sub>IL</sub> , $\overline{CAS}$ = Cycling; t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC3</sub>	260	220	220	180	mA	2
REFRESH CURRENT: $\overline{RAS}$ ONLY ( $\overline{RAS}$ = Cycling; $\overline{CAS}$ = V <sub>IH</sub> ; t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC4</sub>	220	160	160	140	mA	2
REFRESH CURRENT: $\overline{CAS}$ -before- $\overline{RAS}$ ( $\overline{RAS}$ and $\overline{CAS}$ = cycling, t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC5</sub>	260	220	220	180	mA	2,19

### CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> )	C <sub>I1</sub>		20	pF	17
Input Capacitance $\overline{RAS}$ , $\overline{CAS}$ , WE	C <sub>I2</sub>		32	pF	17
Output Capacitance D <sub>OUT</sub> , D <sub>IN</sub>	C <sub>O</sub>		7	pF	17

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 3, 4, 5, 10, 11, 17, 18) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ) ( $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	$t_{RC}$	150		195		230		260		ns	6, 7
PAGE-MODE cycle time	$t_{PC}$	75		90		100		120		ns	6, 7
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		80		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		40		50		60		75	ns	7, 9
RAS pulse width	$t_{RAS}$	80	10,000	100	10,000	120	10,000	150	10,000	ns	
RAS hold time	$t_{RSH}$	40		50		60		75		ns	
RAS precharge time	$t_{RP}$	60		80		90		100		ns	
CAS pulse width	$t_{CAS}$	40	10,000	60	10,000	60	10,000	75	10,000	ns	
CAS hold time	$t_{CSH}$	80		110		120		150		ns	
CAS precharge time	$t_{CPN}$	20		25		25		30		ns	18
CAS precharge time (PAGE-MODE)	$t_{CP}$	25		30		30		35		ns	
RAS to CAS delay time	$t_{RCD}$	20	40	25	50	25	60	25	75	ns	13
CAS to RAS set-up time	$t_{CRP}$	10		15		20		20		ns	
Row address set-up time	$t_{ASR}$	0		0		0		0		ns	
Row address hold time	$t_{RAH}$	15		15		15		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		0		ns	
Column address hold time	$t_{CAH}$	15		20		20		25		ns	
Column address hold time referenced to RAS	$t_{AR}$	50		70		80		100		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0		0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	$t_{RRH}$	0		0		0		0		ns	
Output buffer turn-off delay	$t_{OFF}$	0	25	0	30	0	30	0	35	ns	12
WE command set-up time	$t_{WCS}$	0		0		0		0		ns	
WRITE command hold time	$t_{WCH}$	15		35		40		45		ns	
WRITE command hold time referenced to RAS	$t_{WCR}$	35		85		100		120		ns	
WRITE command pulse width	$t_{WP}$	15		35		40		45		ns	
WRITE command to RAS lead time	$t_{RWL}$	35		35		40		45		ns	
WRITE command to CAS lead time	$t_{CWL}$	35		35		40		45		ns	
Data-in set-up time	$t_{DS}$	0		0		0		0		ns	15
Data-in hold time	$t_{DH}$	15		35		40		45		ns	15
Data-in hold time referenced to RAS	$t_{DHR}$	35		85		100		120		ns	
Transition time (rise or fall)	$t_T$	3	100	3	100	3	100	3	100	ns	5, 16
Refresh Period (256 cycles)	$t_{REF}$		4		4		4		4	ms	
CAS set-up time (CAS-before-RAS refresh)	$t_{CSR}$	10		10		10		10		ns	19
CAS hold time (CAS-before-RAS refresh)	$t_{CHR}$	15		20		25		30		ns	19


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume  $t_T = 5ns$ .
5.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^\circ C \leq T_A \leq 70^\circ C$ ) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that  $t_{RCD} < t_{RCD}(\max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
9. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
10. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
11. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
12.  $t_{OFF}(\max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
13. Operation within the  $t_{RCD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
14.  $t_{RCH}$  is referenced to the first rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ .
15. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
17. Capacitance calculated from the equation  $C = \frac{I_{AT}}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ . This parameter is sampled.
18. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CP}$ . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case set  $\overline{WE} = LOW$ .

## READ CYCLE



## EARLY-WRITE CYCLE




 DON'T CARE







**RAS ONLY REFRESH CYCLE**  
(ADDR = A<sub>0</sub> - A<sub>7</sub>; A<sub>8</sub> and  $\overline{WE}$  = DON'T CARE.)



**CAS-BEFORE-RAS REFRESH CYCLE**  
(A<sub>0</sub> - A<sub>8</sub>  $\overline{WE}$ ,  $\overline{OE}$  = DON'T CARE.)




**HIDDEN REFRESH CYCLE**  
( $\overline{WE}$  = HIGH)



**ORDER INFORMATION**

256K x 4, 150ns access, Leaded SIP



The Micron 256K x 4 DRAM module is functionally equivalent to other manufacturers' product meeting JEDEC standards. It is manufactured and quality controlled in

Micron's modern Boise, Idaho USA facility using the NMOS double-poly process. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality. Functionality is consistently assured over a wider power supply range, temperature and refresh than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality.



# DRAM MODULES

# 256K x 5 DRAM

## FEATURES

- Industry standard pin-out in a 24-pin single-in-line memory module
- Low profile (0.415 inch, typical)
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL compatible
- Low power, 75mW standby, 750mW active, typical
- On-board power supply decoupling capacitors (0.2µf) for low noise
- Refresh modes:  $\overline{RAS}$  only,  $\overline{CAS}$  before  $\overline{RAS}$ , and Hidden
- 256 cycle refresh distributed across 4ms
- Optional Page Mode access cycle


## OPTIONS

- Timing
  - 80ns access
  - 100ns access
  - 120ns access
  - 150ns access
- Organization
  - 256K x 5

## MARKING

- Timing
  - 80ns access -8
  - 100ns access -10
  - 120ns access -12
  - 150ns access -15
- Organization
  - 256K x 5 MT85259
- Packages: Leaded 24-pin SIP MN

## PIN ASSIGNMENT (Top View)



DRAM MODULES

A0-A8	Address Inputs	$\overline{CAS}$	Column Address Strobe
D1 - D5	Data-In	Q1 - Q5	Data-Out
$\overline{RAS}$	Row Address Strobe	$\overline{W}$	Write Enable
VDD	Power (+5V)	VSS	Ground


## GENERAL DESCRIPTION

The MT85259MN is a randomly accessed solid-state memory containing 262,144 bits organized in a x5 configuration. The 16 address bits are entered 8 bits at a time using  $\overline{RAS}$  to latch the first 8 bits and  $\overline{CAS}$  the latter 8 bits. If the

$\overline{WE}$  pin goes low prior to  $\overline{CAS}$  going low, the output pin remains open until the next  $\overline{CAS}$  cycle.

By holding  $\overline{RAS}$  low,  $\overline{CAS}$  may be toggled to execute several faster READ or WRITE cycles within the  $\overline{RAS}$  address defined PAGE boundary. Returning  $\overline{RAS}$  high terminates the memory cycle and decreases chip current to a reduced standby level. Also the chip is preconditioned for the next cycle during the  $\overline{RAS}$  high-time. Memory cell data is retained in its correct state by maintaining power and executing a  $\overline{RAS}$  (Refresh) cycle so that all 256 combinations of  $\overline{RAS}$  addresses are executed at least every 4 msec (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL TRUTH TABLE

Function	R $\overline{\text{AS}}$	C $\overline{\text{AS}}$	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
R $\overline{\text{AS}}$ ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
C $\overline{\text{AS}}$ -BEFORE- R $\overline{\text{AS}}$ REFRESH	H→L	L	H	X	X	High Impedance

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Operating Temperature, T <sub>A</sub> (Ambient) .....	0°C to +70°C
Storage Temperature .....	-55°C to +150°C
Power Dissipation .....	5 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C) (V<sub>CC</sub> = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1
<b>INPUT LEAKAGE</b> Input leakage current, any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts	I <sub>I</sub>	-50	50	μA	
<b>OUTPUT LEAKAGE</b> Output leakage current (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-50	50	μA	
<b>OUTPUT LEVELS</b> Output High (Logic 1) voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low (Logic 0) voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles)	I <sub>CC1</sub>	25	25	25	25	mA	
OPERATING CURRENT ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling: t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC2</sub>	325	275	275	225	mA	2
OPERATING CURRENT: PAGE MODE ( $\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ = Cycling: t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC3</sub>	325	275	275	225	mA	2
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ( $\overline{\text{RAS}}$ = Cycling: $\overline{\text{CAS}} = V_{IH}$ : t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC4</sub>	275	200	200	175	mA	2
REFRESH CURRENT: $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = cycling, t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC5</sub>	325	275	275	225	mA	2,19

### CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> )	C <sub>I1</sub>		25	pF	17
Input Capacitance $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	C <sub>I2</sub>		40	pF	17
Output Capacitance D <sub>OUT</sub> , D <sub>IN</sub>	C <sub>O</sub>		7	pF	17

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 10, 11, 17, 18) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ) ( $V_{CC} = 5.0\text{V} \pm 10\%$ )


A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	$t_{RC}$	150		195		230		260		ns	6, 7
PAGE-MODE cycle time	$t_{PC}$	75		90		100		120		ns	6, 7
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		80		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		40		50		60		75	ns	7, 9
RAS pulse width	$t_{RAS}$	80	10,000	100	10,000	120	10,000	150	10,000	ns	
RAS hold time	$t_{RSH}$	40		50		60		75		ns	
RAS precharge time	$t_{RP}$	60		80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	40	10,000	60	10,000	60	10,000	75	10,000	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	80		110		120		150		ns	
$\overline{\text{CAS}}$ precharge time	$t_{CPN}$	20		25		25		30		ns	18
$\overline{\text{CAS}}$ precharge time (PAGE-MODE)	$t_{CP}$	25		30		30		35		ns	
RAS to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	20	40	25	50	25	60	25	75	ns	13
$\overline{\text{CAS}}$ to RAS set-up time	$t_{CRP}$	10		15		20		20		ns	
Row address set-up time	$t_{ASR}$	0		0		0		0		ns	
Row address hold time	$t_{RAH}$	15		15		15		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		0		ns	
Column address hold time	$t_{CAH}$	15		20		20		25		ns	
Column address hold time referenced to RAS	$t_{AR}$	50		70		80		100		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0		0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	$t_{RRH}$	0		0		0		0		ns	
Output buffer turn-off delay	$t_{OFF}$	0	25	0	30	0	30	0	35	ns	12
$\overline{\text{WE}}$ command set-up time	$t_{WCS}$	0		0		0		0		ns	
WRITE command hold time	$t_{WCH}$	15		35		40		45		ns	
WRITE command hold time referenced to RAS	$t_{WCR}$	35		85		100		120		ns	
WRITE command pulse width	$t_{WP}$	15		35		40		45		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$	35		35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	35		35		40		45		ns	
Data-in set-up time	$t_{DS}$	0		0		0		0		ns	15
Data-in hold time	$t_{DH}$	15		35		40		45		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	$t_{DHR}$	35		85		100		120		ns	
Transition time (rise or fall)	$t_T$	3	100	3	100	3	100	3	100	ns	5, 16
Refresh Period (256 cycles)	$t_{REF}$		4		4		4		4	ms	
$\overline{\text{CAS}}$ set-up time (CAS-before-RAS refresh)	$t_{CSR}$	10		10		10		10		ns	19
$\overline{\text{CAS}}$ hold time (CAS-before-RAS refresh)	$t_{CHR}$	15		20		25		30		ns	19

## NOTES


1. All voltages referenced to  $V_{SS}$ .
2.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume  $t_T = 5ns$ .
5.  $V_{IH\ min}$  and  $V_{IL\ max}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^\circ C \leq T_A \leq 70^\circ C$ ) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that  $t_{RCD} < t_{RCD\ (max)}$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
9. Assumes that  $t_{RCD} \geq t_{RCD\ (max)}$ .
10. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
11. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
12.  $t_{OFF\ (max)}$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
13. Operation within the  $t_{RCD\ (max)}$  limit ensures that  $t_{RAC\ (max)}$  can be met.  $t_{RCD\ (max)}$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD\ (max)}$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
14.  $t_{RCH}$  is referenced to the first rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ .
15. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
17. Capacitance calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ . This parameter is sampled.
18. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CP}$ . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case set  $\overline{WE} = LOW$ .




## READ CYCLE




## EARLY-WRITE CYCLE




 DON'T CARE

PAGE-MODE READ CYCLE




PAGE-MODE EARLY-WRITE CYCLE




▨ DON'T CARE


### $\overline{\text{RAS}}$ ONLY REFRESH CYCLE (ADDR = A<sub>0</sub> - A<sub>7</sub>; A<sub>8</sub> and $\overline{\text{WE}}$ = DON'T CARE.)



### CAS-BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE (A<sub>0</sub> - A<sub>8</sub> $\overline{\text{WE}}$ , $\overline{\text{OE}}$ = DON'T CARE.)




### HIDDEN REFRESH CYCLE ( $\overline{\text{WE}}$ = HIGH)



## ORDER INFORMATION

256K x 5, 120ns access, Leaded SIP



The Micron 256K x 5 DRAM module is functionally equivalent to other manufacturers' product meeting JEDEC standards. It is manufactured and quality controlled in

Micron's modern Boise, Idaho USA facility using the NMOS double-poly process. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality. Functionality is consistently assured over a wider power supply range, temperature and refresh than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality.



# DRAM MODULES

# 256K x 8 DRAM

## FEATURES

- Industry standard pin-out in a 30-pin single-in-line package
- Low profile, double-side mount (0.45 in)
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL compatible
- Low power, 135mW standby, 1350mW active, typical
- On-board power supply decoupling capacitors (0.2µf) for low noise
- Refresh modes:  $\overline{RAS}$  only,  $\overline{CAS}$  before  $\overline{RAS}$ , and Hidden
- 256 cycle refresh distributed across 4ms
- Optional Page Mode access cycle

## OPTIONS

- Timing
  - 80ns access
  - 100ns access
  - 120ns access
  - 150ns access
- Organization
  - 256K x 8
- Packages: Leaded 30-pin SIP (low profile)

## MARKING


-8  
-10  
-12  
-15  
  
MT8259  
  
DMN

A0-A8	Address Inputs	$\overline{CAS}$	Column Address Strobe
DQ1 - DQ8	Data-In/Data-Out	D9	Data-In
$\overline{PRD}$	Presence Detect	Q9	Data-Out
$\overline{RAS}$	Row Address Strobe	$\overline{W}$	Write Enable
Vcc	Power (+5V)	Vss	Ground

## GENERAL DESCRIPTION

The MT8259DMN is a randomly accessed solid-state memory containing 262,144 bits organized in a x8 configuration. The 18 address bits are entered 9 bits at a time using  $\overline{RAS}$  to latch the first 9 bits and  $\overline{CAS}$  the latter 9 bits. If the

## PIN ASSIGNMENT (Top View)




DRAM MODULES

$\overline{WE}$  pin goes low prior to  $\overline{CAS}$  going low, the output pin remains open until the next  $\overline{CAS}$  cycle.

By holding  $\overline{RAS}$  low,  $\overline{CAS}$  may be toggled to execute several faster READ or WRITE cycles within the  $\overline{RAS}$  address defined PAGE boundary. Returning  $\overline{RAS}$  high terminates the memory cycle and decreases chip current to a reduced standby level. Also the chip is preconditioned for the next cycle during the  $\overline{RAS}$  high-time. Memory cell data is retained in its correct state by maintaining power and executing a  $\overline{RAS}$  (Refresh) cycle so that all 256 combinations of  $\overline{RAS}$  addresses are executed at least every 4 msec (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

## FUNCTIONAL BLOCK DIAGRAM



## FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Operating Temperature, T <sub>A</sub> (Ambient) .....	0°C to +70°C
Storage Temperature .....	-55°C to +150°C
Power Dissipation .....	8 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C) (V<sub>CC</sub> = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts	I <sub>I</sub>	-80	80	μA	
OUTPUT LEAKAGE Output leakage current (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-80	80	μA	
OUTPUT LEVELS Output High (Logic 1) voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low (Logic 0) voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels ( $\overline{RAS}$ = $\overline{CAS}$ = V <sub>IH</sub> after 8 $\overline{RAS}$ cycles)	I <sub>CC1</sub>	40	40	40	40	mA	
OPERATING CURRENT ( $\overline{RAS}$ and $\overline{CAS}$ = Cycling: t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC2</sub>	500	440	440	360	mA	2
OPERATING CURRENT: PAGE MODE ( $\overline{RAS}$ = V <sub>IL</sub> , $\overline{CAS}$ = Cycling: t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC3</sub>	520	440	440	360	mA	2
REFRESH CURRENT: $\overline{RAS}$ ONLY ( $\overline{RAS}$ = Cycling: $\overline{CAS}$ = V <sub>IH</sub> : t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC4</sub>	440	320	320	280	mA	2
REFRESH CURRENT: $\overline{CAS}$ -before- $\overline{RAS}$ ( $\overline{RAS}$ and $\overline{CAS}$ = cycling, t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC5</sub>	520	440	440	360	mA	2,19

### CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> )	C <sub>I1</sub>		40	pF	17
Input Capacitance $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$	C <sub>I2</sub>		64	pF	17
Output Capacitance D <sub>OUT</sub> , D <sub>IN</sub>	C <sub>O</sub>		12	pF	17



## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 3, 4, 5, 10, 11, 17, 18) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ) ( $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	$t_{RC}$	150		195		230		260		ns	6, 7
PAGE-MODE cycle time	$t_{PC}$	75		90		100		120		ns	6, 7
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		80		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		40		50		60		75	ns	7, 9
RAS pulse width	$t_{RAS}$	80	10,000	100	10,000	120	10,000	150	10,000	ns	
RAS hold time	$t_{RSH}$	40		50		60		75		ns	
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	60		80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	40	10,000	60	10,000	60	10,000	75	10,000	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	80		110		120		150		ns	
$\overline{\text{CAS}}$ precharge time	$t_{CPN}$	20		25		25		30		ns	18
$\overline{\text{CAS}}$ precharge time (PAGE-MODE)	$t_{CP}$	25		30		30		35		ns	
RAS to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	20	40	25	50	25	60	25	75	ns	13
$\overline{\text{CAS}}$ to RAS set-up time	$t_{CRP}$	10		15		20		20		ns	
Row address set-up time	$t_{ASR}$	0		0		0		0		ns	
Row address hold time	$t_{RAH}$	15		15		15		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		0		ns	
Column address hold time	$t_{CAH}$	15		20		20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	$t_{AR}$	50		70		80		100		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0		0		0		0		ns	14
READ command hold time referenced to RAS	$t_{RRH}$	0		0		0		0		ns	
Output buffer turn-off delay	$t_{OFF}$	0	25	0	30	0	30	0	35	ns	12
$\overline{\text{WE}}$ command set-up time	$t_{WCS}$	0		0		0		0		ns	16
WRITE command hold time	$t_{WCH}$	15		35		40		45		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	$t_{WCR}$	35		85		100		120		ns	
WRITE command pulse width	$t_{WP}$	15		35		40		45		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$	35		35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	35		35		40		45		ns	
Data-in set-up time	$t_{DS}$	0		0		0		0		ns	15
Data-in hold time	$t_{DH}$	15		35		40		45		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	$t_{DHR}$	35		85		100		120		ns	
Transition time (rise or fall)	$t_T$	3	100	3	100	3	100	3	100	ns	5, 16
Refresh Period (256 cycles)	$t_{REF}$		4		4		4		4	ms	
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t_{CSR}$	10		10		10		10		ns	19
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t_{CHR}$	15		20		25		30		ns	19


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume  $t_T = 5$ ns.
5.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that  $t_{RCD} < t_{RCD}(\text{max})$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
9. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
10. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
11. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
12.  $t_{OFF}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
13. Operation within the  $t_{RCD}(\text{max})$  limit ensures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
14.  $t_{RCH}$  is referenced to the first rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ .
15. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
17. Capacitance calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3$ V and  $V_{CC} = 5$ V. This parameter is sampled.
18. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CP}$ . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case set  $\overline{WE} = \text{LOW}$ .

READ CYCLE




EARLY-WRITE CYCLE




DON'T CARE

PAGE-MODE READ CYCLE




PAGE-MODE EARLY-WRITE CYCLE




DON'T CARE


**RAS-BEFORE-CAS REFRESH CYCLE**  
(ADDR = A<sub>0</sub> - A<sub>7</sub>; A<sub>8</sub> and WE = DON'T CARE.)



**CAS-BEFORE-RAS REFRESH CYCLE**  
(A<sub>0</sub> - A<sub>8</sub> WE, OE = DON'T CARE.)




**HIDDEN REFRESH CYCLE**  
(WE = HIGH)



**ORDER INFORMATION**

256K x 8, 150ns access, Leaded SIP



The Micron 256K x 8 DRAM module is functionally equivalent to other manufacturers' product meeting JEDEC standards. It is manufactured and quality controlled in

Micron's modern Boise, Idaho USA facility using the NMOS double-poly process. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality. Functionality is consistently assured over a wider power supply range, temperature and refresh than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality.



# DRAM MODULES

# 256K x 8 DRAM

## FEATURES

- Industry standard pin-out in a 30-pin single-in-line memory module
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL compatible
- Low power, 120mW standby, 1200mW active, typical
- On-board power supply decoupling capacitors (0.2µf) for low noise
- Refresh modes:  $\overline{RAS}$  only,  $\overline{CAS}$  before  $\overline{RAS}$ , and Hidden
- 256 cycle refresh distributed across 4ms
- Optional Page Mode access cycle


## OPTIONS

- Timing
  - 80ns access
  - 100ns access
  - 120ns access
  - 150ns access

## MARKING

- Organization 256K x 8 MT8259
- Packages: Leadless 30-pin SIMM M  
 Leaded 30-pin SIP MN

## PIN ASSIGNMENT (Top View)



DRAM MODULES

A0-A8	Address Inputs	$\overline{CAS}$	Column Address Strobe
DQ1 - DQ8	Data-In/Data-Out	D9	Data-In
PRD	Presence Detect	Q9	Data-Out
$\overline{RAS}$	Row Address Strobe	$\overline{W}$	Write Enable
Vcc	Power (+5V)	Vss	Ground

## GENERAL DESCRIPTION


The MT8259M/MN is a randomly accessed solid-state memory containing 262,144 bits organized in a x8 configuration. The 18 address bits are entered 9 bits at a time using  $\overline{RAS}$  to latch the first 9 bits and  $\overline{CAS}$  the latter 9 bits. If the

$\overline{WE}$  pin goes low prior to  $\overline{CAS}$  going low, the output pin remains open until the next  $\overline{CAS}$  cycle.

By holding  $\overline{RAS}$  low,  $\overline{CAS}$  may be toggled to execute several faster READ or WRITE cycles within the  $\overline{RAS}$  address defined PAGE boundary. Returning  $\overline{RAS}$  high terminates the memory cycle and decreases chip current to a reduced standby level. Also the chip is preconditioned for the next cycle during the  $\overline{RAS}$  high-time. Memory cell data is retained in its correct state by maintaining power and executing a  $\overline{RAS}$  (Refresh) cycle so that all 256 combinations of  $\overline{RAS}$  addresses are executed at least every 4 msec (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.



## FUNCTIONAL BLOCK DIAGRAM



## FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> ..... -1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub>(Ambient) ..... 0°C to +70°C  
 Storage Temperature ..... -55°C to +150°C  
 Power Dissipation ..... 8 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C) (V<sub>CC</sub> = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts	I <sub>I</sub>	-80	80	μA	
OUTPUT LEAKAGE Output leakage current (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-80	80	μA	
OUTPUT LEVELS Output High (Logic 1) voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low (Logic 0) voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels (R <sub>AS</sub> = C <sub>AS</sub> = V <sub>IH</sub> after 8 R <sub>AS</sub> cycles)	I <sub>CC1</sub>	40	40	40	40	mA	
OPERATING CURRENT (R <sub>AS</sub> and C <sub>AS</sub> = Cycling: t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC2</sub>	520	440	440	360	mA	2
OPERATING CURRENT: PAGE MODE (R <sub>AS</sub> = V <sub>IL</sub> , C <sub>AS</sub> = Cycling: t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC3</sub>	520	440	440	360	mA	2
REFRESH CURRENT: R <sub>AS</sub> ONLY (R <sub>AS</sub> = Cycling: C <sub>AS</sub> = V <sub>IH</sub> : t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC4</sub>	440	320	320	280	mA	2
REFRESH CURRENT: C <sub>AS</sub> -before-R <sub>AS</sub> (R <sub>AS</sub> and C <sub>AS</sub> = cycling, t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC5</sub>	520	440	440	360	mA	2,19

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> )	C <sub>I1</sub>		40	pF	17
Input Capacitance R <sub>AS</sub> , C <sub>AS</sub> , W <sub>E</sub>	C <sub>I2</sub>		64	pF	17
Output Capacitance D <sub>OUT</sub> , D <sub>IN</sub>	C <sub>O</sub>		12	pF	17

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 10, 11, 17, 18) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ) ( $V_{CC} = 5.0\text{V} \pm 10\%$ )


A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	$t_{RC}$	150		195		230		260		ns	6, 7
PAGE-MODE cycle time	$t_{PC}$	75		90		100		120		ns	6, 7
Access time from RAS	$t_{RAC}$		80		100		120		150	ns	7, 8
Access time from CAS	$t_{CAC}$		40		50		60		75	ns	7, 9
RAS pulse width	$t_{RAS}$	80	10,000	100	10,000	120	10,000	150	10,000	ns	
RAS hold time	$t_{RSH}$	40		50		60		75		ns	
RAS precharge time	$t_{RP}$	60		80		90		100		ns	
CAS pulse width	$t_{CAS}$	40	10,000	60	10,000	60	10,000	75	10,000	ns	
CAS hold time	$t_{CSH}$	80		110		120		150		ns	
CAS precharge time	$t_{CPN}$	20		25		25		30		ns	18
CAS precharge time (PAGE-MODE)	$t_{CP}$	25		30		30		35		ns	
RAS to CAS delay time	$t_{RCD}$	20	40	25	50	25	60	25	75	ns	13
CAS to RAS set-up time	$t_{CRP}$	10		15		20		20		ns	
Row address set-up time	$t_{ASR}$	0		0		0		0		ns	
Row address hold time	$t_{RAH}$	15		15		15		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		0		ns	
Column address hold time	$t_{CAH}$	15		20		20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	$t_{AR}$	50		70		80		100		ns	
READ command hold time referenced to CAS	$t_{RCH}$	0		0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	$t_{RRH}$	0		0		0		0		ns	
Output buffer turn-off delay	$t_{OFF}$	0	25	0	30	0	30	0	35	ns	12
WE command set-up time	$t_{WCS}$	0		0		0		0		ns	
WRITE command hold time	$t_{WCH}$	15		35		40		45		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	$t_{WCR}$	35		85		100		120		ns	
WRITE command pulse width	$t_{WP}$	15		35		40		45		ns	
WRITE command to RAS lead time	$t_{RWL}$	35		35		40		45		ns	
WRITE command to CAS lead time	$t_{CWL}$	35		35		40		45		ns	
Data-in set-up time	$t_{DS}$	0		0		0		0		ns	15
Data-in hold time	$t_{DH}$	15		35		40		45		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	$t_{DHR}$	35		85		100		120		ns	
Transition time (rise or fall)	$t_T$	3	100	3	100	3	100	3	100	ns	5, 16
Refresh Period (256 cycles)	$t_{REF}$		4		4		4		4	ms	
CAS set-up time (CAS-before-RAS refresh)	$t_{CSR}$	10		10		10		10		ns	19
CAS hold time (CAS-before-RAS refresh)	$t_{CHR}$	15		20		25		30		ns	19

DRAM MODULES


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume  $t_T = 5ns$ .
5.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^\circ C \leq T_A \leq 70^\circ C$ ) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that  $t_{RCD} < t_{RCD}(\max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
9. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
10. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
11. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
12.  $t_{OFF}(\max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
13. Operation within the  $t_{RCD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
14.  $t_{RCH}$  is referenced to the first rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ .
15. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
17. Capacitance calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ . This parameter is sampled.
18. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CP}$ . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case set  $\overline{WE} = LOW$ .

## READ CYCLE




## EARLY-WRITE CYCLE




DON'T CARE




**RAS-BEFORE-CAS REFRESH CYCLE**  
 (ADDR = A<sub>0</sub> - A<sub>7</sub>; A<sub>8</sub> and  $\overline{WE}$  = DON'T CARE.)



**CAS-BEFORE-RAS REFRESH CYCLE**  
 (A<sub>0</sub> - A<sub>8</sub>  $\overline{WE}$ ,  $\overline{OE}$  = DON'T CARE.)




**HIDDEN REFRESH CYCLE**  
 ( $\overline{WE}$  = HIGH)



**ORDER INFORMATION**

256K x 8, 120ns access, Leaded SIP



The Micron 256K x 8 DRAM module is functionally equivalent to other manufacturers' product meeting JEDEC standards. It is manufactured and quality controlled in

Micron's modern Boise, Idaho USA facility using the NMOS double-poly process. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality. Functionality is consistently assured over a wider power supply range, temperature and refresh than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality.





# DRAM MODULES

# 256K x 9 DRAM

## FEATURES

- Industry standard pin-out in a 30-pin single-in-line package (SIP)
- Low profile, double-side mount (0.45 in)
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL compatible.
- Low power, 135mW standby, 1350mW active, typical
- On-board power supply decoupling capacitors (0.2µf) for low noise
- Refresh modes:  $\overline{RAS}$  only,  $\overline{CAS}$  before  $\overline{RAS}$ , and Hidden
- 256 cycle refresh distributed across 4ms
- Optional Page Mode access cycle


## OPTIONS

- Timing
  - 80ns access
  - 100ns access
  - 120ns access
  - 150ns access
- Organization
  - 256K x 9

## MARKING

	-8
	-10
	-12
	-15
• Organization 256K x 9	MT9259
• Packages: Leaded 30-pin SIP (low profile)	DMN

## PIN ASSIGNMENT (Top View)



A0-A8	Address Inputs	$\overline{CAS}$ , $\overline{CAS9}$	Column Address Strobe
DQ1 - DQ8	Data-In/Data-Out	D9	Data-In
$\overline{PRD}$	Presence Detect	Q9	Data-Out
$\overline{RAS}$	Row Address Strobe	$\overline{W}$	Write Enable
Vcc	Power (+5V)	Vss	Ground


## GENERAL DESCRIPTION

The MT9259DMN is a randomly accessed solid-state memory containing 262,144 bits organized in a x9 configuration. The 18 address bits are entered 9 bits at a time using  $\overline{RAS}$  to latch the first 9 bits and  $\overline{CAS}$  the latter 9 bits. If the

$\overline{WE}$  pin goes low prior to  $\overline{CAS}$  going low, the output pin remains open until the next  $\overline{CAS}$  cycle.

By holding  $\overline{RAS}$  low,  $\overline{CAS}$  may be toggled to execute several faster READ or WRITE cycles within the  $\overline{RAS}$  address defined PAGE boundary. Returning  $\overline{RAS}$  high terminates the memory cycle and decreases chip current to a reduced standby level. Also the chip is preconditioned for the next cycle during the  $\overline{RAS}$  high-time. Memory cell data is retained in its correct state by maintaining power and executing a  $\overline{RAS}$  (Refresh) cycle so that all 256 combinations of  $\overline{RAS}$  addresses are executed at least every 4 msec (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

## FUNCTIONAL BLOCK DIAGRAM



## FUNCTIONAL TRUTH TABLE

Function	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
$\overline{\text{RAS}}$ ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH	H→L	L	H	X	X	High Impedance

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Operating Temperature, T <sub>A</sub> (Ambient) .....	0°C to +70°C
Storage Temperature .....	-55°C to +150°C
Power Dissipation .....	9 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C) (V<sub>CC</sub> = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts	I <sub>I</sub>	-90	90	μA	
OUTPUT LEAKAGE Output leakage current (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-90	90	μA	
OUTPUT LEVELS Output High (Logic 1) voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low (Logic 0) voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels ( $\overline{RAS}$ = $\overline{CAS}$ = V <sub>IH</sub> after 8 $\overline{RAS}$ cycles)	I <sub>CC1</sub>	45	45	45	45	mA	
OPERATING CURRENT ( $\overline{RAS}$ and $\overline{CAS}$ = Cycling: t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC2</sub>	585	495	495	405	mA	2
OPERATING CURRENT: PAGE MODE ( $\overline{RAS}$ = V <sub>IL</sub> , $\overline{CAS}$ = Cycling: t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC3</sub>	585	495	495	405	mA	2
REFRESH CURRENT: $\overline{RAS}$ ONLY ( $\overline{RAS}$ = Cycling: $\overline{CAS}$ = V <sub>IH</sub> : t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC4</sub>	495	360	360	315	mA	2
REFRESH CURRENT: $\overline{CAS}$ -before- $\overline{RAS}$ ( $\overline{RAS}$ and $\overline{CAS}$ = cycling, t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC5</sub>	585	495	495	405	mA	2, 19

### CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> )	C <sub>I1</sub>		45	pF	17
Input Capacitance $\overline{RAS}$ , $\overline{CAS}$ , WE	C <sub>I2</sub>		72	pF	17
Output Capacitance D <sub>OUT</sub> , D <sub>IN</sub>	C <sub>O</sub>		12	pF	17

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 10, 11, 17, 18) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ) ( $V_{CC} = 5.0\text{V} \pm 10\%$ )


A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	$t_{RC}$	150		195		230		260		ns	6, 7
PAGE-MODE cycle time	$t_{PC}$	75		90		100		120		ns	6, 7
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		80		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		40		50		60		75	ns	7, 9
RAS pulse width	$t_{RAS}$	80	10,000	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	40		50		60		75		ns	
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	60		80		90		100		ns	
CAS pulse width	$t_{CAS}$	40	10,000	60	10,000	60	10,000	75	10,000	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	80		110		120		150		ns	
$\overline{\text{CAS}}$ precharge time	$t_{CPN}$	20		25		25		30		ns	18
CAS precharge time (PAGE-MODE)	$t_{CP}$	25		30		30		35		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	20	40	25	50	25	60	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ set-up time	$t_{CRP}$	10		15		20		20		ns	
Row address set-up time	$t_{ASR}$	0		0		0		0		ns	
Row address hold time	$t_{RAH}$	15		15		15		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		0		ns	
Column address hold time	$t_{CAH}$	15		20		20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	$t_{AR}$	50		70		80		100		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0		0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	$t_{RRH}$	0		0		0		0		ns	
Output buffer turn-off delay	$t_{OFF}$	0	25	0	30	0	30	0	35	ns	12
$\overline{\text{WE}}$ command set-up time	$t_{WCS}$	0		0		0		0		ns	
WRITE command hold time	$t_{WCH}$	15		35		40		45		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	$t_{WCR}$	35		85		100		120		ns	
WRITE command pulse width	$t_{WP}$	15		35		40		45		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$	35		35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	35		35		40		45		ns	
Data-in set-up time	$t_{DS}$	0		0		0		0		ns	15
Data-in hold time	$t_{DH}$	15		35		40		45		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	$t_{DHR}$	35		85		100		120		ns	
Transition time (rise or fall)	$t_T$	3	100	3	100	3	100	3	100	ns	5, 16
Refresh Period (256 cycles)	$t_{REF}$		4		4		4		4	ms	
$\overline{\text{CAS}}$ set-up time (CAS-before-RAS refresh)	$t_{CSR}$	10		10		10		10		ns	19
$\overline{\text{CAS}}$ hold time (CAS-before-RAS refresh)	$t_{CHR}$	15		20		25		30		ns	19

DRAM MODULES


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume  $t_T = 5ns$ .
5.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^\circ C \leq T_A \leq 70^\circ C$ ) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that  $t_{RCD} < t_{RCD}(\max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
9. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
10. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
11. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
12.  $t_{OFF}(\max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
13. Operation within the  $t_{RCD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
14.  $t_{RCH}$  is referenced to the first rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ .
15. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
17. Capacitance calculated from the equation  $C = \frac{I_{\Delta t}}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ . This parameter is sampled.
18. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CP}$ . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case set  $\overline{WE} = LOW$ .

READ CYCLE



EARLY-WRITE CYCLE




DON'T CARE







**RAS-BEFORE-CAS REFRESH CYCLE**  
 (ADDR = A<sub>0</sub> - A<sub>7</sub>; A<sub>8</sub> and  $\overline{WE}$  = DON'T CARE.)




**CAS-BEFORE-RAS REFRESH CYCLE**  
 (A<sub>0</sub> - A<sub>8</sub>  $\overline{WE}$ ,  $\overline{OE}$  = DON'T CARE.)




**HIDDEN REFRESH CYCLE**  
 ( $\overline{WE}$  = HIGH)



 DON'T CARE

**ORDER INFORMATION**

256K x 9, 150ns access, Leaded SIP



The Micron 256K x 9 DRAM module is functionally equivalent to other manufacturers' product meeting JEDEC standards. It is manufactured and quality controlled in

Micron's modern Boise, Idaho USA facility using the NMOS double-poly process. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality. Functionality is consistently assured over a wider power supply range, temperature and refresh than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality.



# DRAM MODULES

# 256K x 9 DRAM

## FEATURES

- Industry standard pin-out in a 30-pin single-in-line memory module
- Single 5V±10% power supply
- All inputs, outputs and clocks are fully TTL compatible
- Low power, 135mW standby, 1350mW active, typical
- On-board power supply decoupling capacitors (0.2µf) for low noise
- Refresh modes:  $\overline{RAS}$  only,  $\overline{CAS}$  before  $\overline{RAS}$ , and Hidden
- 256 cycle refresh distributed across 4ms
- Optional Page Mode access cycle

## OPTIONS

- Timing
  - 80ns access
  - 100ns access
  - 120ns access
  - 150ns access

- Organization  
256K x 9

- Packages: Leadless 30-pin SIMM M  
Leaded 30-pin SIP MN


## MARKING

MT9259

M  
MN

DRAM MODULES

## PIN ASSIGNMENT (Top View)



A0-A8	Address Inputs	$\overline{CAS}$ CAS9	Column Address Strobe
DQ1 - DQ8	Data-In/Data-Out	D9	Data-In
PRD	Presence Detect	Q9	Data-Out
$\overline{RAS}$	Row Address Strobe	$\overline{W}$	Write Enable
Vcc	Power (+5V)	Vss	Ground


## GENERAL DESCRIPTION

The MT9259M/MN is a randomly accessed solid-state memory containing 262,144 bits organized in a x9 configuration. The 18 address bits are entered 9 bits at a time using  $\overline{RAS}$  to latch the first 9 bits and  $\overline{CAS}$  the latter 9 bits. If the

$\overline{W}$  pin goes low prior to  $\overline{CAS}$  going low, the output pin remains open until the next  $\overline{CAS}$  cycle.

By holding  $\overline{RAS}$  low,  $\overline{CAS}$  may be toggled to execute several faster READ or WRITE cycles within the  $\overline{RAS}$  address defined PAGE boundary. Returning  $\overline{RAS}$  high terminates the memory cycle and decreases chip current to a reduced standby level. Also the chip is preconditioned for the next cycle during the  $\overline{RAS}$  high-time. Memory cell data is retained in its correct state by maintaining power and executing a  $\overline{RAS}$  (Refresh) cycle so that all 256 combinations of  $\overline{RAS}$  addresses are executed at least every 4 msec (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

## FUNCTIONAL BLOCK DIAGRAM



## FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> ..... -1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub>(Ambient) ..... 0°C to +70°C  
 Storage Temperature ..... -55°C to +150°C  
 Power Dissipation ..... 9 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C) (V<sub>CC</sub> = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts	I <sub>I</sub>	-90	90	μA	
OUTPUT LEAKAGE Output leakage current (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-90	90	μA	
OUTPUT LEVELS Output High (Logic 1) voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low (Logic 0) voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-8	-10	-12	-15		
STANDBY CURRENT: TTL input levels (R <sub>AS</sub> = C <sub>AS</sub> = V <sub>IH</sub> after 8 R <sub>AS</sub> cycles)	I <sub>CC1</sub>	45	45	45	45	mA	
OPERATING CURRENT (R <sub>AS</sub> and C <sub>AS</sub> = Cycling; t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC2</sub>	585	495	495	405	mA	2
OPERATING CURRENT: PAGE MODE (R <sub>AS</sub> = V <sub>IL</sub> , C <sub>AS</sub> = Cycling; t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC3</sub>	585	495	495	405	mA	2
REFRESH CURRENT: R <sub>AS</sub> ONLY (R <sub>AS</sub> = Cycling; C <sub>AS</sub> = V <sub>IH</sub> ; t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC4</sub>	495	360	360	315	mA	2
REFRESH CURRENT: C <sub>AS</sub> -before-R <sub>AS</sub> (R <sub>AS</sub> and C <sub>AS</sub> = cycling, t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC5</sub>	585	495	495	405	mA	2,19

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> )	C <sub>I1</sub>		45	pF	17
Input Capacitance R <sub>AS</sub> , C <sub>AS</sub> , WE	C <sub>I2</sub>		72	pF	17
Output Capacitance D <sub>OUT</sub> , D <sub>IN</sub>	C <sub>O</sub>		12	pF	17

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 10, 11, 17, 18) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ) ( $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-8		-10		-12		-15		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	$t_{RC}$	150		195		230		260		ns	6, 7
PAGE-MODE cycle time	$t_{PC}$	75		90		100		120		ns	6, 7
Access time from RAS	$t_{RAC}$		80		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		40		50		60		75	ns	7, 9
RAS pulse width	$t_{RAS}$	80	10,000	100	10,000	120	10,000	150	10,000	ns	
RAS hold time	$t_{RSH}$	40		50		60		75		ns	
RAS precharge time	$t_{RP}$	60		80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	40	10,000	60	10,000	60	10,000	75	10,000	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	80		110		120		150		ns	
$\overline{\text{CAS}}$ precharge time	$t_{CPN}$	20		25		25		30		ns	18
$\overline{\text{CAS}}$ precharge time (PAGE-MODE)	$t_{CP}$	25		30		30		35		ns	
RAS to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	20	40	25	50	25	60	25	75	ns	13
$\overline{\text{CAS}}$ to RAS set-up time	$t_{CRP}$	10		15		20		20		ns	
Row address set-up time	$t_{ASR}$	0	0	0	0	0	0	0	0	ns	
Row address hold time	$t_{RAH}$	15		15		15		15		ns	
Column address set-up time	$t_{ASC}$	0	0	0	0	0	0	0	0	ns	
Column address hold time	$t_{CAH}$	15		20		20		25		ns	
Column address hold time referenced to RAS	$t_{AR}$	50		70		80		100		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0		0		0		0		ns	14
READ command hold time referenced to RAS	$t_{RRH}$	0		0		0		0		ns	
Output buffer turn-off delay	$t_{OFF}$	0	25	0	30	0	30	0	35	ns	12
$\overline{\text{WE}}$ command set-up time	$t_{WCS}$	0		0		0		0		ns	
WRITE command hold time	$t_{WCH}$	15		35		40		45		ns	
WRITE command hold time referenced to RAS	$t_{WCR}$	35		85		100		120		ns	
WRITE command pulse width	$t_{WP}$	15		35		40		45		ns	
WRITE command to RAS lead time	$t_{RWL}$	35		35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	35		35		40		45		ns	
Data-in set-up time	$t_{DS}$	0	0	0	0	0	0	0	0	ns	15
Data-in hold time	$t_{DH}$	15		35		40		45		ns	15
Data-in hold time referenced to RAS	$t_{DHR}$	35		85		100		120		ns	
Transition time (rise or fall)	$t_T$	3	100	3	100	3	100	3	100	ns	5, 17
Refresh Period (256 cycles)	$t_{REF}$		4		4		4		4	ms	
$\overline{\text{CAS}}$ set-up time (CAS-before-RAS refresh)	$t_{CSR}$	10		10		10		10		ns	19
$\overline{\text{CAS}}$ hold time (CAS-before-RAS refresh)	$t_{CHR}$	15		20		25		30		ns	19

DRAM MODULES


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume  $t_T = 5$ ns.
5.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that  $t_{RCD} < t_{RCD}(\text{max})$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
9. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
10. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
11. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
12.  $t_{OFF}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
13. Operation within the  $t_{RCD}(\text{max})$  limit ensures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
14.  $t_{RCH}$  is referenced to the first rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ .
15. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
17. Capacitance calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3$ V and  $V_{CC} = 5$ V. This parameter is sampled.
18. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CP}$ . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case set  $\overline{WE} = \text{LOW}$ .







## PAGE-MODE READ CYCLE




## PAGE-MODE EARLY-WRITE CYCLE




 DON'T CARE


### RAS-BEFORE-CAS REFRESH CYCLE (ADDR = A<sub>0</sub> - A<sub>7</sub>; A<sub>8</sub> and $\overline{WE}$ = DON'T CARE.)




### CAS-BEFORE-RAS REFRESH CYCLE (A<sub>0</sub> - A<sub>8</sub> $\overline{WE}$ , $\overline{OE}$ = DON'T CARE.)




### HIDDEN REFRESH CYCLE ( $\overline{WE}$ = HIGH)



 DON'T CARE

**ORDER INFORMATION**

256K x 9, 100ns access, Leadless SIP



The Micron 256K x 9 DRAM module is functionally equivalent to other manufacturers' product meeting JEDEC standards. It is manufactured and quality controlled in

Micron's modern Boise, Idaho USA facility using the NMOS double-poly process. Micron's **QUALITY ASSURED** policy is to offer prompt, accurate and courteous service while assuring reliability and quality. Functionality is consistently assured over a wider power supply range, temperature and refresh than specified. Each unit receives accelerated burn-in and several hours of **AMBYX™** system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's **QUALITY ASSURED** policy is to offer prompt, accurate and courteous service while assuring reliability and quality.



# DRAM MODULES

# 256K x 36 DRAM

## PAGE MODE

### FEATURES

- Industry standard pin-out in a 72-pin single-in-line package.
- High performance CMOS silicon gate process.
- Single 5V±10% power supply.
- All inputs, outputs and clocks are fully TTL and CMOS compatible.
- Low power, 100mW standby, 2000mW active, typical.
- On-board power supply decoupling capacitors (0.2µf) for low noise.
- Refresh modes:  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$ , and Hidden.
- 512 cycle refresh distributed across 8ms.
- Optional Fast Page Mode.

### OPTIONS

- Timing

100ns access	-10
120ns access	-12
150ns access	-15

- Organization

256K x 36	MT8C3656
-----------	----------

- Packages: Leadless 72-pin SIMM M  
Leaded 72-pin SIP MN

A0-A8	Address Inputs	$\overline{\text{CAS0}} - \overline{\text{CAS3}}$	Column Address Strobe
DQ0-DQ35	Data-In/Data-Out	PRD0-PRD3	Presence Detect
$\overline{\text{W}}$	Write Enable	$\overline{\text{RAS0}}, \overline{\text{RAS2}}$	Row Address Strobe
NC	No Connection	V <sub>DD</sub>	Power (+5V)
Vss	Ground		

### GENERAL DESCRIPTION

The MT8C3656 is a randomly accessed solid-state memory containing 262,144 bits organized in a x36 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 18 address bits which are entered 9 bits (A0-A8) at a time.  $\overline{\text{RAS}}$  is used to latch the first 9 bits and  $\overline{\text{CAS}}$  the latter 9 bits. A READ or WRITE cycle is selected with the  $\overline{\text{WE}}$  input. A logic high on  $\overline{\text{WE}}$  dictates READ mode while a logic low on  $\overline{\text{WE}}$  dictates WRITE mode. During a WRITE cycle data in (D<sub>IN</sub>) is latched by the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever occurs last. If  $\overline{\text{WE}}$  goes low prior to  $\overline{\text{CAS}}$  going low, the output

### PIN ASSIGNMENT (Top View) MK

PIN #	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	Vcc	19	NC	37	DQ17	55	DQ12
2	DQ0	20	DQ4	38	DQ35	56	DQ30
3	DQ18	21	DQ22	39	Vss	57	DQ13
4	DQ1	22	DQ5	40	CAS0	58	DQ31
5	DQ19	23	DQ23	41	CAS2	59	Vcc
6	DQ2	24	DQ6	42	CAS3	60	DQ32
7	DQ20	25	DQ24	43	CAS1	61	DQ14
8	DQ3	26	DQ7	44	RAS0	62	DQ33
9	DQ21	27	DQ25	45	NC	63	DQ15
10	Vcc	28	A7	46	NC	64	DQ34
11	NC	29	NC	47	$\overline{\text{WE}}$	65	DQ16
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ9	67	PRD1
14	A2	32	NC	50	DQ27	68	PRD2
15	A3	33	NC	51	DQ10	69	PRD3
16	A4	34	RAS2	52	DQ28	70	PRD4
17	A5	35	DQ26	53	DQ11	71	NC
18	A6	36	DQ8	54	DQ29	72	Vss


pin(s) remain open (High Z) until the next  $\overline{\text{CAS}}$  cycle. If  $\overline{\text{WE}}$  goes low after data reaches the output pin(s), D<sub>OUT</sub> is activated and retains the selected cell data as long as  $\overline{\text{CAS}}$  remains low (regardless of WE or RAS). This late  $\overline{\text{WE}}$  pulse results in a READ-WRITE cycle.

Returning  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  high terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{\text{RAS}}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{\text{RAS}}$  cycle (READ, WRITE,  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ , or Hidden refresh) so that all 512 combinations of  $\overline{\text{RAS}}$  addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

PAGE MODE operations allows faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A8) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by  $\overline{\text{RAS}}$  followed by a column address strobed in by  $\overline{\text{CAS}}$ . By holding  $\overline{\text{RAS}}$  low,  $\overline{\text{CAS}}$  may be toggled strobing in different column addresses executing faster memory cycles. Returning  $\overline{\text{RAS}}$  high terminates the PAGE MODE operation.

DRAM MODULES

FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	Addresses			NOTES
				tR	tC		
Standby	H	H	H	X	X	High Impedance	
READ	L	L	H	ROW	COL	Data Out	
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In	
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out	
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In	
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance	
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out	
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance	

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> ..... -1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub>(Ambient) ..... 0°C to +70°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 12 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS**

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T<sub>A</sub> ≤ 70°C = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC1</sub>		720	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ( $\overline{\text{RAS}}$ = V <sub>IL</sub> , $\overline{\text{CAS}}$ = Cycling; t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC2</sub>		720	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V <sub>IH</sub> after 8 RAS cycles min.)	I <sub>CC3</sub>		55	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V <sub>CC</sub> - 0.2V after 8 RAS cycles min. All other inputs at V <sub>CC</sub> - 0.2V or V <sub>SS</sub> + 0.2V)	I <sub>CC4</sub>		28	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY (RAS = Cycling; $\overline{\text{CAS}}$ = V <sub>IH</sub> )	I <sub>CC5</sub>		500	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ (RAS and $\overline{\text{CAS}}$ = Cycling)	I <sub>CC6</sub>		500	mA	3, 5
INPUT LEAKAGE CURRENT (any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts) (For each package input)	I <sub>I</sub>	-10	10	μA	
OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> ) (For each package input)	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

**RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1



## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> )	C <sub>I1</sub>		60	pF	18
Input Capacitance ( $\overline{WE}$ )	C <sub>I2</sub>		84	pF	18
Input Capacitance (RAS <sub>0</sub> , RAS <sub>2</sub> )	C <sub>I3</sub>		42	pF	18
Input Capacitance ( $\overline{CAS}$ <sub>0</sub> , $\overline{CAS}$ <sub>1</sub> , $\overline{CAS}$ <sub>2</sub> , $\overline{CAS}$ <sub>3</sub> )	C <sub>I4</sub>		21	pF	18
Input Capacitance (DQ <sub>0</sub> - DQ <sub>35</sub> )	C <sub>I5</sub>		7	pF	18
Output Capacitance (DQ <sub>0</sub> - DQ <sub>35</sub> )	C <sub>O1</sub>		7	pF	18

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	<sup>t</sup> RC	190		220		260		ns	
PAGE-MODE READ or WRITE cycle time	<sup>t</sup> PC	90		100		120		ns	
Access time from RAS	<sup>t</sup> RAC		100		120		150	ns	14
Access time from $\overline{CAS}$	<sup>t</sup> CAC		50		60		75	ns	15
Access time from column address	<sup>t</sup> AA		50		60		75	ns	
Access time from $\overline{CAS}$ precharge	<sup>t</sup> CPA		50		65		75	ns	
RAS pulse width	<sup>t</sup> RAS	100	10,000	120	10,000	150	10,000	ns	
RAS pulse width (PAGE MODE)	<sup>t</sup> RASP	100	100,000	120	100,000	150	100,000	ns	
RAS hold time	<sup>t</sup> RSH	50		60		75		ns	
RAS precharge time	<sup>t</sup> RP	80		90		100		ns	
$\overline{CAS}$ pulse width	<sup>t</sup> CAS	50	10,000	60	10,000	75	10,000	ns	
$\overline{CAS}$ hold time	<sup>t</sup> CSH	100		120		150		ns	
$\overline{CAS}$ precharge time	<sup>t</sup> CPN	25		25		30		ns	16
$\overline{CAS}$ precharge time (PAGE MODE)	<sup>t</sup> CP	30		30		35		ns	
RAS to $\overline{CAS}$ delay time	<sup>t</sup> RCD	25	50	25	60	25	75	ns	17
$\overline{CAS}$ to RAS precharge time	<sup>t</sup> CRP	15		20		20		ns	
Row address set-up time	<sup>t</sup> ASR	0		0		0		ns	
Row address hold time	<sup>t</sup> RAH	15		15		15		ns	
RAS to column address delay time	<sup>t</sup> RAD	20	50	20	60	20	75	ns	18
Column address set-up time	<sup>t</sup> ASC	0		0		0		ns	
Column address hold time	<sup>t</sup> CAH	20		20		25		ns	
Column address hold time (referenced to RAS)	<sup>t</sup> AR	70		80		100		ns	
Column address to RAS lead time	<sup>t</sup> RAL	50		60		75		ns	
Read command set-up time	<sup>t</sup> RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{CAS}$ )	<sup>t</sup> RCH	0		0		0		ns	19
Read command hold time (referenced to RAS)	<sup>t</sup> RRH	0		0		0		ns	19

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
CAS to output in low-Z	$t_{CLZ}$	5		5		5		ns	
Output buffer turn-off delay	$t_{OFF}$	0	30	0	30	0	30	ns	20
WE command set-up time	$t_{WCS}$	0		0		0		ns	21
Write command hold time	$t_{WCH}$	35		40		45		ns	
Write command hold time (referenced to RAS)	$t_{WCR}$	85		100		120		ns	
Write command pulse width	$t_{WP}$	35		40		45		ns	
Write command to RAS lead time	$t_{RWL}$	35		40		45		ns	
Write command to CAS lead time	$t_{CWL}$	35		40		45		ns	
Data-in set-up time	$t_{DS}$	0		0		0		ns	22
Data-in hold time	$t_{DH}$	35		40		45		ns	22
Data-in hold time (referenced to RAS)	$t_{DHR}$	70		80		90		ns	
RAS to WE delay time	$t_{RWD}$	90		110		135		ns	21
Column address to WE delay time	$t_{AWD}$	50		60		70		ns	21
CAS to WE delay time	$t_{CWD}$	35		40		45		ns	21
Transition time (rise or fall)	$t_T$	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	$t_{REF}$		4		4		4	ms	
RAS to CAS Precharge time	$t_{RPC}$	0		0		0		ns	
CAS set-up time (CAS-before-RAS refresh)	$t_{CSR}$	10		10		10		ns	5
CAS hold time (CAS-before-RAS refresh)	$t_{CHR}$	20		25		30		ns	5


## NOTES

- All voltages referenced to Vss.
- This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
- Icc is dependent on cycle rates.
- Icc is dependent on output loading. Specified values are obtained the output open.
- Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
- An initial pause of 100 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
- AC characteristics assume  $t_T = 5ns$ .
- $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
- In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
- If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
- If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
- Measured with a load equivalent to 2 TTL gates and 100pF.
- Assumes that  $t_{RCD} < t_{RCD}(max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
- Assumes that  $t_{RCD} \geq t_{RCD}(max)$ .
- If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CPN}$ .
- Operation within the  $t_{RCD}(max)$  limit ensures that  $t_{RAC}(max)$  can be met.  $t_{RCD}(max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
- Operation within the  $t_{RAD}(max)$  limit ensures that  $t_{RCD}(max)$  can be met.  $t_{RAD}(max)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(max)$  limit, then access time is controlled exclusively by  $t_{AA}$ .
- Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
- $t_{OFF}(max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
- $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS}(min)$  the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{RWD} \geq t_{RWD}(min)$ ,  $t_{AWD} \geq t_{AWD}(min)$  and  $t_{CWD} \geq t_{CWD}(min)$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
- These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and  $\overline{WE}$  leading edge in late WRITE or READ-WRITE cycles.
- A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = LOW$ .

## READ CYCLE




## EARLY-WRITE CYCLE




 DON'T CARE  
 UNDEFINED




### RAS ONLY REFRESH CYCLE (A<sub>0</sub> - A<sub>8</sub> and $\overline{WE}$ = DON'T CARE.)



### CAS-BEFORE-RAS REFRESH CYCLE (A<sub>0</sub> - A<sub>8</sub> and $\overline{WE}$ = DON'T CARE.)




### HIDDEN REFRESH CYCLE ( $\overline{WE}$ = HIGH)



 DON'T CARE  
 UNDEFINED

## ORDER INFORMATION

256K x 36, 120ns access, Page Mode Access, SIMM



The Micron DRAM module family is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance CMOS and

NMOS silicon gate processes. They are functionally equivalent to other manufacturer's products meeting JEDEC standards. Several parameters are sampled; however, functionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AM-BYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality.

# DRAM MODULES

# 1MEG x 8 DRAM FAST PAGE MODE

## FEATURES

- Industry standard pin-out in a 30-pin single-in-line package.
- High performance CMOS silicon gate process.
- Single 5V±10% power supply.
- All inputs, outputs and clocks are fully TTL and CMOS compatible.
- Low power, 40mW standby, 1400mW active, typical.
- On-board power supply decoupling capacitors (0.2µf) for low noise.
- Refresh modes:  $\overline{RAS}$  only,  $\overline{CAS}$  before  $\overline{RAS}$ , and Hidden.
- 512 cycle refresh distributed across 8ms.
- Optional Fast Page Mode.

## OPTIONS

- Timing
- 80ns access
- 100ns access
- 120ns access
- 150ns access


## MARKING

- Access Mode Option  
Fast Page Mode MT8C8024
- Packages: Leadless 30-pin SIMM M  
Leaded 30-pin SIP MN

A0-A9	Address Inputs	$\overline{CAS}$ , $\overline{CAS9}$	Column Address Strobe
DQ1 - DQ8	Data-In/Data-Out	D9	Data-In
PRD	Presence Detect	Q9	Data-Out
$\overline{RAS}$	Row Address Strobe	$\overline{W}$	Write Enable
VDD	Power (+5V)	VSS	Ground

## GENERAL DESCRIPTION

The MT8C8024M/MN is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x8 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time.  $\overline{RAS}$  is used to latch the first 10 bits and  $\overline{CAS}$  the latter 10 bits. A READ or WRITE cycle is selected with the  $\overline{WE}$  input. A logic high on  $\overline{WE}$  dictates READ mode while a logic low on  $\overline{WE}$  dictates



WRITE mode. During a WRITE cycle data in ( $D_{IN}$ ) is latched by the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs last. If  $\overline{WE}$  goes low prior to  $\overline{CAS}$  going low, the output pin(s) remain open (High Z) until the next  $\overline{CAS}$  cycle. If  $\overline{WE}$  goes low after data reaches the output pin(s),  $D_{OUT}$  is activated and retains the selected cell data as long as  $\overline{CAS}$  remains low (regardless of  $\overline{WE}$  or  $\overline{RAS}$ ). This late  $\overline{WE}$  pulse results in a READ-WRITE cycle.


Returning  $\overline{RAS}$  and  $\overline{CAS}$  high terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{RAS}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{RAS}$  cycle (READ, WRITE,  $\overline{RAS}$  only,  $\overline{CAS}$ -before- $\overline{RAS}$ , or Hidden refresh) so that all 512 combinations of  $\overline{RAS}$  addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

PAGE MODE operations allows faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by  $\overline{RAS}$  followed by a column address strobed in by  $\overline{CAS}$ . By holding  $\overline{RAS}$  low,  $\overline{CAS}$  may be toggled strobing in different column addresses executing faster memory cycles. Returning  $\overline{RAS}$  high terminates the PAGE MODE operation.

DRAM MODULES



## FUNCTIONAL BLOCK DIAGRAM



## FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> ..... -1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub>(Ambient) ..... 0°C to +70°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 8 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T<sub>A</sub> ≤ 70°C = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling: t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC1</sub>		400	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ( $\overline{\text{RAS}}$ = V <sub>IL</sub> , $\overline{\text{CAS}}$ = Cycling: t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC2</sub>		400	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V <sub>IH</sub> after 8 $\overline{\text{RAS}}$ cycles min.)	I <sub>CC3</sub>		16	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V <sub>CC</sub> - 0.2V after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at V <sub>CC</sub> - 0.2V or V <sub>SS</sub> + 0.2V)	I <sub>CC4</sub>		8	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ( $\overline{\text{RAS}}$ = Cycling: $\overline{\text{CAS}}$ = V <sub>IH</sub> )	I <sub>CC5</sub>		280	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling)	I <sub>CC6</sub>		280	mA	3, 5
INPUT LEAKAGE CURRENT (any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts)	I <sub>I</sub>	-80	80	μA	
OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-80	80	μA	
OUTPUT LEVELS Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

### RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> )	C <sub>I1</sub>		40	pF	18
Input Capacitance $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	C <sub>I2</sub>		56	pF	18
Output Capacitance D <sub>OUT</sub> , D <sub>IN</sub>	C <sub>O</sub>		12	pF	18

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS PARAMETER	SYM	-10		-12		-15		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t <sub>RC</sub>	190		220		260		ns	
PAGE-MODE READ or WRITE cycle time	t <sub>PC</sub>	55		70		85		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		100		120		150	ns	14
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		25		30		45	ns	15
Access time from column address	t <sub>AA</sub>		50		60		70	ns	
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		50		65		75	ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ pulse width (PAGE MODE)	t <sub>RASP</sub>	100	100,000	120	100,000	150	100,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	25		30		45		ns	
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	25	10,000	30	10,000	45	10,000	ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CPN</sub>	15		20		25		ns	16
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	t <sub>CP</sub>	10		15		20		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	10	75	15	90	15	105	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	10		10		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	10	50	15	60	15	70	ns	18
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$ )	t <sub>AR</sub>	60		70		80		ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	50		60		70		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$ )	t <sub>RCH</sub>	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$ )	t <sub>RRH</sub>	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	t <sub>CLZ</sub>	5		5		5		ns	
Output buffer turn-off delay	t <sub>OFF</sub>	0	25	0	25	0	30	ns	20
Write command hold time	t <sub>WCH</sub>	20		25		30		ns	

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time (referenced to RAS)	$t^{\text{WCR}}$	70		80		90		ns	
Write command pulse width	$t^{\text{WP}}$	20		25		30		ns	
Write command to RAS lead time	$t^{\text{RWL}}$	25		30		35		ns	
Write command to CAS lead time	$t^{\text{CWL}}$	25		30		35		ns	
Data-in set-up time	$t^{\text{DS}}$	0		0		0		ns	21
Data-in hold time	$t^{\text{DH}}$	15		20		25		ns	21
Data-in hold time (referenced to RAS)	$t^{\text{DHR}}$	70		80		90		ns	
RAS to WE delay time	$t^{\text{RWD}}$	90		110		135		ns	
Column address to WE delay time	$t^{\text{AWD}}$	50		60		70		ns	
CAS to WE delay time	$t^{\text{CWD}}$	35		40		45		ns	
Transition time (rise or fall)	$t^{\text{T}}$	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	$t^{\text{REF}}$		8		8		8	ms	
RAS to CAS Precharge time	$t^{\text{RPC}}$	0		0		0		ns	
CAS set-up time (CAS-before-RAS refresh)	$t^{\text{CSR}}$	10		10		10		ns	5
CAS hold time (CAS-before-RAS refresh)	$t^{\text{CHR}}$	20		25		30		ns	5


## NOTES

1. All voltages referenced to Vss.
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading. Specified values are obtained the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that  $t_{RCD} < t_{RCD}(\max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
16. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CPN}$ .
17. Operation within the  $t_{RCD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD}(\max)$  limit ensures that  $t_{RCD}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
20.  $t_{OFF}(\max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
22. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = LOW$ .

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE  
 UNDEFINED




**$\overline{\text{RAS}}$  ONLY REFRESH CYCLE**  
 (ADDR = A<sub>0</sub> - A<sub>8</sub>; A<sub>9</sub> and  $\overline{\text{WE}}$  = DON'T CARE.)



**$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH CYCLE**  
 (A<sub>0</sub> - A<sub>9</sub>  $\overline{\text{WE}}$ , = DON'T CARE.)




**HIDDEN REFRESH CYCLE**  
 ( $\overline{\text{WE}}$  = HIGH)





## ORDER INFORMATION

1 MEG x 8, 120ns access, Fast Page Mode Access,  
Leaded SIP



The Micron 1 MEG DRAM module family is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance

CMOS silicon gate process. They are functionally equivalent to other manufacturer's products meeting JEDEC standards. Several parameters are sampled; however, functionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AM-BYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's **QUALITY ASSURED** policy is to offer prompt, accurate and courteous service while assuring reliability and quality.

**DRAM MODULES**

# DRAM MODULES

# 1MEG x 8 DRAM NIBBLE MODE

DRAM MODULES

## FEATURES

- Industry standard pin-out in a 30-pin single-in-line package.
- High performance CMOS silicon gate process.
- Single 5V±10% power supply.
- All inputs, outputs and clocks are fully TTL and CMOS compatible.
- Low power, 45mW standby, 1575mW active, typical.
- On-board power supply decoupling capacitors (0.2µf) for low noise.
- Refresh modes:  $\overline{RAS}$  only,  $\overline{CAS}$  before  $\overline{RAS}$ , and Hidden.
- 512 cycle refresh distributed across 8ms.
- Optional Nibble access mode.

## OPTIONS

- Timing
- 100ns access
- 120ns access
- 150ns access

## MARKING

	-10
	-12
	-15

- Access Mode Option
- Nibble Mode


MT8C8025

- Packages: Leaded 30-pin SIP      MN
- Leadless 30-pin SIMM      M

A0-A9	Address Inputs	$\overline{CAS}$ , $\overline{CAS9}$	Column Address Strobe
DQ1 - DQ8	Data-In/Data-Out	D9	Data-In
PRD	Presence Detect	Q9	Data-Out
$\overline{RAS}$	Row Address Strobe	$\overline{W}$	Write Enable
V <sub>DD</sub>	Power (+5V)	V <sub>SS</sub>	Ground

## GENERAL DESCRIPTION


The MT8C8025 M/MN is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time.  $\overline{RAS}$  is used to latch the first 10 bits and  $\overline{CAS}$  the latter 10 bits. A READ or WRITE cycle is selected with the  $\overline{WE}$  input. A logic high on  $\overline{WE}$  dictates READ mode while a logic low on  $\overline{WE}$  dictates




WRITE mode. During a WRITE cycle data in (D<sub>IN</sub>) is latched by the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs last. If  $\overline{WE}$  goes low prior to  $\overline{CAS}$  going low, the output pin(s) remain open (High Z) until the next  $\overline{CAS}$  cycle. If  $\overline{WE}$  goes low after data reaches the output pin(s), D<sub>OUT</sub> is activated and retains the selected cell data as long as  $\overline{CAS}$  remains low (regardless of  $\overline{WE}$  or  $\overline{RAS}$ ). This late  $\overline{WE}$  pulse results in a READ-WRITE cycle.

Returning  $\overline{RAS}$  and  $\overline{CAS}$  high terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{RAS}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{RAS}$  cycle (READ, WRITE,  $\overline{RAS}$  only,  $\overline{CAS}$ -before- $\overline{RAS}$ , or Hidden refresh) so that all 512 combinations of  $\overline{RAS}$  addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

Nibble Mode operation allows faster sequential serial data operations (READ, WRITE or READ-MODIFY-WRITE) on up to 4 bits. The first of 4 bits is accessed in the usual manner with  $\overline{CAS}$  address A9 (nibble MSB) and  $\overline{RAS}$  address A9 (nibble LSB) selecting on of 4 bits within a nibble for initial access. By holding  $\overline{RAS}$  low,  $\overline{CAS}$  can be toggled incrementing the nibble address field in modulo 4 fashion with wrap around (see below).



## FUNCTIONAL BLOCK DIAGRAM



## FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	TF	Addresses			NOTES
					tR	tC		
Standby	H	H	H	GND/NC	X	X	High Impedance	
READ	L	L	H	GND/NC	ROW	COL	Data Out	
WRITE (EARLY-WRITE)	L	L	L	GND/NC	ROW	COL	Data In	
NIBBLE MODE READ	L	H→L→H	H	GND/NC	ROW	COL	Valid Data Out, Valid Data Out	
NIBBLE MODE WRITE	L	H→L→H	L	GND/NC	ROW	COL	Valid Data In, Valid Data In	
RAS ONLY REFRESH	L	H	H	GND/NC	ROW	n/a	High Impedance	
HIDDEN REFRESH	L→H→L	L	H	GND/NC	ROW	COL	Valid Data Out	
CAS-BEFORE- RAS REFRESH	H→L	L	H	GND/NC	X	X	High Impedance	
TEST FUNCTION	L	L	H	H	ROW	COL	Data Out, Test Funtion Mode	

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> ..... -1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub>(Ambient) ..... 0°C to +70°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 8 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS**

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T<sub>A</sub> ≤ 70°C = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ( $\overline{RAS}$ and $\overline{CAS}$ = Cycling; t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC1</sub>		400	mA	3, 4
OPERATING CURRENT: NIBBLE MODE ( $\overline{RAS}$ = V <sub>IL</sub> , $\overline{CAS}$ = Cycling; t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC2</sub>		400	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{RAS}$ = $\overline{CAS}$ = V <sub>IH</sub> after 8 RAS cycles min.)	I <sub>CC3</sub>		16	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{RAS}$ = $\overline{CAS}$ = V <sub>CC</sub> -0.2V after 8 $\overline{RAS}$ cycles min. All other inputs at V <sub>CC</sub> -0.2V or V <sub>SS</sub> + 0.2V)	I <sub>CC4</sub>		8	mA	
REFRESH CURRENT: $\overline{RAS}$ ONLY ( $\overline{RAS}$ = Cycling; $\overline{CAS}$ = V <sub>IH</sub> )	I <sub>CC5</sub>		280	mA	3
REFRESH CURRENT: $\overline{CAS}$ -before- $\overline{RAS}$ ( $\overline{RAS}$ and $\overline{CAS}$ = Cycling)	I <sub>CC6</sub>		280	mA	3, 5
INPUT LEAKAGE CURRENT (any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts)	I <sub>I</sub>	-80	80	μA	
OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-80	80	μA	
OUTPUT LEVELS Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

**RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> )	C <sub>I1</sub>		40	pF	2
Input Capacitance $\overline{\text{RAS}}$ , CAS, $\overline{\text{WE}}$	C <sub>I2</sub>		56	pF	2
Output Capacitance D <sub>OUT</sub> , D <sub>IN</sub>	C <sub>O</sub>		12	pF	2

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS		-10		-12		-15		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t <sub>RC</sub>	190		220		260		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		100		120		150	ns	14
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		25		30		45	ns	15
Access time from column address	t <sub>AA</sub>		50		60		70	ns	
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		50		65		75	ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	25		30		45		ns	
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	25	10,000	30	10,000	45	10,000	ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CPN</sub>	15		20		25		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	10	75	15	90	15	105	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	10		10		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	10	50	15	60	15	70	ns	18
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$ )	t <sub>AR</sub>	60		70		80		ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	50		60		70		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$ )	t <sub>RCH</sub>	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$ )	t <sub>RRH</sub>	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	t <sub>CLZ</sub>	5		5		5		ns	
Output buffer turn-off delay	t <sub>OFF</sub>	0	25	0	25	0	30	ns	20
$\overline{\text{WE}}$ command set-up time	t <sub>WCS</sub>	0		0		0		ns	
Write command hold time	t <sub>WCH</sub>	20		25		30		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$ )	t <sub>WCR</sub>	70		80		90		ns	

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS		-10		-12		-15		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Write command pulse width	t <sub>WP</sub>	20		25		30		ns	
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWL</sub>	25		30		35		ns	
Write command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	25		30		35		ns	
Data-in set-up time	t <sub>DS</sub>	0		0		0		ns	21
Data-in hold time	t <sub>DH</sub>	15		20		25		ns	21
Data-in hold time (referenced to $\overline{\text{RAS}}$ )	t <sub>DHR</sub>	70		80		90		ns	
Column address to $\overline{\text{WE}}$ delay time	t <sub>AWD</sub>	50		60		70		ns	
Transition time (rise or fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t <sub>REF</sub>		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	t <sub>RPC</sub>	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time (CAS-before- $\overline{\text{RAS}}$ refresh)	t <sub>CSR</sub>	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time (CAS-before- $\overline{\text{RAS}}$ refresh)	t <sub>CHR</sub>	20		25		30		ns	5
$\overline{\text{RAS}}$ pulse width (NIBBLE MODE)	t <sub>RASN</sub>	100	100,000	120	100,000	150	100,000	ns	
$\overline{\text{CAS}}$ precharge time (NIBBLE MODE)	t <sub>NCP</sub>	10		15		20		ns	
NIBBLE MODE cycle time	t <sub>NC</sub>	35		40		45		ns	
NIBBLE MODE access time	t <sub>NCAC</sub>	15		20		25		ns	15
NIBBLE MODE pulse width	t <sub>NCAS</sub>	15		20		25		ns	
NIBBLE MODE $\overline{\text{CAS}}$ precharge time	t <sub>NCP</sub>	10		10		10		ns	
NIBBLE MODE $\overline{\text{RAS}}$ hold time	t <sub>NRSH</sub>	15		20		25		ns	
NIBBLE MODE $\overline{\text{CAS}}$ to $\overline{\text{WRITE}}$ delay time	t <sub>NCWD</sub>	15		20		25		ns	
NIBBLE MODE $\overline{\text{WRITE}}$ command to $\overline{\text{RAS}}$ lead time	t <sub>NRWL</sub>	15		20		25		ns	
NIBBLE MODE $\overline{\text{WRITE}}$ command to $\overline{\text{CAS}}$ lead time	t <sub>NCWL</sub>	15		20		25		ns	


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading. Specified values are obtained the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and  $100pF$ .
14. Assumes that  $t_{RCD} < t_{RCD}(\max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
16. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CPN}$ .
17. Operation within the  $t_{RCD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD}(\max)$  limit ensures that  $t_{RCD}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
20.  $t_{OFF}(\max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
21. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles.
22. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = LOW$ .

READ CYCLE




EARLY-WRITE CYCLE



 DON'T CARE  
 UNDEFINED




NIBBLE MODE READ CYCLE




DRAM MODULES


NIBBLE MODE WRITE CYCLE  
(Early Write)




**RAS ONLY REFRESH CYCLE**  
 (ADDR = A<sub>0</sub> - A<sub>9</sub>; A<sub>9</sub> and  $\overline{WE}$  = DON'T CARE.)



**CAS-BEFORE-RAS REFRESH CYCLE**  
 (A<sub>0</sub> - A<sub>9</sub>  $\overline{WE}$ , = DON'T CARE.)




**HIDDEN REFRESH CYCLE**  
 ( $\overline{WE}$  = HIGH)



 DON'T CARE  
 UNDEFINED

**ORDER INFORMATION**

1 MEG x 8, 120ns access, Nibble Mode Access, Leaded SIP



The Micron 1 MEG DRAM module family is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance

CMOS silicon gate process. They are functionally equivalent to other manufacturer's products meeting JEDEC standards. Several parameters are sampled; however, functionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AM-BYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's **QUALITY ASSURED** policy is to offer prompt, accurate and courteous service while assuring reliability and quality.



# DRAM MODULES

# 1MEG x 8 DRAM STATIC COLUMN

## FEATURES

- Industry standard pin-out in a 30-pin single-in-line package.
- High performance CMOS silicon gate process.
- Single 5V±10% power supply.
- All inputs, outputs and clocks are fully TTL and CMOS compatible.
- Low power, 45mW standby, 1575mW active, typical.
- On-board power supply decoupling capacitors (0.2µf) for low noise.
- Refresh modes:  $\overline{RAS}$  only,  $\overline{CAS}$  before  $\overline{RAS}$ , and Hidden.
- 512 cycle refresh distributed across 8ms.
- Optional Static Column access mode.

## OPTIONS

- Timing
- 100ns access
- 120ns access
- 150ns access

## MARKING

- 10
- 12
- 15

- Access Mode Option  
Static Column


MT8C8026

- Packages: Leaded 30-pin SIP      MN  
                  Leadless 30-pin SIMM      M

A0-A9	Address Inputs	$\overline{CAS}$ , $\overline{CAS9}$	Column Address Strobe
DQ1 - DQ8	Data-In/Data-Out	D9	Data-In
PRD	Presence Detect	Q9	Data-Out
$\overline{RAS}$	Row Address Strobe	W	Write Enable
V <sub>DD</sub>	Power (+5V)	V <sub>SS</sub>	Ground

## GENERAL DESCRIPTION

The MT8C8026 M/MN is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time.  $\overline{RAS}$  is used to latch the first 10 bits and  $\overline{CAS}$  the latter 10 bits. A READ or WRITE cycle is selected with the  $\overline{WE}$  input. A logic high on  $\overline{WE}$  dictates READ mode while a logic low on  $\overline{WE}$  dictates WRITE mode. During a WRITE cycle data in (D<sub>IN</sub>) is latched by the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs




DRAM MODULES

last. If  $\overline{WE}$  goes low prior to  $\overline{CAS}$  going low, the output pin(s) remain open (High Z) until the next  $\overline{CAS}$  cycle. If  $\overline{WE}$  goes low after data reaches the output pin(s), DOUT is activated and retains the selected cell data as long as  $\overline{CAS}$  remains low (regardless of  $\overline{WE}$  or  $\overline{RAS}$ ). This late  $\overline{WE}$  pulse results in a READ-WRITE cycle.

Returning  $\overline{RAS}$  and  $\overline{CAS}$  high terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{RAS}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{RAS}$  cycle (READ, WRITE,  $\overline{RAS}$  only,  $\overline{CAS}$ -before- $\overline{RAS}$ , or Hidden refresh) so that all 512 combinations of  $\overline{RAS}$  addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

STATIC COLUMN operations allows faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The STATIC COLUMN cycle is always initiated with a row address strobed in by  $\overline{RAS}$  followed by a column address strobed in by  $\overline{CAS}$ . By holding  $\overline{RAS}$  low, the column address may be toggled strobing in different column addresses executing faster memory cycles. Returning  $\overline{RAS}$  high terminates the STATIC COLUMN operation.

FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	TF	Addresses			NOTES
					tR	tC		
Standby	H	H	H	GND/NC	X	X	High Impedance	
READ	L	L	H	GND/NC	ROW	COL	Data Out	
WRITE (EARLY-WRITE)	L	L	L	GND/NC	ROW	COL	Data In	
STATIC COLUMN READ	L	L	H	GND/NC	ROW	COL COL	Valid Data Out, Valid Data Out	
STATIC COLUMN WRITE	L	L	L	GND/NC	ROW	COL COL	Valid Data In, Valid Data Out	
RAS ONLY REFRESH	L	H	H	GND/NC	ROW	n/a	High Impedance	
HIDDEN REFRESH	L→H→L	L	H	GND/NC	ROW	COL	Valid Data Out	
CAS-BEFORE- RAS REFRESH	H→L	L	H	GND/NC	X	X	High Impedance	
TEST FUNCTION	L	L	H	H	ROW	COL	Data Out, Test Funtion Mode	

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> .....-1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub>(Ambient) .....0°C to +70°C  
 Storage Temperature (Plastic) .....-55°C to +150°C  
 Power Dissipation ..... 8 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T<sub>A</sub> ≤ 70°C = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ( $\overline{RAS}$ and $\overline{CAS}$ = Cycling: t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC1</sub>		400	mA	3, 4
OPERATING CURRENT: STATIC COLUMN ( $\overline{RAS}$ = V <sub>IL</sub> , $\overline{CAS}$ = Cycling: t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC2</sub>		400	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{RAS}$ = $\overline{CAS}$ = V <sub>IH</sub> after 8 $\overline{RAS}$ cycles min.)	I <sub>CC3</sub>		16	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{RAS}$ = $\overline{CAS}$ = V <sub>CC</sub> -0.2V after 8 $\overline{RAS}$ cycles min. All other inputs at V <sub>CC</sub> -0.2V or V <sub>SS</sub> + 0.2V)	I <sub>CC4</sub>		8	mA	
REFRESH CURRENT: $\overline{RAS}$ ONLY ( $\overline{RAS}$ = Cycling: $\overline{CAS}$ = V <sub>IH</sub> )	I <sub>CC5</sub>		280	mA	3
REFRESH CURRENT: $\overline{CAS}$ -before- $\overline{RAS}$ ( $\overline{RAS}$ and $\overline{CAS}$ = Cycling)	I <sub>CC6</sub>		200	mA	3, 5
INPUT LEAKAGE CURRENT (any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts)	I <sub>I</sub>	-80	80	μA	
OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-80	80	μA	
OUTPUT LEVELS Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

### RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1



## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> )	C <sub>I1</sub>		40	pF	2
Input Capacitance RAS, CAS, WE	C <sub>I2</sub>		56	pF	2
Output Capacitance D <sub>OUT</sub> , D <sub>IN</sub>	C <sub>O</sub>		12	pF	2

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t <sub>RC</sub>	190		220		260		ns	
Access time from RAS	t <sub>RAC</sub>		100		120		150	ns	14
Access time from CAS	t <sub>CAC</sub>		25		30		45	ns	15
Access time from column address	t <sub>AA</sub>		50		60		70	ns	
Access time from CAS precharge	t <sub>CPA</sub>		50		65		75	ns	
RAS pulse width	t <sub>RAS</sub>	100	10,000	120	10,000	150	10,000	ns	
RAS hold time	t <sub>RSH</sub>	25		30		45		ns	
RAS precharge time	t <sub>RP</sub>	80		90		100		ns	
CAS pulse width	t <sub>CAS</sub>	25	10,000	30	10,000	45	10,000	ns	
CAS hold time	t <sub>CSH</sub>	100		120		150		ns	
CAS precharge time	t <sub>CPN</sub>	15		20		25		ns	16
RAS to CAS delay time	t <sub>RCD</sub>	10	75	15	90	15	105	ns	17
CAS to RAS precharge time	t <sub>CRP</sub>	10		10		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		15		15		ns	
RAS to column address delay time	t <sub>RAD</sub>	10	50	15	60	15	70	ns	18
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		20		25		ns	
Column address hold time (referenced to RAS)	t <sub>AR</sub>	60		70		80		ns	
Column address to RAS lead time	t <sub>RAL</sub>	50		60		70		ns	
Read command hold time (referenced to CAS)	t <sub>RCH</sub>	0		0		0		ns	19
Read command hold time (referenced to RAS)	t <sub>RRH</sub>	0		0		0		ns	19
CAS to output in low-Z	t <sub>CLZ</sub>	5		5		5		ns	
Output buffer turn-off delay	t <sub>OFF</sub>	0	25	0	25	0	30	ns	20
WE command set-up time	t <sub>WCS</sub>	0		0		0		ns	
Write command hold time	t <sub>WCH</sub>	20		25		30		ns	
Write command hold time (referenced to RAS)	t <sub>WCR</sub>	70		80		90		ns	

DRAM MODULES

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command pulse width	$t_{WP}$	20		25		30		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$	25		30		35		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	25		30		35		ns	
Data-in set-up time	$t_{DS}$	0		0		0		ns	21
Data-in hold time	$t_{DH}$	15		20		25		ns	21
Data-in hold time (referenced to $\overline{\text{RAS}}$ )	$t_{DHR}$	70		80		90		ns	
Column address to WE delay time	$t_{AWD}$	50		60		70		ns	
Transition time (rise or fall)	$t_T$	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	$t_{REF}$		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	$t_{RPC}$	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time (CAS-before- $\overline{\text{RAS}}$ refresh)	$t_{CSR}$	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time (CAS-before- $\overline{\text{RAS}}$ refresh)	$t_{CHR}$	20		25		30		ns	5
$\overline{\text{RAS}}$ pulse width (STATIC COLUMN)	$t_{RASC}$	100	100,000	120	100,000	150	100,000	ns	
$\overline{\text{CAS}}$ precharge time (STATIC COLUMN)	$t_{CP}$	10		15		20		ns	
STATIC COLUMN MODE cycle time	$t_{SC}$	55		65		75		ns	
Last Write to column address delay time	$t_{LWAD}$	25	45	30	55	45	70	ns	
Last Write to column address hold time	$t_{AHLW}$		95		115		135	ns	
$\overline{\text{RAS}}$ hold time referenced to $\overline{\text{OE}}$	$t_{ROH}$	20		20		20		ns	
Output data hold time from column address	$t_{AOH}$	5	—	5	—	5	—	ns	
Output data enable from Write	$t_{OW}$	—	25	—	25	—	25	ns	


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading. Specified values are obtained the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by any  $8 \overline{RAS}$  cycles before proper device operation is assured. The  $8 \overline{RAS}$  cycle wake-up should be repeated any time the  $8ms$  refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH \text{ min}}$  and  $V_{IL \text{ max}}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and  $100pF$ .
14. Assumes that  $t_{RCD} < t_{RCD \text{ (max)}}$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD \text{ (max)}}$ .
16. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CPN}$ .
17. Operation within the  $t_{RCD \text{ (max)}}$  limit ensures that  $t_{RAC \text{ (max)}}$  can be met.  $t_{RCD \text{ (max)}}$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD \text{ (max)}}$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD \text{ (max)}}$  limit ensures that  $t_{RCD \text{ (max)}}$  can be met.  $t_{RAD \text{ (max)}}$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD \text{ (max)}}$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
20.  $t_{OFF \text{ (max)}}$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
21. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles.
22. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = \text{LOW}$ .






STATIC COLUMN EARLY-WRITE CYCLE




DRAM MODULES


**RAS ONLY REFRESH CYCLE**  
 (ADDR = A<sub>0</sub> - A<sub>8</sub>; A<sub>9</sub> and  $\overline{WE}$  = DON'T CARE.)



**CAS-BEFORE-RAS REFRESH CYCLE**  
 (A<sub>0</sub> - A<sub>9</sub>  $\overline{WE}$ , = DON'T CARE.)




**HIDDEN REFRESH CYCLE**  
 ( $\overline{WE}$  = HIGH)



 DON'T CARE  
 UNDEFINED

**ORDER INFORMATION**

1 MEG x 8, 120ns access, Static Column Access, Leaded SIP



The Micron 1 MEG DRAM module family is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance

CMOS silicon gate process. They are functionally equivalent to other manufacturer's products meeting JEDEC standards. Several parameters are sampled; however, functionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AM-BYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality.





# DRAM MODULES

# 1MEG x 9 DRAM FAST PAGE MODE

## FEATURES

- Industry standard pin-out in a 30-pin single-in-line package.
- High performance CMOS silicon gate process.
- Single 5V±10% power supply.
- All inputs, outputs and clocks are fully TTL and CMOS compatible.
- Low power, 45mW standby, 1575mW active, typical.
- On-board power supply decoupling capacitors (0.2µf) for low noise.
- Refresh modes: RAS only,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$ , and Hidden.
- 512 cycle refresh distributed across 8ms.
- Optional Fast Page Mode.

## OPTIONS

- Timing
- 100ns access
- 120ns access
- 150ns access

## MARKING

- 10
- 12
- 15

- Organization
- 1 MEG x 9


MT8C9024

- Packages: Leadless 30-pin SIMM M
- Leadless 30-pin SIP MN

A0-A9	Address Inputs	$\overline{\text{CAS}}$ , $\overline{\text{CAS9}}$	Column Address Strobe
DQ1 - DQ8	Data-In/Data-Out	D9	Data-In
PRD	Presence Detect	Q9	Data-Out
$\overline{\text{RAS}}$	Row Address Strobe	$\overline{\text{W}}$	Write Enable
V <sub>DD</sub>	Power (+5V)	V <sub>SS</sub>	Ground

## GENERAL DESCRIPTION

The MT8C9024M/MN is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x8 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time.  $\overline{\text{RAS}}$  is used to latch the first 10 bits and  $\overline{\text{CAS}}$  the latter 10 bits. A READ or WRITE cycle is selected with the  $\overline{\text{WE}}$  input. A logic high on  $\overline{\text{WE}}$  dictates READ mode while a logic low on  $\overline{\text{WE}}$  dictates WRITE mode. During a WRITE cycle data in (D<sub>IN</sub>) is latched by the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever occurs




last. If  $\overline{\text{WE}}$  goes low prior to  $\overline{\text{CAS}}$  going low, the output pin(s) remain open (High Z) until the next  $\overline{\text{CAS}}$  cycle. If  $\overline{\text{WE}}$  goes low after data reaches the output pin(s), D<sub>OUT</sub> is activated and retains the selected cell data as long as  $\overline{\text{CAS}}$  remains low (regardless of  $\overline{\text{WE}}$  or  $\overline{\text{RAS}}$ ). This late  $\overline{\text{WE}}$  pulse results in a READ-WRITE cycle.

Returning  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  high terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{\text{RAS}}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{\text{RAS}}$  cycle (READ, WRITE,  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ , or Hidden refresh) so that all 512 combinations of  $\overline{\text{RAS}}$  addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

PAGE MODE operations allows faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by  $\overline{\text{RAS}}$  followed by a column address strobed in by  $\overline{\text{CAS}}$ . By holding  $\overline{\text{RAS}}$  low,  $\overline{\text{CAS}}$  may be toggled strobing in different column addresses executing faster memory cycles. Returning  $\overline{\text{RAS}}$  high terminates the PAGE MODE operation.

DRAM MODULES

FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time (referenced to $\overline{\text{RAS}}$ )	$t^{\text{WCR}}$	70		80		90		ns	
Write command pulse width	$t^{\text{WP}}$	20		25		30		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t^{\text{RWL}}$	25		30		35		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t^{\text{CWL}}$	25		30		35		ns	
Data-in set-up time	$t^{\text{DS}}$	0		0		0		ns	22
Data-in hold time	$t^{\text{DH}}$	15		20		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$ )	$t^{\text{DHR}}$	70		80		90		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	$t^{\text{RWD}}$	90		110		135		ns	21
Column address to $\overline{\text{WE}}$ delay time	$t^{\text{AWD}}$	50		60		70		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	$t^{\text{CWD}}$	35		40		45		ns	21
Transition time (rise or fall)	$t^{\text{T}}$	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	$t^{\text{REF}}$		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	$t^{\text{RPC}}$	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t^{\text{CSR}}$	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t^{\text{CHR}}$	20		25		30		ns	5

## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading. Specified values are obtained the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and  $100pF$ .
14. Assumes that  $t_{RCD} < t_{RCD}(max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD}(max)$ .
16. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CPN}$ .
17. Operation within the  $t_{RCD}(max)$  limit ensures that  $t_{RAC}(max)$  can be met.  $t_{RCD}(max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD}(max)$  limit ensures that  $t_{RCD}(max)$  can be met.  $t_{RAD}(max)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(max)$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
20.  $t_{OFF}(max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
21.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS}(min)$  the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{RWD} \geq t_{RWD}(min)$ ,  $t_{AWD} \geq t_{AWD}(min)$  and  $t_{CWD} \geq t_{CWD}(min)$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
22. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and  $\overline{WE}$  leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = LOW$ .

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> ..... -1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub> (Ambient) ..... 0°C to +70°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 9 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T<sub>A</sub> ≤ 70°C = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT (RAS and CAS = Cycling; t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC1</sub>		450	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE (RAS = V <sub>IL</sub> , CAS = Cycling; t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC2</sub>		450	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current (RAS = CAS = V <sub>IH</sub> after 8 RAS cycles min.)	I <sub>CC3</sub>		18	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current (RAS = CAS = V <sub>CC</sub> - 0.2V after 8 RAS cycles min. All other inputs at V <sub>CC</sub> -0.2V or V <sub>SS</sub> + 0.2V)	I <sub>CC4</sub>		9	mA	
REFRESH CURRENT: RAS ONLY (RAS = Cycling; CAS = V <sub>IH</sub> )	I <sub>CC5</sub>		315	mA	3
REFRESH CURRENT: CAS-before-RAS (RAS and CAS = Cycling)	I <sub>CC6</sub>		315	mA	3, 5
INPUT LEAKAGE CURRENT (any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts)	I <sub>I</sub>	-90	90	μA	
OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-90	90	μA	
OUTPUT LEVELS Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

### RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> )	C <sub>I1</sub>		45	pF	2
Input Capacitance $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	C <sub>I2</sub>		63	pF	2
Output Capacitance D <sub>OUT</sub> , D <sub>IN</sub>	C <sub>O</sub>		12	pF	2

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t <sup>RC</sup>	190		220		260		ns	
PAGE-MODE READ or WRITE cycle time	t <sup>PC</sup>	55		70		85		ns	
Access time from $\overline{\text{RAS}}$	t <sup>RAC</sup>		100		120		150	ns	14
Access time from $\overline{\text{CAS}}$	t <sup>CAC</sup>		25		30		45	ns	15
Access time from column address	t <sup>AA</sup>		50		60		70	ns	
Access time from $\overline{\text{CAS}}$ precharge	t <sup>CPA</sup>		50		65		75	ns	
$\overline{\text{RAS}}$ pulse width	t <sup>RAS</sup>	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ pulse width (PAGE MODE)	t <sup>RASP</sup>	100	100,000	120	100,000	150	100,000	ns	
$\overline{\text{RAS}}$ hold time	t <sup>RSH</sup>	25		30		45		ns	
$\overline{\text{RAS}}$ precharge time	t <sup>RP</sup>	80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	t <sup>CAS</sup>	25	10,000	30	10,000	45	10,000	ns	
$\overline{\text{CAS}}$ hold time	t <sup>CSH</sup>	100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	t <sup>CPN</sup>	15		20		25		ns	16
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	t <sup>CP</sup>	10		15		20		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sup>RCD</sup>	10	75	15	90	15	105	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sup>CRP</sup>	10		10		10		ns	
Row address set-up time	t <sup>ASR</sup>	0		0		0		ns	
Row address hold time	t <sup>RAH</sup>	10		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	t <sup>RAD</sup>	10	50	15	60	15	70	ns	18
Column address set-up time	t <sup>ASC</sup>	0		0		0		ns	
Column address hold time	t <sup>CAH</sup>	15		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$ )	t <sup>AR</sup>	60		70		80		ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sup>RAL</sup>	50		60		70		ns	
Read command set-up time	t <sup>RCS</sup>	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$ )	t <sup>RCH</sup>	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$ )	t <sup>RRH</sup>	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	t <sup>CLZ</sup>	5		5		5		ns	
Output buffer turn-off delay	t <sup>OFF</sup>	0	25	0	25	0	30	ns	20
$\overline{\text{WE}}$ command set-up time	t <sup>WCS</sup>	0		0		0		ns	21
Write command hold time	t <sup>WCH</sup>	20		25		30		ns	






## PAGE-MODE READ CYCLE




## PAGE-MODE EARLY-WRITE CYCLE




 DON'T CARE  
 UNDEFINED


**$\overline{\text{RAS}}$  ONLY REFRESH CYCLE**  
 (ADDR = A<sub>0</sub> - A<sub>8</sub>; A<sub>9</sub> and  $\overline{\text{WE}}$  = DON'T CARE.)



**$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH CYCLE**  
 (A<sub>0</sub> - A<sub>9</sub>  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  = DON'T CARE.)




**HIDDEN REFRESH CYCLE**  
 ( $\overline{\text{WE}}$  = HIGH)



**ORDER INFORMATION**

1 MEG x 9, 120ns access, Fast Page Mode Access,  
Leaded SIP



The Micron 1 MEG DRAM module family is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance

CMOS silicon gate process. They are functionally equivalent to other manufacturer's products meeting JEDEC standards. Several parameters are sampled; however, functionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AM-BYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's **QUALITY ASSURED** policy is to offer prompt, accurate and courteous service while assuring reliability and quality.

**DRAM MODULES**

# DRAM MODULES

# 1MEG x 9 DRAM NIBBLE MODE

## FEATURES

- Industry standard pin-out in a 30-pin single-in-line package.
- High performance CMOS silicon gate process.
- Single 5V±10% power supply.
- All inputs, outputs and clocks are fully TTL and CMOS compatible.
- Low power, 45mW standby, 1575mW active, typical.
- On-board power supply decoupling capacitors (0.2µf) for low noise.
- Refresh modes:  $\overline{RAS}$  only,  $\overline{CAS}$  before  $\overline{RAS}$ , and Hidden.
- 512 cycle refresh distributed across 8ms.
- Optional Nibble access mode.

## OPTIONS

- Timing
  - 100ns access
  - 120ns access
  - 150ns access


## MARKING

- Access Mode Option Nibble Mode MT8C9025
- Packages: Leaded 30-pin SIP MN  
Leadless 30-pin SIMM N

A0-A9	Address Inputs	$\overline{CAS}$ , $\overline{CAS9}$	Column Address Strobe
DQ1 - DQ8	Data-In/Data-Out	D9	Data-In
$\overline{PRD}$	Presence Detect	Q9	Data-Out
$\overline{RAS}$	Row Address Strobe	$\overline{W}$	Write Enable
V <sub>DD</sub>	Power (+5V)	V <sub>SS</sub>	Ground

## GENERAL DESCRIPTION


The MT8C9025 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time.  $\overline{RAS}$  is used to latch the first 10 bits and  $\overline{CAS}$  the latter 10 bits. A READ or WRITE cycle is selected with the  $\overline{WE}$  input. A logic high on  $\overline{WE}$  dictates READ mode while a logic low on  $\overline{WE}$  dictates WRITE mode. During a WRITE cycle data in (D<sub>IN</sub>) is latched by the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs



last. If  $\overline{WE}$  goes low prior to  $\overline{CAS}$  going low, the output pin(s) remain open (High Z) until the next  $\overline{CAS}$  cycle. If  $\overline{WE}$  goes low after data reaches the output pin(s), D<sub>OUT</sub> is activated and retains the selected cell data as long as  $\overline{CAS}$  remains low (regardless of  $\overline{WE}$  or  $\overline{RAS}$ ). This late  $\overline{WE}$  pulse results in a READ-WRITE cycle.


Returning  $\overline{RAS}$  and  $\overline{CAS}$  high terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{RAS}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{RAS}$  cycle (READ, WRITE,  $\overline{RAS}$  only,  $\overline{CAS}$ -before- $\overline{RAS}$ , or Hidden refresh) so that all 512 combinations of  $\overline{RAS}$  addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

Nibble Mode operation allows faster sequential serial data operations (READ, WRITE or READ-MODIFY-WRITE) on up to 4 bits. The first of 4 bits is accessed in the usual manner with  $\overline{CAS}$  address A9 (nibble MSB) and  $\overline{RAS}$  address A9 (nibble LSB) selecting on of 4 bits within a nibble for initial access. By holding  $\overline{RAS}$  low,  $\overline{CAS}$  can be toggled incrementing the nibble address field in modulo 4 fashion with wrap around (see below).



DRAM MODULES

FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
NIBBLE MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
NIBBLE MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> .....-1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub>(Ambient) ..... 0°C to +70°C  
 Storage Temperature (Plastic) .....-55°C to +150°C  
 Power Dissipation .....9 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T<sub>A</sub> ≤ 70°C = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ( $\overline{RAS}$ and $\overline{CAS}$ = Cycling: $t_{RC} = t_{RC(MIN)}$ )	I <sub>CC1</sub>		450	mA	3, 4
OPERATING CURRENT: NIBBLE MODE ( $\overline{RAS} = V_{IL}$ , $\overline{CAS}$ = Cycling: $t_{PC} = t_{PC(MIN)}$ )	I <sub>CC2</sub>		450	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{RAS} = \overline{CAS} = V_{IH}$ after 8 $\overline{RAS}$ cycles min.)	I <sub>CC3</sub>		18	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$ after 8 $\overline{RAS}$ cycles min. All other inputs at V <sub>CC</sub> -0.2V or V <sub>SS</sub> + 0.2V)	I <sub>CC4</sub>		9	mA	
REFRESH CURRENT: $\overline{RAS}$ ONLY ( $\overline{RAS}$ = Cycling: $\overline{CAS} = V_{IH}$ )	I <sub>CC5</sub>		315	mA	3
REFRESH CURRENT: $\overline{CAS}$ -before- $\overline{RAS}$ ( $\overline{RAS}$ and $\overline{CAS}$ = Cycling)	I <sub>CC6</sub>		315	mA	3, 5
INPUT LEAKAGE CURRENT (any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts)	I <sub>I</sub>	-90	90	μA	
OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-90	90	μA	
OUTPUT LEVELS Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

### RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A0-A9)	C11		45	pF	2
Input Capacitance $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	C12		63	pF	2
Output Capacitance DOUT, DIN	C0		12	pF	2

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	$t_{RC}$	190		220		260		ns	
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		100		120		150	ns	14
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		25		30		45	ns	15
Access time from column address	$t_{AA}$		50		60		70	ns	
Access time from $\overline{\text{CAS}}$ precharge	$t_{CPA}$		50		65		75	ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	25		30		45		ns	
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	25	10,000	30	10,000	45	10,000	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	$t_{CPN}$	15		20		25		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	10	75	15	90	15	105	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	10		10		10		ns	
Row address set-up time	$t_{ASR}$	0		0		0		ns	
Row address hold time	$t_{RAH}$	10		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	$t_{RAD}$	10	50	15	60	15	70	ns	18
Column address set-up time	$t_{ASC}$	0		0		0		ns	
Column address hold time	$t_{CAH}$	15		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$ )	$t_{AR}$	60		70		80		ns	
Column address to $\overline{\text{RAS}}$ lead time	$t_{RAL}$	50		60		70		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$ )	$t_{RCH}$	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$ )	$t_{RRH}$	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	$t_{CLZ}$	5		5		5		ns	
Output buffer turn-off delay	$t_{OFF}$	0	25	0	25	0	30	ns	20
$\overline{\text{WE}}$ command set-up time	$t_{WCS}$	0		0		0		ns	
Write command hold time	$t_{WCH}$	20		25		30		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$ )	$t_{WCR}$	70		80		90		ns	

DRAM MODULES

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command pulse width	$t_{WP}$	20		25		30		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$	25		30		35		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	25		30		35		ns	
Data-in set-up time	$t_{DS}$	0		0		0		ns	21
Data-in hold time	$t_{DH}$	15		20		25		ns	21
Data-in hold time (referenced to $\overline{\text{RAS}}$ )	$t_{DHR}$	70		80		90		ns	
Column address to $\overline{\text{WE}}$ delay time	$t_{AWD}$	50		60		70		ns	
Transition time (rise or fall)	$t_T$	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	$t_{REF}$		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	$t_{RPC}$	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t_{CSR}$	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t_{CHR}$	20		25		30		ns	5
$\overline{\text{RAS}}$ pulse width (NIBBLE MODE)	$t_{RASN}$	100	100,000	120	100,000	150	100,000	ns	
$\overline{\text{CAS}}$ precharge time (NIBBLE MODE)	$t_{NCP}$	10		15		20		ns	
NIBBLE MODE cycle time	$t_{NC}$	35		40		45		ns	
NIBBLE MODE access time	$t_{NCAC}$	15		20		25		ns	15
NIBBLE MODE pulse width	$t_{NCAS}$	15		20		25		ns	
NIBBLE MODE $\overline{\text{CAS}}$ precharge time	$t_{NCP}$	10		10		10		ns	
NIBBLE MODE $\overline{\text{RAS}}$ hold time	$t_{NRSH}$	15		20		25		ns	
NIBBLE MODE $\overline{\text{CAS}}$ to $\overline{\text{WRITE}}$ delay time	$t_{NCWD}$	15		20		25		ns	
NIBBLE MODE $\overline{\text{WRITE}}$ command to $\overline{\text{RAS}}$ lead time	$t_{NRWL}$	15		20		25		ns	
NIBBLE MODE $\overline{\text{WRITE}}$ command to $\overline{\text{CAS}}$ lead time	$t_{NCWL}$	15		20		25		ns	




## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading. Specified values are obtained the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and  $100pF$ .
14. Assumes that  $t_{RCD} < t_{RCD}(\max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
16. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CPN}$ .
17. Operation within the  $t_{RCD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD}(\max)$  limit ensures that  $t_{RCD}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
20.  $t_{OFF}(\max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
21. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles.
22. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = \text{LOW}$ .




NIBBLE MODE READ CYCLE




DRAM MODULES

**NIBBLE MODE WRITE CYCLE  
(Early Write)**




**DRAM MODULES**


**RAS ONLY REFRESH CYCLE**  
(ADDR = A<sub>0</sub> - A<sub>8</sub>; A<sub>9</sub> and WE = DON'T CARE.)



**CAS-BEFORE-RAS REFRESH CYCLE**  
(A<sub>0</sub> - A<sub>9</sub> WE, = DON'T CARE.)




**HIDDEN REFRESH CYCLE**  
(WE = HIGH)



-  DON'T CARE
-  UNDEFINED

## ORDER INFORMATION

1 MEG x 9, 120ns access, Nibble Mode Access, Leaded SIP



The Micron 1 MEG DRAM module family is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance

CMOS silicon gate process. They are functionally equivalent to other manufacturer's products meeting JEDEC standards. Several parameters are sampled; however, functionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AM-BYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality.



# DRAM MODULES

# 1MEG x 9 DRAM STATIC COLUMN

## FEATURES

- Industry standard pin-out in a 30-pin single-in-line package.
- High performance CMOS silicon gate process.
- Single 5V±10% power supply.
- All inputs, outputs and clocks are fully TTL and CMOS compatible.
- Low power, 45mW standby, 1575mW active, typical.
- On-board power supply decoupling capacitors (0.2µf) for low noise.
- Refresh modes:  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$ , and Hidden.
- 512 cycle refresh distributed across 8ms.
- Optional Static Column access mode.

## OPTIONS

- Timing
  - 100ns access
  - 120ns access
  - 150ns access

## MARKING


- Access Mode Option  
Static Column MT8C9026
- Packages: Leaded 30-pin SIP MN  
Leadless 30-pin SIMM M

A0-A9	Address Inputs	$\overline{\text{CAS}}$ , $\overline{\text{CAS9}}$	Column Address Strobe
DQ1 - DQ8	Data-In/Data-Out	D9	Data-In
PRD	Presence Detect	Q9	Data-Out
$\overline{\text{RAS}}$	Row Address Strobe	$\overline{\text{W}}$	Write Enable
V <sub>DD</sub>	Power (+5V)	V <sub>SS</sub>	Ground

## GENERAL DESCRIPTION

The MT8C9026M/MN is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time.  $\overline{\text{RAS}}$  is used to latch the first 10 bits and  $\overline{\text{CAS}}$  the latter 10 bits. A READ or WRITE cycle is selected with the  $\overline{\text{WE}}$  input. A logic high on  $\overline{\text{WE}}$  dictates READ mode while a logic low on  $\overline{\text{WE}}$  dictates WRITE mode. During a WRITE cycle data in (D<sub>IN</sub>) is latched by the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever occurs

## PIN ASSIGNMENT (Top View)



DRAM MODULES


last. If  $\overline{\text{WE}}$  goes low prior to  $\overline{\text{CAS}}$  going low, the output pin(s) remain open (High Z) until the next  $\overline{\text{CAS}}$  cycle. If  $\overline{\text{WE}}$  goes low after data reaches the output pin(s), D<sub>OUT</sub> is activated and retains the selected cell data as long as  $\overline{\text{CAS}}$  remains low (regardless of  $\overline{\text{WE}}$  or  $\overline{\text{RAS}}$ ). This late  $\overline{\text{WE}}$  pulse results in a READ-WRITE cycle.

Returning  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  high terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{\text{RAS}}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{\text{RAS}}$  cycle (READ, WRITE,  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ , or Hidden refresh) so that all 512 combinations of  $\overline{\text{RAS}}$  addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

STATIC COLUMN operations allows faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The STATIC COLUMN cycle is always initiated with a row address strobed in by  $\overline{\text{RAS}}$  followed by a column address strobed in by  $\overline{\text{CAS}}$ . By holding  $\overline{\text{RAS}}$  low, the column address may be toggled strobing in different column addresses executing faster memory cycles. Returning  $\overline{\text{RAS}}$  high terminates the STATIC COLUMN operation.



FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	TF	Addresses			NOTES
					tR	tC		
Standby	H	H	H	GND/NC	X	X	High Impedance	
READ	L	L	H	GND/NC	ROW	COL	Data Out	
WRITE (EARLY-WRITE)	L	L	L	GND/NC	ROW	COL	Data In	
STATIC COLUMN READ	L	H→L→H	H	GND/NC	ROW	COL COL	Valid Data Out, Valid Data Out	
STATIC COLUMN WRITE	L	H→L→H	L	GND/NC	ROW	COL COL	Valid Data In, Valid Data Out	
RAS ONLY REFRESH	L	H	H	GND/NC	ROW	n/a	High Impedance	
HIDDEN REFRESH	L→H→L	L	H	GND/NC	ROW	COL	Valid Data Out	
CAS-BEFORE- RAS REFRESH	H→L	L	H	GND/NC	X	X	High Impedance	
TEST FUNCTION	L	L	H	H	ROW	COL	Data Out, Test Function Mode	

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Operating Temperature, T <sub>A</sub> (Ambient) .....	0°C to +70°C
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	9 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T<sub>A</sub> ≤ 70°C = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling: t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC1</sub>		450	mA	3, 4
OPERATING CURRENT: STATIC COLUMN ( $\text{RAS} = V_{IL}$ , $\overline{\text{CAS}}$ = Cycling: t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC2</sub>		450	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min.)	I <sub>CC3</sub>		18	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2V$ after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at V <sub>CC</sub> -0.2V or V <sub>SS</sub> + 0.2V)	I <sub>CC4</sub>		9	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ( $\overline{\text{RAS}}$ = Cycling: $\overline{\text{CAS}} = V_{IH}$ )	I <sub>CC5</sub>		315	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling)	I <sub>CC6</sub>		315	mA	3, 5
INPUT LEAKAGE CURRENT (any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts)	I <sub>I</sub>	-90	90	μA	
OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-90	90	μA	
OUTPUT LEVELS Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

### RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> )	C <sub>I1</sub>		45	pF	2
Input Capacitance $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	C <sub>I2</sub>		63	pF	2
Output Capacitance D <sub>OUT</sub> , D <sub>IN</sub>	C <sub>O</sub>		12	pF	2

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS	SYM	-10		-12		-15		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t <sub>RC</sub>	190		220		260		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		100		120		150	ns	14
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		25		30		45	ns	15
Access time from column address	t <sub>AA</sub>		50		60		70	ns	
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		50		65		75	ns	
RAS pulse width	t <sub>RAS</sub>	100	10,000	120	10,000	150	10,000	ns	
RAS hold time	t <sub>RSH</sub>	25		30		45		ns	
RAS precharge time	t <sub>RP</sub>	80		90		100		ns	
CAS pulse width	t <sub>CAS</sub>	25	10,000	30	10,000	45	10,000	ns	
CAS hold time	t <sub>CSH</sub>	100		120		150		ns	
CAS precharge time	t <sub>CPN</sub>	15		20		25		ns	16
RAS to CAS delay time	t <sub>RCD</sub>	10	75	15	90	15	105	ns	17
CAS to RAS precharge time	t <sub>CRP</sub>	10		10		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		15		15		ns	
RAS to column address delay time	t <sub>RAD</sub>	10	50	15	60	15	70	ns	18
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		20		25		ns	
Column address hold time (referenced to RAS)	t <sub>AR</sub>	60		70		80		ns	
Column address to RAS lead time	t <sub>RAL</sub>	50		60		70		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$ )	t <sub>RCH</sub>	0		0		0		ns	19
Read command hold time (referenced to RAS)	t <sub>RRH</sub>	0		0		0		ns	19
CAS to output in low-Z	t <sub>CLZ</sub>	5		5		5		ns	
Output buffer turn-off delay	t <sub>OFF</sub>	0	25	0	25	0	30	ns	20
WE command set-up time	t <sub>WCS</sub>	0		0		0		ns	
Write command hold time	t <sub>WCH</sub>	20		25		30		ns	
Write command hold time (referenced to RAS)	t <sub>WCR</sub>	70		80		90		ns	

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS	PARAMETER	SYM	-10		-12		-15		UNITS	NOTES
			MIN	MAX	MIN	MAX	MIN	MAX		
Write command pulse width	$t_{WP}$		20		25		30		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$		25		30		35		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$		25		30		35		ns	
Data-in set-up time	$t_{DS}$		0		0		0		ns	21
Data-in hold time	$t_{DH}$		15		20		25		ns	21
Data-in hold time (referenced to $\overline{\text{RAS}}$ )	$t_{DHR}$		70		80		90		ns	
Column address to $\overline{\text{WE}}$ delay time	$t_{AWD}$		50		60		70		ns	
Transition time (rise or fall)	$t_T$		3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	$t_{REF}$			8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	$t_{RPC}$		0		0		0		ns	
$\overline{\text{CAS}}$ set-up time (CAS-before-RAS refresh)	$t_{CSR}$		10		10		10		ns	5
$\overline{\text{CAS}}$ hold time (CAS-before-RAS refresh)	$t_{CHR}$		20		25		30		ns	5
$\overline{\text{RAS}}$ pulse width (STATIC COLUMN)	$t_{RASC}$		100	100,000	120	100,000	150	100,000	ns	
$\overline{\text{CAS}}$ precharge time (STATIC COLUMN)	$t_{CP}$		10		15		20		ns	
STATIC COLUMN MODE cycle time	$t_{SC}$		55		65		75		ns	
Last Write to column address delay time	$t_{LWAD}$		25	45	30	55	45	70	ns	
Last Write to column address hold time	$t_{AHLW}$			95		115		135	ns	
$\overline{\text{RAS}}$ hold time referenced to $\overline{\text{OE}}$	$t_{ROH}$		20		20		20		ns	
Output data hold time from column address	$t_{AOH}$		5	—	5	—	5	—	ns	
Output data enable from Write	$t_{OW}$		—	25	—	25	—	25	ns	


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading. Specified values are obtained the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that  $t^{RCD} < t^{RCD}(\max)$ . If  $t^{RCD}$  is greater than the maximum recommended value shown in this table,  $t^{RAC}$  will increase by the amount that  $t^{RCD}$  exceeds the value shown.
15. Assumes that  $t^{RCD} \geq t^{RCD}(\max)$ .
16. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t^{CPN}$ .
17. Operation within the  $t^{RCD}(\max)$  limit ensures that  $t^{RAC}(\max)$  can be met.  $t^{RCD}(\max)$  is specified as a reference point only; if  $t^{RCD}$  is greater than the specified  $t^{RCD}(\max)$  limit, then access time is controlled exclusively by  $t^{CAC}$ .
18. Operation within the  $t^{RAD}(\max)$  limit ensures that  $t^{RCD}(\max)$  can be met.  $t^{RAD}(\max)$  is specified as a reference point only; if  $t^{RAD}$  is greater than the specified  $t^{RAD}(\max)$  limit, then access time is controlled exclusively by  $t^{AA}$ .
19. Either  $t^{RCH}$  or  $t^{RRH}$  must be satisfied for a READ cycle.
20.  $t^{OFF}(\max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
21. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles.
22. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = \text{LOW}$ .

READ CYCLE




EARLY-WRITE CYCLE



 DON'T CARE  
 UNDEFINED

STATIC COLUMN READ CYCLE




 DON'T CARE  
 UNDEFINED







**RAS ONLY REFRESH CYCLE**  
 (ADDR = A<sub>0</sub> - A<sub>8</sub>; A<sub>9</sub> and  $\overline{WE}$  = DON'T CARE.)



**CAS-BEFORE-RAS REFRESH CYCLE**  
 (A<sub>0</sub> - A<sub>9</sub>  $\overline{WE}$ , = DON'T CARE.)




**HIDDEN REFRESH CYCLE**  
 ( $\overline{WE}$  = HIGH)



## ORDER INFORMATION

1 MEG x 9, 120ns access, Static Column Access, Leaded SIP



The Micron 1 MEG DRAM module family is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance

CMOS silicon gate process. They are functionally equivalent to other manufacturer's products meeting JEDEC standards. Several parameters are sampled; however, functionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AM-BYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality.



<b>DYNAMIC RAMs</b> .....	<b>1</b>
<b>DYNAMIC RAM MODULES</b> .....	<b>2</b>
<b>MULTIPORT DYNAMIC RAMs (VRAMs)</b> .....	<b>3</b>
<b>STATIC RAMs</b> .....	<b>4</b>
<b>CACHE DATA RAMs</b> .....	<b>5</b>
<b>FIFO MEMORIES</b> .....	<b>6</b>
<b>MILITARY PRODUCTS</b> .....	<b>7</b>
<b>PACKAGE INFORMATION</b> .....	<b>8</b>
<b>SALES INFORMATION</b> .....	<b>9</b>

---



## VRAM PRODUCT SELECTION GUIDE

Memory Configuration	Access Cycle	Part Number	Access Time (ns)	Power Dissipation		Package & Number of Pins				Process	Page
				Standby	Active	PDIP	ZIP	SOJ	CDIP		
64K x 4	Page Mode	MT42C4064	100,120,150	10mw	150mw	24	24	24	24	CMOS	3-3
256K x 4	Fast Page Mode	MT42C4256	80,100,120,150	20mw	300mw	28	28	28	28	CMOS	3-29

### FOOTNOTES:

All devices require +5 Volt  $\pm$  10% power supply.



# VRAM

# 64K x 4 DRAM with 256 x 4 SAM

## FEATURES

- Industry standard pin-out, timing, and functions
- High performance CMOS silicon gate process
- Single +5V ±10% power supply
- Inputs and outputs are fully TTL and CMOS compatible
- Refresh modes:  $\overline{\text{RAS}}$  ONLY,  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ , and HIDDEN
- 256 cycle refresh within 4ms
- Optional PAGE MODE access cycles
- Dual port organization: 64K x 4 DRAM port  
256 x 4 SAM port
- Bit MASK-WRITE mode capability on DRAM port
- No refresh required for Serial Access Memory
- Low power: 10mW standby, 150mW active, typical
- Fast access times – 100ns parallel, 40ns serial

## OPTIONS

- Timing (DRAM, SAM)
  - 100ns, 40ns
  - 120ns, 40ns
  - 150ns, 60ns
- Packages
  - Plastic DIP (400 mil)
  - Ceramic DIP (400 mil)
  - Plastic ZIP
  - Plastic SOJ (300 mil)


## MARKING

- 10
- 12
- 15
- None
- C
- Z
- DJ

## GENERAL DESCRIPTION

The MT42C4064 is a high speed, dual port CMOS dynamic random access memory (DPDRAM) containing 262,144 bits. They can be accessed either by a four bit wide DRAM port or by a 256 x 4 bit serial access memory (SAM) port. Data can be transferred bidirectionally between the DRAM and the SAM.

The DRAM portion of the DPDRAM is functionally identical to the MT4067 64K x 4 bit DRAM. Four 256 bit data registers make up the serial access memory portion of the DPDRAM. Data I/O and internal data transfer is accomplished using three separate bidirectional data paths; the four bit random access I/O port, the four internal 256 bit wide paths between the DRAM and the SAM, and the four bit serial I/O port for the SAM. The rest of the circuitry



VRAM


consists of the control, timing, and address decoding logic.

Each of the ports may be operated asynchronously and independently of the other except when data is being transferred internally between them. As with all DRAMs the DPDRAM must be refreshed in order to maintain data. The refresh cycles must be timed so that all 256 combinations of  $\overline{\text{RAS}}$  addresses are executed at least every 4ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity. An internal transfer between the DRAM and the SAM counts as a refresh cycle. The SAM portion of the DPDRAM is fully static and does not require any refresh.



Figure 1  
MT42C4064 BLOCK DIAGRAM

VRAM



## PIN DESCRIPTIONS

PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
1	SC	Input	Serial Clock: Clock input to the serial address counter for the SAM registers.
2, 3, 22, 23	SDQ1 - SDQ4	Input/ Output	Serial Data I/O: Input, Output, or high impedance.
4	$\overline{\text{TR}}/\overline{\text{OE}}$	Input	Transfer Enable: Enables an internal TRANSFER operation at $\overline{\text{RAS}}$ (H → L), or  Output Enable: Enables the DRAM output buffers when taken LOW after $\overline{\text{RAS}}$ goes LOW ( $\overline{\text{CAS}}$ must also be LOW), otherwise the output buffers are in a high impedance state.
5, 6, 19, 20	DQ1 - DQ4	Input/ Output	DRAM Data I/O: Inputs, Outputs, or high impedance, and/or Mask Data Inputs: For MASK-WRITE cycle only.
7	$\overline{\text{ME}}/\overline{\text{WE}}$	Input	Mask Enable: If $\overline{\text{ME}}/\overline{\text{WE}}$ is LOW at the falling edge of $\overline{\text{RAS}}$ a MASK-WRITE cycle is performed, or  Write Enable: $\overline{\text{WE}}$ is used to select a READ ( $\overline{\text{WE}} = \text{H}$ ) or WRITE ( $\overline{\text{WE}} = \text{L}$ ) cycle when accessing the DRAM. This includes a DRAM-TO-SAM TRANSFER ( $\overline{\text{WE}} = \text{H}$ ) or SAM-TO-DRAM TRANSFER ( $\overline{\text{WE}} = \text{L}$ ).
8	$\overline{\text{RAS}}$	Input	Row Address Strobe: $\overline{\text{RAS}}$ is used to clock in the 8 Row Address bits and as a strobe for the MASK ENABLE and TRANSFER functions.
9, 10, 11, 13, 14, 15, 16, 17	A0 to A7	Input	Address Inputs: For the DRAM operation these inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select 4 bits out of the 256K available. During TRANSFER operations, A0 to A7 indicate the DRAM row being accessed (when $\overline{\text{RAS}}$ goes low) and the SAM start address (when $\overline{\text{CAS}}$ goes slow).
12	V <sub>cc</sub>	Supply	Power Supply: +5 Volts ±10%
18	$\overline{\text{CAS}}$	Input	Column Address Strobe: $\overline{\text{CAS}}$ is used to clock in the 8 column address bits and enable the DRAM output buffers ( $\overline{\text{TR}}/\overline{\text{OE}}$ must also be LOW).
21	$\overline{\text{SE}}$	Input	Serial Port Enable: $\overline{\text{SE}}$ enables the serial I/O buffers and allows a serial READ or WRITE operation to occur, otherwise the output buffers are in a high impedance state. $\overline{\text{SE}}$ is also used during a TRANSFER operation to indicate whether a SAM-TO-DRAM TRANSFER or a SERIAL INPUT MODE ENABLE cycle is performed.
24	V <sub>ss</sub>	Supply	Ground

**VRAM**

## FUNCTIONAL DESCRIPTION

The DPDRAM can be divided into three functional blocks (see Figure 1); the DRAM, the Transfer Control circuitry, and the Serial Access Memory (SAM). All of the operations described below are also shown in the AC Timing Diagrams section of this data sheet as well as summarized in the Functional Truth Table.

**Note:** *For dual function pins, the function that is not being discussed will be surrounded by parenthesis. For example, when discussing transfer operations the  $\overline{TR}/\overline{OE}$  pin will be shown as  $\overline{TR}(\overline{OE})$ .*

## DRAM OPERATION

The DRAM portion of the DPDRAM is functionally identical to standard 64K x 4 DRAMs. However, because several of the DRAM control pins are used for additional functions on this part, several conditions that were undefined or "don't care" states for the DRAM are specified for the DPDRAM. These conditions are highlighted in the following discussion.

### READ/WRITE Cycles

The 16 address bits that are used to select four memory bits from the 65,536 x 4 available are latched into the chip using the A0 -A7,  $\overline{RAS}$ , and  $\overline{CAS}$  inputs. First, the 8 row address bits are set up on the address inputs and clocked into the part when  $\overline{RAS}$  transitions from HIGH to LOW. Next, the 8 column address bits are set up on the address inputs and clocked in when  $\overline{CAS}$  goes from HIGH to LOW.

For single port DRAMs the  $\overline{OE}$  pin is a "don't care" when  $\overline{RAS}$  goes LOW. For the DPDRAM,  $(\overline{TR})/\overline{OE}$  is used, when  $\overline{RAS}$  goes LOW, to select between an internal transfer operation and a DRAM operation.  $(\overline{TR})/\overline{OE}$  must be HIGH at the  $\overline{RAS}$  HIGH to LOW transition for a DRAM port READ or WRITE operation.

If  $(\overline{ME})/\overline{WE}$  is HIGH when  $\overline{CAS}$  goes LOW, a DRAM READ operation is performed and the data from the memory cells selected will appear at the DQ1 - DQ4 port. The  $(\overline{TR})/\overline{OE}$  input must be LOW to enable the DRAM output port.

For single port DRAMs,  $\overline{WE}$  is a "don't care" when  $\overline{RAS}$  goes LOW. For the DPDRAM,  $(\overline{ME})/\overline{WE}$  is used, when  $\overline{RAS}$  goes LOW, to select between a MASK WRITE cycle and a normal WRITE cycle. If  $(\overline{ME})/\overline{WE}$  is LOW at the  $\overline{RAS}$  HIGH to LOW transition a MASK WRITE operation is selected. For a normal DRAM WRITE operation,  $(\overline{ME})/\overline{WE}$  must be HIGH at the  $\overline{RAS}$  HIGH to LOW transition.  $(\overline{ME})/\overline{WE}$  is a "don't care" at the  $\overline{RAS}$  HIGH to LOW transition for a DRAM READ cycle.

If  $(\overline{ME})/\overline{WE}$  is LOW when  $\overline{CAS}$  goes LOW, a DRAM WRITE operation is performed and the data present on the DQ1 - DQ4 port will be written into the selected memory cells. If  $(\overline{ME})/\overline{WE}$  is LOW when  $\overline{RAS}$  goes LOW the input data will be "masked" before being stored in the DRAM.

The DPDRAM can perform all the normal DRAM cycles including EARLY-WRITE, LATE-WRITE, READ-WRITE, READ-MODIFY-WRITE, PAGE-MODE READ, PAGE-MODE WRITE, and PAGE-MODE READ-MODIFY-WRITE. Refer to the AC timing parameters and diagrams in this data sheet for more details on these operations.

### MASK-WRITE

If  $(\overline{ME})/\overline{WE}$  is LOW at the  $\overline{RAS}$  HIGH to LOW transition, the data (mask data) present on the DQ1 - DQ4 inputs will be written into the bit mask data register. The mask data acts as an individual write enable for each of the four DQ1 - DQ4 pins. If a LOW (logic 0) is written to a mask data register bit the input port for that bit is disabled during the following WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic 1) on a mask data register bit enables the input port and allows normal WRITE operations to proceed. Note that  $\overline{CAS}$  is still HIGH. When  $\overline{CAS}$  goes LOW, the bits present on the DQ1 - DQ4 inputs will be either written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW). The DRAM contents that correspond to the masked bits will not be changed during the WRITE cycle. Since the mask data register is reset (to all 1's) at the end of every MASK-WRITE cycle, new mask data must be supplied at the beginning of each MASK-WRITE cycle. An example of a typical MASK-WRITE cycle is shown in Figure 2.



## TRANSFER OPERATION

### DRAM-TO-SAM TRANSFER (READ TRANSFER)

A TRANSFER operation is initiated when  $\overline{TR}/(\overline{OE})$  is LOW at  $\overline{RAS}$  (HIGH to LOW) time.  $(\overline{ME})/\overline{WE}$  indicates the direction of the transfer and must be HIGH as  $\overline{RAS}$  goes LOW for a DRAM-TO-SAM TRANSFER. In this case, the row address bits indicate the four 256 bit DRAM rows that are to be transferred to the four SAM data registers and the column address bits indicate the start address of the next SERIAL OUTPUT cycle from the SAM data registers.  $\overline{RAS}$  and  $\overline{CAS}$  are used to strobe the address bits into the part. To complete the TRANSFER,  $\overline{TR}/(\overline{OE})$  is taken HIGH while  $\overline{RAS}$  and  $\overline{CAS}$  are still LOW. The 1024 bits of DRAM data are then written into the SAM data registers and the serial shift start address is stored in an internal 8 bit register. There must be no rising edges on the Serial Clock (SC) input while the transfer is taking place (refer to the AC timing diagrams). TRANSFER cycles are the only time when SC must be synchronized with the DRAM  $\overline{RAS}$  and  $\overline{CAS}$  timing. If  $\overline{SE}$  is LOW, the first bits of the new row data will appear at the serial outputs with the next SC clock pulse.  $\overline{SE}$  enables the serial outputs and may be either HIGH or LOW during this operation.

### SAM-TO-DRAM TRANSFER (WRITE TRANSFER)

The SAM-TO-DRAM TRANSFER operation is identical to the DRAM-TO-SAM TRANSFER described above except that  $(\overline{ME})/\overline{WE}$  and  $\overline{SE}$  must be LOW when  $\overline{RAS}$  goes LOW. The row address indicates the DRAM row that the SAM data registers will be written to and the column address indicates the starting address of the next SERIAL INPUT cycle for the SAM data registers. If  $\overline{SE}$  is HIGH when  $\overline{RAS}$  goes LOW, a SERIAL INPUT MODE ENABLE cycle is performed.

## SAM OPERATION

### SERIAL INPUT/OUTPUT MODE CONTROL

The SAM port is automatically placed in the serial output mode after a DRAM-TO-SAM TRANSFER operation. Conversely, after a SAM-TO-DRAM TRANSFER the SAM port will be in the serial input mode.

### SERIAL INPUT MODE ENABLE (PSEUDO WRITE TRANSFER)

It is possible to change the direction of the SAM port from output to input without performing a SAM-TO-DRAM TRANSFER. This operation, called a SERIAL INPUT MODE ENABLE cycle, is simply a SAM-TO-DRAM TRANSFER cycle with  $\overline{SE}$  held HIGH instead of LOW. The DRAM data will not be disturbed and the data registers will be ready to accept input data.

The only way to put the SAM port in the serial output mode is to do a DRAM-TO-SAM TRANSFER.

### SERIAL INPUT and SERIAL OUTPUT

The control inputs for SERIAL INPUT and SERIAL OUTPUT are SC and  $\overline{SE}$ . The rising edge of SC increments the serial address counter and provides access to the next SAM location.  $\overline{SE}$  enables or disables the serial input/output buffers.

Serial output of the SAM data register contents will start at the serial start address that was loaded during the DRAM-TO-SAM TRANSFER cycle. The SC input increments the address counter and presents the contents of the next SAM location to the four bit port.  $\overline{SE}$  is used as an output enable during the SAM output operation. The serial address is automatically incremented with every SC LOW to HIGH transition, regardless of whether  $\overline{SE}$  is HIGH or LOW, and will wrap around to location 0 after reaching its maximum count of 255.

SC is also used to clock in data when the device is in the serial input mode. As in the serial output operation, the contents of the serial address register, which was loaded when the serial input mode was enabled, will determine the serial address that the first bit will be written.  $\overline{SE}$  acts as an enable for serial data input and must be LOW for normal serial input. If  $\overline{SE}$  is HIGH, the data inputs are disabled and the SAM contents will not be modified. The serial address register is incremented with every L → H transition of SC, regardless of the logic level on the  $\overline{SE}$  input.

## FUNCTIONAL TRUTH TABLE

DRAM Operations (SC, SE, and SDQ1 — SDQ4 are don't care)

Function	RAS	CAS	ME/WE		TR/OE		Addresses		DQ1 to DQ4	Notes
			tR*	tC*	tR*	tC*	tR*	tC*		
Standby	H	H	X	X	X	X	X	X	High Impedance	
READ	L	L	X	H	H	H→L	ROW	COL	Data Out	
WRITE (EARLY-WRITE)	L	L	H	L	H	X	ROW	COL	Data In	1
MASK-WRITE	H→L	L	L	L	H	X	ROW	COL	Mask Data In, Valid Data In	
READ-WRITE	L	L	H	H→L	H	L→H	ROW	COL	Valid Data Out,	1
PAGE-MODE READ	L	H→L→H, H→L→H	H	H	H	H→L	ROW	COL	Valid Data Out	
PAGE-MODE WRITE	L	H→L→H, H→L→H	H	L	H	X	ROW	COL	Valid Data In	
PAGE-MODE READ-WRITE	L	H→L→H, H→L→H	H	H→L	H	L→H	ROW	COL	Valid Data Out, Valid Data In	1
RAS ONLY REFRESH	L	H	X	n/a	H	n/a	ROW	n/a	High Impedance	
HIDDEN REFRESH	L→H→L	L	X	H	H	L	ROW	COL	Valid Data Out	
CAS-BEFORE-RAS REFRESH	H→L	L	X	X	H	X	X	X	High Impedance	

## TRANSFER Operations (DQ1 — DQ4 are don't care)

Function	RAS	CAS	ME/WE		TR/OE		Addresses		SC	SE	SDQ1 to SDQ4	Notes
			tR*	tC*	tR*	tC*	tR*	tC*				
DRAM-TO-SAM TRANSFER	L	L	H	X	L	L	ROW	SSA**	X	X	X	2
SAM-TO-DRAM TRANSFER	L	L	L	X	L	X	ROW	SSA**	X	L	X	3
SERIAL INPUT MODE ENABLE	L	L	L	X	L	X	ROW	SSA**	X	H	X	4

- \* tR = when RAS goes from HIGH to LOW  
 tC = when CAS goes from HIGH to LOW  
 \*\* SSA = SAM Start Address, the serial address that the next serial input or output cycle will start with.

- Notes:** 1. Any type of WRITE cycle may also be a MASK-WRITE cycle.  
 2. The SAM will be in a SERIAL OUTPUT mode after a DRAM-TO-SAM TRANSFER.  
 3. The SAM will be in a SERIAL INPUT mode after a SAM-TO-DRAM TRANSFER.  
 4. The SAM will be put in the SERIAL INPUT mode but the SAM-TO-DRAM TRANSFER will not occur.

### Serial I/O Operations (RAS, CAS, ME/WE, TR/OE, and DQ1 - DQ4 are don't care)

Function	SC	SE	SDQ1 — SDQ4	Notes
SERIAL OUTPUT	L→H	L	Valid Data Out	5
SERIAL INPUT	L→H	L	Valid Data In	6

Notes: 5. The SAM must be in the SERIAL OUTPUT mode.  
 6. The SAM must be in the SERIAL INPUT mode.

VRAM

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on Vcc supply relative to Vss ..... -1.0V to +7.0V  
 Operating Temperature, Ta(Ambient) ..... 0°C to +70°C  
 Storage Temperature (Ceramic) ..... -65°C to +150°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1

### DC ELECTRICAL CHARACTERISTICS

(Notes 3, 4, 5) (0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
INPUT LEAKAGE CURRENT (any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> , all other pins not under test = 0 volts).	I <sub>L</sub>	-10	10	μA	
OUTPUT LEAKAGE CURRENT (Dout is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> ).	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS					
Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	
Output Low voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	1

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A0-A7), D <sub>IN</sub>	C <sub>I1</sub>		5	pF	18
Input Capacitance $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$ , SC, SE	C <sub>I2</sub>		7	pF	18
Output Capacitance D <sub>OUT</sub>	C <sub>O</sub>		7	pF	18

## CURRENT DRAIN, SAM IN STANDBY

(Notes 2, 3) ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

PARAMETER/CONDITION OF DRAM	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ =Cycling; $T_{RC}=T_{RC}(\text{MIN})$ ).	I <sub>CC1</sub>		40	mA	4
OPERATING CURRENT: PAGE-MODE ( $\overline{\text{RAS}}=V_{IL}$ , $\overline{\text{CAS}}$ =Cycling; $T_{PC}=T_{PC}(\text{MIN})$ ).	I <sub>CC2</sub>		40	mA	4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min).	I <sub>CC3</sub>		10	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{CC}-0.2\text{V}$ after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at $V_{CC}-0.2\text{V}$ or $V_{SS} + 0.2\text{V}$ ).	I <sub>CC4</sub>		4	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ( $\overline{\text{RAS}}$ =Cycling; $\overline{\text{CAS}}=V_{IH}$ ).	I <sub>CC5</sub>		30	mA	
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ =Cycling).	I <sub>CC6</sub>		30	mA	5
SAM/DRAM DATA TRANSFER	I <sub>CC7</sub>		60	mA	

## CURRENT DRAIN, SAM ACTIVE (t<sub>sc</sub> = MIN)

(Notes 2, 3) ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

PARAMETER/CONDITION OF DRAM	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ =Cycling; $T_{RC}=T_{RC}(\text{MIN})$ ).	I <sub>CC8</sub>		60	mA	4
OPERATING CURRENT: PAGE-MODE ( $\overline{\text{RAS}}=V_{IL}$ , $\overline{\text{CAS}}$ =Cycling; $T_{PC}=T_{PC}(\text{MIN})$ ).	I <sub>CC9</sub>		60	mA	4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min).	I <sub>CC10</sub>		30	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{CC}-0.2\text{V}$ after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at $V_{CC}-0.2\text{V}$ or $V_{SS} + 0.2\text{V}$ ).	I <sub>CC11</sub>		25	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ( $\overline{\text{RAS}}$ =Cycling; $\overline{\text{CAS}}=V_{IH}$ ).	I <sub>CC12</sub>		50	mA	
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ =Cycling).	I <sub>CC13</sub>		50	mA	5
SAM/DRAM DATA TRANSFER	I <sub>CC14</sub>		90	mA	



## DRAM TIMING PARAMETERS

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 3, 4, 5, 10, 11, 17) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	$t_{RC}$	190		220		260		ns	6, 7
READ-MODIFY-WRITE cycle time	$t_{RWC}$	250		295		345		ns	20, 21
PAGE-MODE READ or WRITE cycle time	$t_{PC}$	75		90		110		ns	6, 7
PAGE-MODE READ-MODIFY-WRITE cycle time	$t_{PRWC}$	125		150		175		ns	20, 21
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		50		60		75	ns	7, 9
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ pulse width (PAGE-MODE)	$t_{RASP}$	100	100,000	120	100,000	150	100,000	ns	
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	50		60		75		ns	
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	50	10,000	60	10,000	75	10,000	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	$t_{CPN}$	15		20		25		ns	
$\overline{\text{CAS}}$ precharge time (PAGE-MODE)	$t_{CP}$	15		20		25		ns	19
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay	$t_{RCD}$	10	50	15	60	15	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	10		10		10		ns	
Row address set-up time	$t_{ASR}$	0		0		0		ns	
Row address hold time	$t_{RAH}$	10		15		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		ns	
Column address hold time	$t_{CAH}$	20		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$ )	$t_{AR}$	60		70		80		ns	
READ command set-up time	$t_{RCS}$	0		0		0		ns	
READ command hold time (referenced to $\overline{\text{CAS}}$ )	$t_{RCH}$	0		0		0		ns	14
READ command hold time (referenced to $\overline{\text{RAS}}$ )	$t_{RRH}$	0		0		0		ns	

**DRAM TIMING PARAMETERS (Continued)**  
**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**  
 (Notes 3, 4, 5, 10, 11, 17) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
$\overline{\text{WE}}$ command set-up time	$t_{\text{WCS}}$	0		0		0		ns	16
WRITE command hold time	$t_{\text{WCH}}$	20		25		30		ns	
WRITE command hold time (referenced to $\overline{\text{RAS}}$ )	$t_{\text{WCR}}$	70		80		90		ns	
WRITE command pulse width	$t_{\text{WP}}$	20		25		30		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	$t_{\text{RWL}}$	25		30		35		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	$t_{\text{CWL}}$	25		30		35		ns	
Data-in set-up time	$t_{\text{DS}}$	0		0		0		ns	15
Data-in hold time	$t_{\text{DH}}$	15		20		25		ns	15
Data-in hold time (referenced to $\overline{\text{RAS}}$ )	$t_{\text{DHR}}$	70		80		90		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	$t_{\text{CWD}}$	65		80		95		ns	16, 20
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	$t_{\text{RWD}}$	120		150		185		ns	16, 20
$\overline{\text{ME}}/\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Set Up Time	$t_{\text{WSR}}$	0		0		0	ns		
$\overline{\text{ME}}/\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Hold Time	$t_{\text{RWH}}$	10		10		15	ns		
Mask Data (DQ <sub>0</sub> ) to $\overline{\text{RAS}}$ Set Up Time	$t_{\text{MS}}$	0		0		0		ns	
Mask Data (DQ <sub>0</sub> ) to $\overline{\text{RAS}}$ Hold Time	$t_{\text{MH}}$	20		20		25		ns	
Transition time (rise or fall)	$t_{\text{T}}$	3	50	3	50	3	50	ns	
Refresh Period (256 cycles)	$t_{\text{REF}}$		4		4		4	ms	
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t_{\text{CSR}}$	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- refresh)	$t_{\text{CHR}}$	20		25		30		ns	22
$\overline{\text{CAS}}$ to output in low-Z	$t_{\text{CLZ}}$	5		5		5		ns	
Output buffer turn-off delay	$t_{\text{OFF}}$	0	25	0	25	0	30	ns	12
Output Enable	$t_{\text{OE}}$		25		25		30	ns	
Output Disable	$t_{\text{OD}}$		25		25		30	ns	

## NOTES

1. All voltages referenced to  $V_{SS}$ .
2.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The  $\overline{RAS}$  cycle wake-up should be repeated any time the 4ms static refresh requirement is exceeded.
4. AC characteristics assume  $t_T = 5ns$ .
5.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^\circ C \leq T_A \leq 70^\circ C$ ) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that  $t_{RCD} < t_{RCD}(\max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
9. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
10. If  $\overline{CAS} = V_{IH}$ , DRAM data output is high impedance.
11. If  $\overline{CAS} = V_{IL}$ , DRAM data output may contain data from the last valid READ cycle.
12.  $t_{OFF}(\max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
13. Operation within the  $t_{RCD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
14.  $t_{RCH}$  is referenced to the first rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ .
15. These parameters are referenced to  $\overline{CAS}$  leading edge in EARLY WRITE cycles and to  $\overline{WE}$  leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
16.  $t_{WCS}$ ,  $t_{CWD}$  and  $t_{RWD}$  are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS}(\min)$  the cycle is an EARLY-WRITE cycle and the data output will remain open circuit throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}(\min)$  and  $t_{RWD} \geq t_{RWD}(\min)$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
17. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
18. Capacitance calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ . This parameter is sampled.
19. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CP}$ . Note 8 applies to determine valid data out.
20. Includes the  $\overline{OE}$  delay time (30ns for the -10, 40ns for the -12, and 50ns for the -15).
21. During a READ cycle if  $\overline{OE}$  is low then taken high ( $V_{IH}$ )  $D_{OUT}$  goes open. If  $\overline{OE}$  is tied permanently low a READ-MODIFY-WRITE operation is not possible.
22. Enables on-chip refresh and address counters.
23. TRANSFER Command means that  $TR/(\overline{OE})$  is LOW when  $\overline{RAS}$  goes LOW.
24. NON-TRANSFER Command means that  $TR/(\overline{OE})$  is HIGH when  $\overline{RAS}$  goes LOW.
25. Measured with a load equivalent to 2 TTL gates and 50pF.

**TRANSFER AND MODE CONTROL TIMING PARAMETERS**  
**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**  
 (Notes 3, 4, 5, 17, 25) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
TRANSFER Command to RAS Set Up Time	$t_{TS}$	0		0		0		ns	23
TRANSFER Command to RAS Hold Time	$t_{RTH}$	80		90		100		ns	23
TRANSFER Command to CAS Hold Time	$t_{CTH}$	30		30		35		ns	23
TRANSFER Command to SC Lead Time	$t_{TSL}$	5		5		10		ns	23
TRANSFER Command to RAS Lead Time	$t_{TRL}$	10		10		10		ns	23
TRANSFER Command to RAS Delay Time	$t_{TRD}$	15		15		20		ns	23
TRANSFER Command to CAS Time	$t_{TCL}$	10		10		10		ns	23
TRANSFER Command to CAS Delay Time	$t_{TCD}$	15		15		20		ns	23
First SC edge to TRANSFER Command Delay Time	$t_{TSD}$	10		10		20		ns	23
SAM-TO-DRAM (WRITE) Transfer Command to RAS Hold Time	$t_{RTHW}$	10		10		15		ns	
Serial Output Buffer Turn Off Delay from RAS	$t_{SDZ}$	10	40	10	50	10	60	ns	
SC to RAS Set Up Time	$t_{SRS}$	35		40		45		ns	
RAS to SC Delay Time	$t_{SRD}$	25		30		35		ns	
Serial Data Input to SE Delay Time	$t_{SZE}$	0		0		0		ns	
RAS to SD Buffer Turn On Time	$t_{SRO}$	0		0		0		ns	
Serial Data Input Delay from RAS	$t_{SDD}$	50		55		60		ns	
Serial Data Input to RAS Delay Time	$t_{SZS}$	0		0		0		ns	
Serial Input Mode Enable (SE) to RAS Set Up Time	$t_{ESR}$	0		0		0		ns	
Serial Input Mode Enable (SE) to RAS Hold Time	$t_{REH}$	10		10		15		ns	
NON-TRANSFER Command to RAS Set Up Time	$t_{YS}$	0		0		0		ns	24
NON-TRANSFER Command to RAS Hold Time	$t_{YH}$	10		10		10		ns	24

**VRAM**

## SAM TIMING PARAMETERS


### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 3, 4, 5, 17, 25) ( $0^{\circ}C \leq T_A \leq +70^{\circ}C$ ,  $V_{CC} = 5.0V \pm 10\%$ )


A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Serial Clock Cycle Time	$t_{SC}$	40	50000	40	50000	60	50000	ns	
Access Time from SC	$t_{SAC}$		40		40		60	ns	
SC Precharge Time	$t_{SP}$	10		10		20		ns	
SC Pulse Width	$t_{SAS}$	10		10		20		ns	
Access Time from SE	$t_{SEA}$		25		30		40	ns	
SE Precharge Time	$t_{SEP}$	15		15		20		ns	
SE Pulse Width	$t_{SE}$	15		15		20		ns	
Serial Data Out Hold Time after SC High	$t_{SOH}$	10		10		10		ns	
Serial Output Buffer Turn Off Delay from SE	$t_{SEZ}$	0	15	0	25	0	30	ns	
Serial Data in Set Up Time	$t_{SDS}$	0		0		0		ns	
Serial Data in Hold Time	$t_{SDH}$	20		20		25			
SERIAL INPUT (Write) Enable Set Up Time	$t_{SWS}$	0		0		0		ns	
SERIAL INPUT (Write) Enable Hold Time	$t_{SWH}$	30		35		45		ns	
SERIAL INPUT (Write) Disable Set Up Time	$t_{SWIS}$	0		0		0		ns	
SERIAL INPUT (Write) Disable Hold Time	$t_{SWIH}$	30		35		45		ns	

VRAM

DRAM READ CYCLE




DRAM EARLY-WRITE CYCLE




 DON'T CARE  
 UNDEFINED


## DRAM MASK-WRITE CYCLE




## DRAM READ-WRITE CYCLE (READ-MODIFY-WRITE CYCLE and LATE-WRITE CYCLE)





## DRAM PAGE-MODE READ CYCLE



## DRAM PAGE-MODE EARLY-WRITE CYCLE




 DON'T CARE  
 UNDEFINED

**NOTE:** If  $\overline{ME/WE}$  is LOW, a MASK-WRITE cycle will be performed.




**DRAM PAGE-MODE READ-WRITE CYCLE  
(READ-MODIFY-WRITE CYCLE)**




**NOTE: 1:** If  $\overline{ME/WE}$  is LOW, a MASK-WRITE cycle will be performed

**RAS ONLY REFRESH CYCLE  
( $\overline{ME/WE}$  = Don't Care)**




DON'T CARE  
 UNDEFINED

**CAS-BEFORE-RAS REFRESH CYCLE**  
 ( $A_0 - A_7$  and  $\overline{ME}/\overline{WE}$  are Don't Care.)




**HIDDEN REFRESH CYCLE**



**NOTE:** A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{ME}/\overline{WE} = \text{LOW}$  (when  $\overline{CAS}$  goes LOW) and  $\overline{TR}/\overline{OE} = \text{HIGH}$ .


**DRAM-TO-SAM TRANSFER  
(READ TRANSFER)**  
(When part was previously in the SERIAL OUTPUT mode.)



**NOTE 1:** This SE pulse is shown to illustrate the SERIAL OUTPUT ENABLE and DISABLE timing. It is not required.


**DRAM-TO-SAM TRANSFER  
(READ TRANSFER)**

(When part was previously in the SERIAL INPUT mode.)




**NOTE 1:** There must be no rising edges on the SC input during this time.

**SAM-TO-DRAM TRANSFER  
(WRITE TRANSFER)**  
(When part was previously in the SERIAL INPUT mode.)



- NOTE 1:** If  $\overline{SE}$  is LOW, the SAM data will be transferred to the DRAM.  
If  $\overline{SE}$  is HIGH, the SAM data will not be transferred to the DRAM (SERIAL INPUT MODE ENABLE cycle).
- NOTE 2:**  $\overline{SE}$  must be LOW to input new serial data, but the serial address register is incremented by SC regardless of  $\overline{SE}$ .
- NOTE 3:** There must be no rising edges on the SC input during this time.

**SAM-TO-DRAM TRANSFER**  
**(WRITE TRANSFER or PSEUDO WRITE TRANSFER)**  
 (When part was perviously in the SERIAL OUTPUT mode.)




**NOTE 1:** If  $\overline{SE}$  is LOW, the SAM data will be transferred to the DRAM.

If  $\overline{SE}$  is HIGH, the SAM data will not be transferred to the DRAM (SERIAL INPUT MODE ENABLE cycle).

**NOTE 2:**  $\overline{SE}$  must be LOW to input new serial data, but the serial address register is incremented by SC regardless of  $\overline{SE}$ .


**NOTE 3:** There must be no rising edges on the SC input during this time.

SAM SERIAL INPUT




VRAM

SAM SERIAL OUTPUT



## ORDER INFORMATION



The Micron MT42C4064 is functionally equivalent to other manufacturer's products meeting JEDEC standards. It is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using the high speed,

low power CMOS double poly, single metal process. Micron's QUALITY ASSURED policy is to offer prompt, accurate, and courteous service while assuring reliability and quality. Functionality is consistently assured over a wider power supply, temperature, and refresh range than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.





# VRAM

# 256K x 4 DRAM with 512 x 4 SAM

## FEATURES

- Industry standard pin-out, timing, and functions
- High performance CMOS silicon gate process
- Single +5V  $\pm 10\%$  power supply
- Inputs and outputs are fully TTL and CMOS compatible
- Refresh modes:  $\overline{\text{RAS}}$  ONLY,  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ , and HIDDEN
- 512 cycle refresh within 8ms
- Optional FAST PAGE MODE access cycles
- Dual port organization: 256K x 4 DRAM port  
512 x 4 SAM port
- No refresh required for Serial Access Memory
- Low power: 5mw standby, 200mw active, typical
- Fast access times – 80ns random, 25ns serial

## SPECIAL FUNCTIONS

- Masked Write
- Persistent Masked Write
- Split READ and WRITE Transfers
- Block Write
- Serial Input

## OPTIONS

- Timing (DRAM, SAM)
 

80ns, 25ns	-8
100ns, 30ns	-10
120ns, 35ns	-12
150ns, 40ns	-15


## MARKING

## GENERAL DESCRIPTION

The MT42C4256 is a high speed, dual port CMOS dynamic random access memory (DPDRAM) containing 1,048,576 bits. They can be accessed either by a four bit wide DRAM port or by a 512 x 4 bit serial access memory (SAM) port. Data can be transferred bidirectionally between the DRAM and the SAM.

The DRAM portion of the DPDRAM is functionally identical to the MT4C4256 (256K x 4) bit DRAM. Four 512 bit data registers make up the serial access memory portion of the DPDRAM. Data I/O and internal data transfer is accomplished using three separate bidirectional data paths; the four bit random access I/O port, the four internal 512 bit wide paths between the DRAM and the SAM, and the four bit serial I/O port for the SAM. The rest of the circuitry consists of the control, timing, and address decoding logic.

## PIN ASSIGNMENT (Top View)




NOTE: 28-Pin Packaging To Be Determined.

Each of the ports may be operated asynchronously and independently of the other except when data is being transferred internally between them. As with all DRAMs the DPDRAM must be refreshed in order to maintain data. The refresh cycles must be timed so that all 512 combinations of RAS addresses are executed at least every 8ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity. An internal transfer between the DRAM and the SAM counts as a refresh cycle. The SAM portion of the DPDRAM is fully static and does not require any refresh.

The operation and control of the MT42C4256 is compatible with (and can be identical to) the operation of the MT42C4064 64Kx4 Video RAM. However, the MT42C4256 offers several additional functions which may be used to increase system performance or ease critical timing requirements. These "special functions" are described in detail in the following section.

MT42C4256 BLOCK DIAGRAM



VRAM

## PIN DESCRIPTIONS

DIP/SOJ PIN NUMBER(S)	ZIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
5, 6, 23, 24	12, 13, 2, 3	DQ1 - DQ4	Input/ Output	DRAM Data I/O, inputs for MASK REGISTER and COLOR REGISTER load cycles, and ADDRESS MASK inputs for BLOCK WRITE.
19, 18, 17, 16, 13, 12, 11, 15, 10	26, 25, 24, 23, 20, 19, 18, 22, 17	A0 to A8	Input	Address Inputs: For the DRAM operation these inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select 4 bits out of the 256K x 4 available. During TRANSFER operations, A0 to A8 indicate the DRAM row being accessed (when $\overline{\text{RAS}}$ goes low) and the SAM start address (when $\overline{\text{CAS}}$ goes low).
9	16	$\overline{\text{RAS}}$	Input	Row Address Strobe: $\overline{\text{RAS}}$ is used to clock in the 9 Row Address bits and as a strobe for the $\overline{\text{ME/WE}}$ , $\overline{\text{TR/OE}}$ , and DSF inputs.
21	28	$\overline{\text{CAS}}$	Input	Column Address Strobe: $\overline{\text{CAS}}$ is used to clock in the 9 column address bits and enable the DRAM output buffers (along with $\overline{\text{TR/OE}}$ ) and as a strobe for the DSF input.
7	14	$\overline{\text{ME/WE}}$	Input	Mask Enable: If $\overline{\text{ME/WE}}$ is LOW at the falling edge of $\overline{\text{RAS}}$ a MASK-WRITE cycle is performed, or  Write Enable: $\overline{\text{ME/WE}}$ is also used to select a READ ( $\overline{\text{ME/WE}} = \text{H}$ ) or WRITE ( $\overline{\text{ME/WE}} = \text{L}$ ) cycle when accessing the DRAM. This includes a READ TRANSFER ( $\overline{\text{ME/WE}} = \text{H}$ ) or WRITE TRANSFER ( $\overline{\text{ME/WE}} = \text{L}$ ).
4	11	$\overline{\text{TR/OE}}$	Input	Transfer Enable: Enables an internal TRANSFER operation at $\overline{\text{RAS}}$ (H $\rightarrow$ L), or  Output Enable: Enables the DRAM output buffers when taken LOW after $\overline{\text{RAS}}$ goes LOW ( $\overline{\text{CAS}}$ must also be LOW), otherwise the output buffers are in a high impedance state.
2, 3, 26, 27	9, 10, 5, 6	SDQ1 - SDQ4	Input/ Output	Serial Data I/O: Input, Output, or high impedance.
1	8	SC	Input	Serial Clock: Clock input to the serial address counter for the SAM registers.
25	4	$\overline{\text{SE}}$	Input	Serial Port Enable: $\overline{\text{SE}}$ enables the serial I/O buffers and allows a serial READ or WRITE operation to occur, otherwise the output buffers are in a high impedance state. $\overline{\text{SE}}$ is also used during a TRANSFER operation to indicate whether a WRITE TRANSFER or a SERIAL INPUT MODE ENABLE cycle is performed.
22	1	DSF	Input	Special Function Select: DSF is used to indicate which special functions (Block Write, Masked Write vs. Persistent Masked Write, etc.) are used on a particular access cycle.
20	27	QSF	Output	Split SAM Status: QSF indicates which half of the SAM is being accessed when the Split SAM Transfer mode is being used.
8	15	NC	-	No Connect - This pin should be either left unconnected or tied to ground.
14	21	Vcc	Supply	Power Supply: +5 Volts $\pm$ 10%
28	7	Vss	Supply	Ground

## FUNCTIONAL DESCRIPTION

The MT42C4256 can be divided into three functional blocks (see Figure 1); the DRAM, the Transfer circuitry, and the Serial Access Memory (SAM). All of the operations described below are also shown in the AC Timing Diagrams section of this data sheet as well as summarized in the Functional Truth Table.

**Note:** For dual function pins, the function that is not being discussed will be surrounded by parenthesis. For example, when discussing transfer operations the  $\overline{\text{TR}}/\overline{\text{OE}}$  pin will be shown as  $\overline{\text{TR}}/(\overline{\text{OE}})$ .

## DRAM OPERATION

### DRAM REFRESH

Like any DRAM based memory, the MT42C4256 Video RAM must be refreshed in order to retain data. All 512 row address combinations must be accessed within 8ms. The MT42C4256 supports  $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$ ,  $\overline{\text{RAS}}\text{ ONLY}$  and HIDDEN types of refresh cycles.

For the  $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$  refresh mode the row addresses are generated and stored in an internal address counter. The user need not supply any address data and simply must perform 512  $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$  cycles within the 8ms time period.

The refresh address must be generated externally and applied to A0-A8 inputs for  $\overline{\text{RAS}}\text{ ONLY}$  refresh cycles. The DQ I/O pins remain in a high -Z state for both the  $\overline{\text{RAS}}\text{ ONLY}$  and  $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$  refresh cycles.

HIDDEN refresh cycles are performed by toggling  $\overline{\text{RAS}}$  (and keeping  $\overline{\text{CAS}}$  low) after a READ or WRITE cycle. This performs  $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$  refresh cycles but does not disturb the DQ lines.

Any DRAM READ, WRITE, or TRANSFER cycle also refreshes the DRAM row that is being accessed. The SAM portion of the MT42C4256 does not require any refreshing.

### DRAM READ AND WRITE CYCLES

The DRAM portion of the DPDRAM is nearly identical to standard 256K x 4 DRAMs. However, because several of the DRAM control pins are used for additional functions on this part, several conditions that were undefined or

“don't care” states for the DRAM are specified for the DPDRAM. These conditions are highlighted in the following discussion. In addition, the DPDRAM has several special functions that can be used when writing to the DRAM.

The 18 address bits that are used to select four memory bits from the 262,144 x 4 available are latched into the chip using the A0-A8,  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  inputs. First, the 9 row address bits are set-up on the address inputs and clocked into the part when  $\overline{\text{RAS}}$  transitions from high to low. Next, the 9 column address bits are set-up on the address inputs and clocked in when  $\overline{\text{CAS}}$  goes from high to low.


For single port DRAMs the  $\overline{\text{OE}}$  pin is a “don't care” when  $\overline{\text{RAS}}$  goes low. For the DPDRAM,  $(\overline{\text{TR}})/\overline{\text{OE}}$  is used, when  $\overline{\text{RAS}}$  goes low, to select between DRAM and TRANSFER CYCLES.  $(\overline{\text{TR}})/\overline{\text{OE}}$  must be high at the  $\overline{\text{RAS}}$  high to low transition for all DRAM operations (except  $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$  refresh).

If  $(\overline{\text{ME}})/\overline{\text{WE}}$  is high when  $\overline{\text{CAS}}$  goes low, a DRAM READ operation is performed and the data from the memory cells selected will appear at the DQ1-DQ4 port. The  $(\overline{\text{TR}})/\overline{\text{OE}}$  input must transition from high to low sometime after  $\overline{\text{RAS}}$  falls in order to enable the DRAM output port.

For single port normal DRAMs,  $\overline{\text{WE}}$  is a “don't care” when  $\overline{\text{RAS}}$  goes low. For the DPDRAM,  $(\overline{\text{ME}})/\overline{\text{WE}}$  is used, when  $\overline{\text{RAS}}$  goes low, to select between a MASK WRITE cycle and a normal WRITE cycle. If  $(\overline{\text{ME}})/\overline{\text{WE}}$  is low at the  $\overline{\text{RAS}}$  high to low transition a MASK WRITE operation is selected. For a normal DRAM WRITE operation,  $(\overline{\text{ME}})/\overline{\text{WE}}$  must be high at the  $\overline{\text{RAS}}$  high to low transition.  $(\overline{\text{ME}})/\overline{\text{WE}}$  is a “don't care” at the  $\overline{\text{RAS}}$  high to low transition for a DRAM READ cycle.

If  $(\overline{\text{ME}})/\overline{\text{WE}}$  is low when  $\overline{\text{CAS}}$  goes low, a DRAM WRITE operation is performed and the data present on the DQ1-DQ4 data port will be written into the selected memory cells. If  $(\overline{\text{ME}})/\overline{\text{WE}}$  is low when  $\overline{\text{RAS}}$  goes low the input data will be “masked” before being stored in the DRAM.

The DPDRAM can perform all the normal DRAM cycles including READ, EARLY-WRITE, LATE-WRITE, READ-MODIFY-WRITE, PAGE-MODE READ, PAGE-MODE WRITE, and PAGE-MODE READ-MODIFY-WRITE. Refer to the AC timing parameters and diagrams in the data sheet for more details on these operations.




**Figure 2**  
**NON-PERSISTENT MASKED WRITE EXAMPLE**

**NON-PERSISTENT MASKED WRITE**

The MASKED WRITE feature eliminates the need to do a READ-MODIFY-WRITE cycle when changing only certain bits within a four bit word. The MT42C4256 supports two types of MASKED WRITE cycles, NON-PERSISTENT MASKED WRITE and PERSISTENT MASKED WRITE.

If  $\overline{ME}/(\overline{WE})$  is low and DSF is low at the  $\overline{RAS}$  high to low transition, the data (mask data) present on the DQ1-DQ4 inputs will be written into the MASK WRITE data register. The mask data acts as an individual write enable for each of the four DQ1-DQ4 pins. If a low(logic 0) is written to a mask data register bit the input port for that bit is disabled during the following WRITE operation and no new data will be written to that DRAM cell location. A high (logic 1)

on a mask data register bit enables the input port and allows normal WRITE operation to proceed. Note that  $\overline{CAS}$  is still high. When  $\overline{CAS}$  goes low, the bits present on the DQ1-DQ4 inputs will be either written to the DRAM (if the mask data bit was high) or ignored (if the mask data bit was low). The DRAM contents that correspond to the masked bits will not be changed during the WRITE cycle. For NON-PERSISTENT MASKED WRITE cycles the mask data register is reset (to all ones) at the end of the cycle and new mask data must be supplied for each NON-PERSISTENT MASKED WRITE cycle, even if the same mask data is being used repeatedly. An example of NON-PERSISTENT MASKED WRITE cycle is shown in Figure 2.



X = NOT EFFECTIVE (DON'T CARE)


Figure 3  
PERSISTENT MASKED WRITE EXAMPLE

**PERSISTENT MASKED WRITE**

The PERSISTENT MASKED WRITE feature eliminates the need to rewrite the MASK data before each MASK WRITE cycle if the same MASK data is being used repeatedly. The internal MASK WRITE DATA REGISTER is loaded when  $\overline{RAS}$  goes low by holding  $\overline{ME}/(\overline{WE})$  high and DSF high (see LOAD MASK REGISTER).

PERSISTENT MASKED WRITE cycles can then be performed by simply taking  $\overline{ME}/(\overline{WE})$  low and DSF high when  $\overline{RAS}$  goes low. The contents of the PERSISTENT

MASK DATA REGISTER will then be used as the mask data for the DRAM inputs. Unlike the NON-PERSISTENT MASKED WRITE cycle, the contents of the MASK WRITE DATA REGISTER are not reset at the end of a PERSISTENT MASKED WRITE cycle. Another PERSISTENT MASKED WRITE cycle can be performed without having to reload the MASK DATA register. Figure 3 shows the LOAD WRITE MASK REGISTER and PERSISTENT MASKED WRITE cycle operation.



**Figure 4**  
**BLOCK WRITE EXAMPLE**

**BLOCK WRITE**

If DSF is low when  $\overline{\text{CAS}}$  goes low the MT42C4256 will perform a BLOCK WRITE cycle instead of a normal WRITE cycle. In BLOCK WRITE cycles, the contents of the Color Register are directly written to four adjacent column locations (see Figure 4). The Color Register must be loaded prior to beginning BLOCK WRITE cycles (see LOAD COLOR REGISTER).

The ROW is addressed as in a normal DRAM WRITE cycle, however when  $\overline{\text{CAS}}$  goes low only the A2-A8 inputs are used. A2-A8 specify the "block" of four adjacent column locations that will be accessed. The DQ inputs are then used to determine what combination of the four column

locations will be changed. DQ1 acts as a write enable for column location A0=0, A1=0; DQ2 controls column location A0=1, A1=0; DQ3 controls A0=0, A1=1, and DQ4 controls A0=1, A1=1. The write enable controls are active high, a logic 1 enables and a logic 0 disables the WRITE function.

The contents of the Color Register will then be written to the column locations enabled. Each DQ location of the Color Register is written to the four column locations (or any of the four that are enabled) in the corresponding DQ bit plane.



**NON-PERSISTENT MASKED BLOCK WRITE**

The MASKED WRITE functions can also be used during BLOCK WRITE cycles. NON-PERSISTENT MASKED BLOCK WRITE operates exactly like the normal NON-PERSISTENT MASKED WRITE except the mask is now applied to four column locations instead of just one column location.

Like NON-PERSISTENT MASKED WRITE, the combination of  $\overline{ME}/(\overline{WE})$  low and DSF low when  $\overline{CAS}$  goes low initiates the NON-PERSISTENT MASKED BLOCK WRITE. By using both the Column Mask input and the MASKED WRITE function, any combination of the four bit planes can be masked and any combination of the four column locations can be masked.

**PERSISTENT MASKED BLOCK WRITE**

This cycle is also performed exactly like the normal PERSISTENT MASKED WRITE except that DSF is high when  $\overline{CAS}$  goes low to indicate the BLOCK WRITE function. Both the Mask Register and the Color Register must be loaded with the appropriate data prior to starting a PERSISTENT MASKED BLOCK WRITE.

**LOAD MASK REGISTER**

The LOAD MASK REGISTER operation and timing are identical to a normal WRITE cycle except that DSF is high when  $\overline{RAS}$  goes low. As shown in the Truth Table, the

combination of  $\overline{TR}/(\overline{OE})$ ,  $\overline{ME}/(\overline{WE})$ , and DSF being high when  $\overline{RAS}$  goes low indicates the cycle is a register load cycle. DSF is used when  $\overline{CAS}$  goes low to select the register to be loaded and must be low for a LOAD MASK REGISTER cycle. The data present on the DQ lines will then be written to the MASK REGISTER.

Note: For a normal DRAM WRITE cycle the WRITE MASK REGISTER is disabled but not modified. The contents of WRITE MASK REGISTER will not be changed unless a NON-PERSISTENT MASK WRITE cycle or a LOAD MASK REGISTER cycle is performed.

The ROW address supplied will be refreshed, but it is not necessary to provide any particular ROW address. The COLUMN address inputs are ignored during a LOAD MASK REGISTER cycle.

The MASK REGISTER contents are used during PERSISTENT MASKED WRITE and PERSISTENT MASKED BLOCK WRITE cycles to selectively enable writes to the four DQ planes.

**LOAD COLOR REGISTER**

A LOAD COLOR REGISTER cycle is identical to the LOAD MASK REGISTER cycle except DSF is high when  $\overline{CAS}$  goes low. The contents of the COLOR REGISTER are retained until changed by another LOAD COLOR REGISTER cycle (or the part loses power) and are used as data inputs during BLOCK WRITE cycles.

## TRANSFER OPERATIONS

TRANSFER operations are initiated when  $\overline{TR}/(\overline{OE})$  is low when  $\overline{RAS}$  goes low. The state of  $(\overline{ME})/\overline{WE}$  when  $\overline{RAS}$  goes low indicates the direction of the TRANSFER, and DSF is used to select between NORMAL TRANSFER cycles and SPLIT TRANSFER cycles. Each of the TRANSFER cycles available are described below.

### READ TRANSFER (DRAM-TO-SAM TRANSFER)

If  $(\overline{ME})/\overline{WE}$  is high and DSF is low when  $\overline{RAS}$  goes low a READ TRANSFER cycle is selected. The row address bits indicate the four 512 bit DRAM rows that are to be transferred to the four SAM data registers and the column address bits indicate the start address (or Tap point) of the next

serial output cycle from the SAM data registers. To complete the TRANSFER,  $\overline{TR}/(\overline{OE})$  is taken high while  $\overline{RAS}$  and  $\overline{CAS}$  are still low. The rising edge of  $\overline{TR}/(\overline{OE})$  must occur between the rising edges of successive clocks on the SC input (refer to the AC Timing Diagrams). The 2048 bits of DRAM data are then written into the SAM data registers and the serial shift start address is stored in an internal 9 bit register. If  $\overline{SE}$  is low, the first bits of the new row data will appear at the serial outputs with the next SC clock pulse.  $\overline{SE}$  enables the serial outputs and may be either high or low during this operation. Performing a READ TRANSFER cycle sets the direction of the SAM I/O buffers to the output mode.

VRAM




Figure 5  
**TYPICAL SPLIT READ TRANSFER INITIATION SEQUENCE**

**SPLIT READ TRANSFER (SPLIT DRAM-TO-SAM TRANSFER)**

The SPLIT READ TRANSFER cycle eliminates the critical transfer timing required to maintain a continuous serial output data stream. When using normal TRANSFER cycles, the READ TRANSFER cycle had to occur immediately after the last bit of "old data" was clocked out the SAM port.

When using the SPLIT TRANSFER mode, the SAM is divided into an upper half and a lower half. While data is being serially read from one half of the SAM, new DRAM data can be transferred to the other half. The transfer can occur at any time while the other half is sending data and need not be synchronized with the SC clock.

SPLIT TRANSFERS do not change the SAM I/O direction. A normal, or non-split, READ TRANSFER cycle must precede any sequence of SPLIT READ TRANSFER cycles in order to put the SAM I/O in the output mode and provide a SAM access (which half) reference. Then SPLIT READ TRANSFERS can be initiated by taking DSF high when  $\overline{RAS}$  goes low during the transfer cycle. As in non-split transfers, the row address is used to specify the DRAM row to be transferred. The most significant column address, A8, is used to select which SAM half accepts the transfer (1=upper half, 0=lower half). The remainder of the column address bits determine the starting address (Tap) for the SAM half selected by A8.

Figure 5 shows a typical SPLIT READ TRANSFER initiation sequence. The normal READ TRANSFER is first performed, followed by a SPLIT READ TRANSFER of the same row to the upper half of the SAM. The purpose of the SPLIT TRANSFER of the same data is to initiate the split SAM operating mode and enable the QSF output. Serial

access continues, and when the SAM address counter reaches 256 (A8=1, A0-A7=0) the QSF output goes high. Since the serial access has now switched to the upper SAM, new data can now be transferred to the lower SAM. This sequence of waiting for the state of QSF to change and then transferring new data to the SAM half that is not being accessed can now be repeated. For example, the next step in Figure 5 would be to wait until QSF went low (indicating that Row 1 data is shifting out the lower SAM) and then transferring the upper half of Row 1 to the upper SAM.

**WRITE TRANSFER (SAM-TO-DRAM TRANSFER)**

The operation of the WRITE TRANSFER function is identical to the READ TRANSFER FUNCTION described previously except  $\overline{ME}/\overline{WE}$  and  $\overline{SE}$  must be low when  $\overline{RAS}$  goes low. The row address indicates the DRAM row that the SAM data registers will be written to and the column address (SSA or Tap) indicates the starting address of the next SERIAL INPUT cycle for the SAM data registers. Performing a WRITE TRANSFER sets the direction of the SAM I/O buffers to the input mode.

**PSEUDO WRITE TRANSFER (SERIAL INPUT MODE ENABLE)**

The PSEUDO WRITE TRANSFER cycle can be used to change the direction of SAM port from output to input without performing a WRITE TRANSFER cycle. A PSEUDO WRITE TRANSFER cycle is a WRITE TRANSFER cycle with  $\overline{SE}$  held high instead of low. The DRAM data will not be disturbed and the SAM will be ready to accept input data.




Figure 6

**TYPICAL SPLIT WRITE TRANSFER INITIATION SEQUENCE**

**SPLIT WRITE TRANSFER (SPLIT SAM-TO-DRAM TRANSFER)**

The SPLIT WRITE TRANSFER feature makes it possible to input and transfer uninterrupted bit streams. Figure 6 shows a typical initiation sequence for SPLIT WRITE TRANSFER input cycles.

Like the SPLIT READ TRANSFER, the SPLIT WRITE TRANSFER cycle does not change the state of the SAM I/O buffers. Performing a normal WRITE TRANSFER cycle or PSUEDO WRITE TRANSFER cycle is required to set the Tap point and set the SAM I/O buffers to input mode.

The next step is to perform a SPLIT WRITE TRANSFER to enter the SPLIT SAM operating mode and enable the QSF output. Usually, the upper SAM is immediately trans-

ferred to the first destination row. The upper SAM may not yet contain valid data, but another write to the same row would normally occur after the next SPLIT WRITE TRANSFER cycle.

Once in the SPLIT TRANSFER operating mode, the QSF output will indicate which half of the SAM is currently accepting data. After QSF goes high, indicating that serial input has now switched to the upper SAM, the contents of the lower SAM may be transferred to any DRAM row. The cycle of checking for a change in QSF and then transferring the SAM half just filled can now be repeated. The next step on Figure 6 would be to wait for QSF to go low and then SPLIT WRITE TRANSFER the contents of the Upper SAM to row 0.

## FUNCTIONAL TRUTH TABLE

CODE	FUNCTION	RAS FALLING EDGE					CAS FALL	A0 - A8 <sup>1</sup>		DQ1 - DQ4 <sup>2</sup>		REGISTERS	
		CAS	TR/OE	ME/WE	DSF	SE	DSF	RAS	CAS	RAS	CAS <sup>3</sup>	MASK	COLOR
	<b>DRAM OPERATIONS</b>												
CBR	CAS-BEFORE-RAS REFRESH	0	X	1	X	X	X	—	X	—	X	X	X
ROR	RAS ONLY REFRESH	1	1	X	X	X	—	ROW	—	X	—	X	X
RW	NORMAL DRAM READ OR WRITE	1	1	1	0	X	0	ROW	COLUMN	X	VALID DATA	X	X
RWNM	NON-PERSISTENT (LOAD AND USE) MASKED WRITE TO DRAM	1	1	0	0	X	0	ROW	COLUMN	WRITE MASK	VALID DATA	LOAD & USE	X
RWOM	PERSISTENT (USE REGISTER) MASKED WRITE TO DRAM	1	1	0	1	X	0	ROW	COLUMN	X	VALID DATA	USE	X
BW	BLOCK WRITE TO DRAM (NO DATA MASK)	1	1	1	0	X	1	ROW	COLUMN (A2 - A8)	X	COLUMN MASK	X	USE
BWNM	NON-PERSISTENT (LOAD & USE) MASKED BLOCK WRITE TO DRAM	1	1	0	0	X	1	ROW	COLUMN (A2 - A8)	WRITE MASK	COLUMN MASK	LOAD & USE	USE
BWOM	PERSISTENT (USE MASK REGISTER)	1	1	0	1	X	1	ROW	COLUMN	X	COLUMN	USE	USE
	<b>REGISTER OPERATIONS</b>												
LMR	LOAD MASK REGISTER	1	1	1	1	X	0	ROW*	X	X	WRITE MASK	LOAD	X
LCR	LOAD COLOR REGISTER	1	1	1	1	X	1	ROW*	X	X	COLOR DATA	X	LOAD
	<b>TRANSFER OPERATIONS</b>												
RT	DRAM-TO-SAM TRANSFER (READ TRANSFER)	1	0	1	0	X	X	ROW	SSA <sup>5</sup> (TAP)	X	X	X	X
SRT	SPLIT DRAM-TO-SAM TRANSFER (SPLIT READ TRANSFER)	1	0	1	1	X	X	ROW	SSA <sup>5</sup> (TAP)	X	X	X	X
WT	SAM-TO-DRAM TRANSFER (WRITE TRANSFER)	1	0	0	0	0	X	ROW	SSA <sup>5</sup> (TAP)	X	X	X	X
PWT	SERIAL INPUT MODE ENABLE (PSEUDO WRITE TRANSFER)	1	0	0	0	1	X	ROW*	SSA <sup>5</sup> (TAP)	X	X	X	X
SWT	SPLIT SAM-TO-DRAM TRANSFER WITH MASK (SPLIT WRITE TRANSFER)	1	0	0	1	X	X	ROW	SSA <sup>5</sup> (TAP)	WRITE MASK	X	LOAD & USE	X

- NOTES:
1. These columns show what must be present on the A0-A8 inputs when  $\overline{\text{RAS}}$  falls and when  $\overline{\text{CAS}}$  falls.
  2. These columns show what must be present on the DQ1-DQ4 inputs when  $\overline{\text{RAS}}$  falls and when  $\overline{\text{CAS}}$  falls.
  3. On WRITE cycles, the input data is latched at the falling edge of  $\overline{\text{CAS}}$  or  $\overline{\text{ME/WE}}$ , whichever is later. similarly, on READ cycles, the output data is latched at the falling edge of  $\overline{\text{CAS}}$  or  $\overline{\text{TR/OE}}$ , whichever is later.
  4. The ROW that is addressed will be refreshed, but no particular ROW address is required.
  5. SSA = SAM Starting Address or Tap Point. This is the first SAM location that the next SC cycle will access.

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> ..... -1.0V to +7.0V  
 Operating Temperature, T<sub>A</sub>(Ambient) ..... 0°C to +70°C  
 Storage Temperature (Ceramic) ..... -65°C to +150°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1

**DC ELECTRICAL CHARACTERISTICS**

(Notes 3, 4, 5) (0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
INPUT LEAKAGE CURRENT (any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> , all other pins not under test = 0 volts).	I <sub>L</sub>	-10	10	μA	
OUTPUT LEAKAGE CURRENT (Dout is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> ).	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS					
Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	
Output Low voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	1

**CAPACITANCE**

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A0-A8), D <sub>IN</sub>	C <sub>I1</sub>		5	pF	2
Input Capacitance RAS, CAS, ME/WE, TR/OE, SC, SE, DSF	C <sub>I2</sub>		7	pF	2
Output Capacitance D <sub>OUT</sub> , QSF	C <sub>O</sub>		7	pF	2

**CURRENT DRAIN, SAM IN STANDBY**(Notes 2, 3) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

PARAMETER/CONDITION OF DRAM	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}=\text{Cycling}$ ; $T_{RC}=T_{RC(\text{MIN})}$ ).	lcc1		90	mA	3, 4
OPERATING CURRENT: PAGE-MODE ( $\overline{\text{RAS}}=V_{IL}, \overline{\text{CAS}}=\text{Cycling}$ ; $T_{PC}=T_{PC(\text{MIN})}$ ).	lcc2		70	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min).	lcc3		3	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{CC}-0.2\text{V}$ after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at $V_{CC}-0.2\text{V}$ or $V_{SS} + 0.2\text{V}$ ).	lcc4		1	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ( $\overline{\text{RAS}}=\text{Cycling}$ ; $\overline{\text{CAS}}=V_{IH}$ ).	lcc5		90	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}=\text{Cycling}$ ).	lcc6		80	mA	3, 5
SAM/DRAM DATA TRANSFER	lcc7		90	mA	3, 4

**CURRENT DRAIN, SAM ACTIVE ( $t_{SC} = \text{MIN}$ )**(Notes 2, 3) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

PARAMETER/CONDITION OF DRAM	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}=\text{Cycling}$ ; $T_{RC}=T_{RC(\text{MIN})}$ ).	lcc8		115	mA	3, 4
OPERATING CURRENT: PAGE-MODE ( $\overline{\text{RAS}}=V_{IL}, \overline{\text{CAS}}=\text{Cycling}$ ; $T_{PC}=T_{PC(\text{MIN})}$ ).	lcc9		95	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min).	lcc10		30	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=V_{CC}-0.2\text{V}$ after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at $V_{CC}-0.2\text{V}$ or $V_{SS} + 0.2\text{V}$ ).	lcc11		25	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ( $\overline{\text{RAS}}=\text{Cycling}$ ; $\overline{\text{CAS}}=V_{IH}$ ).	lcc12		115	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}=\text{Cycling}$ ).	lcc13		105	mA	3, 5
SAM/DRAM DATA TRANSFER	lcc14		115	mA	3, 4

## DRAM TIMING PARAMETERS

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	$t_{RC}$	160		190		220		260		ns	
READ-MODIFY-WRITE cycle time	$t_{RWC}$	190		220		255		295		ns	
PAGE-MODE READ or WRITE cycle time	$t_{PC}$	45		55		70		85		ns	
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		80		100		120		150	ns	14
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		20		25		30		45	ns	15
Access time from $(\overline{\text{TR}})/\text{OE}$	$t_{OE}$		20		25		25		30	ns	
Access time from column address	$t_{AA}$		40		50		60		70	ns	
Access time from $\overline{\text{CAS}}$ precharge	$t_{CPA}$		40		50		65		75	ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	80	10,000	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ pulse width (PAGE MODE)	$t_{RASP}$	80	100,000	100	100,000	120	100,000	150	100,000	ns	
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	20		25		30		45		ns	
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	70		80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	20	10,000	25	10,000	30	10,000	45	10,000	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	80		100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	$t_{CPN}$	10		15		20		25		ns	16
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	$t_{CP}$	10		10		15		20		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	10	60	10	75	15	90	15	105	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	5		10		10		10		ns	
Row address set-up time	$t_{ASR}$	0		0		0		0		ns	
Row address hold time	$t_{RAH}$	10		10		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	$t_{RAD}$	10	40	10	50	15	60	15	70	ns	18
Column address set-up time	$t_{ASC}$	0		0		0		0		ns	
Column address hold time	$t_{CAH}$	15		15		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$ )	$t_{AR}$	50		60		70		80		ns	
Column address to $\overline{\text{RAS}}$ lead time	$t_{RAL}$	40		50		60		70		ns	
Read command set-up time	$t_{RCS}$	0		0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$ )	$t_{RCH}$	0		0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$ )	$t_{RRH}$	0		0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	$t_{CLZ}$	5		5		5		5		ns	
Output buffer turn-off delay	$t_{OFF}$	0	20	0	25	0	25	0	30	ns	20
Output Disable	$t_{OD}$		20		25		25		30	ns	



## DRAM TIMING PARAMETERS (Continued)

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command set-up time	$t_{WCS}$	0		0		0		0		ns	21
Write command hold time	$t_{WCH}$	15		20		25		30		ns	
Write command hold time (referenced to RAS)	$t_{WCR}$	60		70		80		90		ns	
Write command pulse width	$t_{WP}$	15		20		25		30		ns	
Write command to RAS lead time	$t_{RWL}$	20		25		30		35		ns	
Write command to CAS lead time	$t_{CWL}$	20		25		30		35		ns	
Data-in set-up time	$t_{DS}$	0		0		0		0		ns	22
Data-in hold time	$t_{DH}$	15		15		20		25		ns	22
Data-in hold time (referenced to RAS)	$t_{DHR}$	60		70		80		90		ns	
RAS to WE delay time	$t_{RWD}$	100		120		150		185		ns	21
Column address to WE delay time	$t_{AWD}$	60		80		100		120		ns	21
CAS to WE delay time	$t_{CWD}$	50		65		75		85		ns	21
Transition time (rise or fall)	$t_T$	3	50	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	$t_{REF}$		8		8		8		8	ms	
RAS to CAS Precharge time	$t_{RPC}$	0		0		0		0		ns	
CAS set-up time (CAS-before-RAS refresh)	$t_{CSR}$	10		10		10		10		ns	5
CAS hold time (CAS-before-RAS refresh)	$t_{CHR}$	15		20		25		30		ns	5
ME/WE to RAS set-up time	$t_{WSR}$	0		0		0		0		ns	
ME/WE to RAS hold time	$t_{RWH}$	10		10		10		15		ns	
Mask Data to RAS set-up time	$t_{MS}$	0		0		0		0		ns	
Mask Data to RAS hold time	$t_{MH}$	10		15		15		20		ns	

## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading. Specified values are obtained the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by any  $8 \overline{RAS}$  cycles before proper device operation is assured. The  $8 \overline{RAS}$  cycle wake-up should be repeated any time the  $8ms$  refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , DRAM data output (DQ1-DQ4) is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , DRAM data output (DQ1-DQ4) may contain data from the last valid READ cycle.
13. DRAM output timing measured with a load equivalent to 2 TTL gates and  $100pF$ .
14. Assumes that  $t_{RCD} < t_{RCD}(\max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
16. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CPN}$ .
17. Operation within the  $t_{RCD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD}(\max)$  limit ensures that  $t_{RCD}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle
20.  $t_{OFF}(\max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
21.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS}(\min)$  the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{RWD} \geq t_{RWD}(\min)$ ,  $t_{AWD} \geq t_{AWD}(\min)$  and  $t_{CWD} \geq t_{CWD}(\min)$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
22. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and  $\overline{WE}/\overline{WE}$  leading edge in late WRITE or READ-WRITE cycles.
23. During a READ cycle, if  $\overline{TR}/\overline{OE}$  is LOW then taken HIGH  $D_{OUT}$  goes open.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE}/\overline{WE} = \text{LOW}$  and  $\overline{TR}/\overline{OE} = \text{HIGH}$ .
25. SAM output timing is measured with a load equivalent to 2TTL gate and  $50pF$ .
26. TRANSFER command mean that  $\overline{TR}/\overline{OE}$  is low when RAS goes low.
27. NON-TRANSFER command means that  $\overline{TR}/\overline{OE}$  is high when  $\overline{RAS}$  goes low.

**TRANSFER AND MODE CONTROL TIMING PARAMETERS**  
**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**  
(Notes 3, 4, 5, 17, 25) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-8		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
TRANSFER Command to $\overline{\text{RAS}}$ Set Up Time	$t_{\text{TLS}}$	0		0		0		0		ns	26
Transfer Command to $\overline{\text{RAS}}$ Hold Time	$t_{\text{TLH}}$	10	10,000	10	10,000	10	10,000	15	10,000	ns	
TRANSFER Command to $\overline{\text{RAS}}$ Hold Time (REAL-TIME READ TRANSFER only)	$t_{\text{RTH}}$	70	10,000	80	10,000	90	10,000	100	10,000	ns	26
TRANSFER Command to $\overline{\text{CAS}}$ Hold Time (REAL-TIME READ TRANSFER only)	$t_{\text{CTH}}$	20		25		30		35		ns	26
TRANSFER Command to Column Address Hold Time (For REAL TIME READ TRANSFER only)	$t_{\text{ATH}}$	25		30		35		40		ns	
TRANSFER Command to SC Lead Time	$t_{\text{TSL}}$	5		5		5		10		ns	26
TRANSFER Command to $\overline{\text{RAS}}$ Lead Time	$t_{\text{TRL}}$	10		10		10		10		ns	26
TRANSFER Command to $\overline{\text{RAS}}$ Delay Time	$t_{\text{TRD}}$	15		15		15		20		ns	26
TRANSFER Command to $\overline{\text{CAS}}$ Time	$t_{\text{TCL}}$	10		10		10		10		ns	26
TRANSFER Command to $\overline{\text{CAS}}$ Delay Time	$t_{\text{TCD}}$	15		15		15		20		ns	26
First SC edge to TRANSFER Command Delay Time	$t_{\text{TSD}}$	10		10		10		20		ns	26
Serial Output Buffer Turn Off Delay from $\overline{\text{RAS}}$	$t_{\text{SDZ}}$	10	35	10	40	10	50	10	60	ns	
SC to $\overline{\text{RAS}}$ Set Up Time	$t_{\text{SRS}}$	30		35		40		45		ns	
$\overline{\text{RAS}}$ to SC Delay Time	$t_{\text{SRD}}$	20		25		30		35		ns	
Serial Data Input to $\overline{\text{SE}}$ Delay Time	$t_{\text{SZE}}$	0		0		0		0		ns	
$\overline{\text{RAS}}$ to SD Buffer Turn On Time	$t_{\text{SRO}}$	0		0		0		0		ns	
Serial Data Input Delay from $\overline{\text{RAS}}$	$t_{\text{SDD}}$	45		50		55		60		ns	
Serial Data Input to $\overline{\text{RAS}}$ Delay Time	$t_{\text{SZS}}$	0		0		0		0		ns	
Serial Input Mode Enable ( $\overline{\text{SE}}$ ) to $\overline{\text{RAS}}$ Set Up Time	$t_{\text{ESR}}$	0		0		0		0		ns	
Serial Input Mode Enable ( $\overline{\text{SE}}$ ) to $\overline{\text{RAS}}$ Hold Time	$t_{\text{REH}}$	10		10		10		15		ns	
NON-TRANSFER Command to $\overline{\text{RAS}}$ Set Up Time	$t_{\text{YS}}$	0		0		0		0		ns	27
NON-TRANSFER Command to $\overline{\text{RAS}}$ Hold Time	$t_{\text{YH}}$	10		10		10		10		ns	27
DSF to $\overline{\text{RAS}}$ Set Up Time	$t_{\text{FSR}}$	0		0		0		0		ns	
DSF to $\overline{\text{RAS}}$ Hold Time	$t_{\text{RFH}}$	10		15		15		20		ns	
DSF to $\overline{\text{RAS}}$ Hold Time	$t_{\text{FHR}}$	60		65		70		75		ns	
DSF to $\overline{\text{CAS}}$ Set-up Time	$t_{\text{FSC}}$	0		0		0		0		ns	
DSF to $\overline{\text{CAS}}$ Hold Time	$t_{\text{CFH}}$	15		20		20		25		ns	
SC to QSF Delay Time	$t_{\text{SQD}}$		25		30		35		40	ns	
SPLIT TRANSFER Set Up Time	$t_{\text{STS}}$	30		35		40		45		ns	
SPLIT TRANSFER Hold Time	$t_{\text{STH}}$	30		35		40		45		ns	
$\overline{\text{TR}}/\overline{\text{OE}}$ to QSF Delay Time	$t_{\text{TQD}}$		25		30		35		40	ns	
$\overline{\text{CAS}}$ to QSF Delay Time	$t_{\text{CQD}}$		35		40		45		50	ns	

**SAM TIMING PARAMETERS****ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**(Notes 3, 4, 5, 17, 25) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )


A.C. CHARACTERISTICS	SYM	-8		-10		-12		-15		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Serial Clock Cycle Time	$t_{SC}$	25		30		35		40		ns	
Access Time from SC	$t_{SAC}$		25		30		35		40	ns	
SC Precharge Time (SC Low Time)	$t_{SP}$	10		10		12		15		ns	
SC Pulse Width (SC High Time)	$t_{SAS}$	10		10		12		15		ns	
Access Time from $\overline{SE}$	$t_{SEA}$		20		25		30		40	ns	
$\overline{SE}$ Precharge Time	$t_{SEP}$	15		15		15		20		ns	
$\overline{SE}$ Pulse Width	$t_{SE}$	15		15		15		20		ns	
Serial Data Out Hold Time after SC High	$t_{SOH}$	5		10		10		10		ns	
Serial Output Buffer Turn Off Delay from SE	$t_{SEZ}$	0	15	0	15	0	25	0	30	ns	
Serial Data in Set Up Time	$t_{SDS}$	0		0		0		0		ns	
Serial Data in Hold Time	$t_{SDH}$	20		20		20		25			
SERIAL INPUT (Write) Enable Set Up Time	$t_{SWS}$	0		0		0		0		ns	
SERIAL INPUT (Write) Enable Hold Time	$t_{SWH}$	25		30		35		45		ns	
SERIAL INPUT (Write) Disable Set Up Time	$t_{SWIS}$	0		0		0		0		ns	
SERIAL INPUT (Write) Disable Hold Time	$t_{SWIH}$	25		30		35		45		ns	

## WRITE CYCLE FUNCTION TABLE

LOGIC STATES					FUNCTION
RAS Falling Edge			CAS Falling Edge		
A ME/WE	B DSF	C DQ (Input)	D DSF	E DQ (Input)	
1	0	X	0	DRAM Data	Normal DRAM WRITE (or READ)
0	0	Write Mask	0	DRAM Data (Masked)	Non-Persistent (Load and Use) Masked Write to DRAM
0	1	X	0	DRAM Data (Masked)	Persistent (Use Register) Masked Write to DRAM
1	0	X	1	Column Mask	Block Write to DRAM (No Data Mask)
0	0	Write Mask	1	Column Mask	Non-Persistent (Load and Use) Masked Block Write to DRAM
0	1	X	1	Column Mask	Persistent (Use Register) Masked Block Write to DRAM
1	1	X	0	Write Mask	Load Mask Register
1	1	X	1	Color Data	Load Color Register


**VRAM**

DRAM READ CYCLE



VRAM


DRAM EARLY-WRITE CYCLE



DONT CARE  
 UNDEFINED

**NOTE:** The Logic states of "A", "B", "C", "D", and "E" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.

DRAM LATE-WRITE CYCLE




VRAM

**NOTE:** The Logic states of "A", "B", "C", "D", and "E" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.




**DRAM READ-WRITE CYCLE  
(READ-MODIFY-WRITE CYCLE)**



**NOTE:** The Logic states of "A", "B", "C", "D", and "E" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.

VRAM

DRAM PAGE-MODE READ CYCLE




VRAM

**Note1:** WRITE cycles or READ-MODIFY-WRITE cycles can be mixed with READ cycles while in PAGE-MODE. Use the Write Function Table to determine the proper DSF state for the desired WRITE operation.






DRAM RAS ONLY REFRESH CYCLE




VRAM

CAS-BEFORE-RAS REFRESH CYCLE




VRAM

DRAM HIDDEN REFRESH CYCLE



 DON'T CARE  
 UNDEFINED

**READ TRANSFER  
(DRAM-TO-SAM TRANSFER)**  
(When part was previously in the SERIAL INPUT mode.)



NOTE 1: There must be no rising edges on the SC input during this time period.


 DONT CARE  
 UNDEFINED

**Note 1:** There must be no rising edges on the SC input during this time period.






## SPLIT READ TRANSFER (SPLIT DRAM-TO-SAM TRANSFER)



**Note 1:** QSF = 0 when the Lower SAM (bits 0–255) is being accessed.  
QSF = 1 when the Upper SAM (bits 256–511) is being accessed.


 DON'T CARE  
 UNDEFINED

**WRITE TRANSFER  
(SAM-TO-DRAM TRANSFER)**  
(When part was perviously in the SERIAL INPUT mode.)




- NOTE 1:** If  $\overline{SE}$  is LOW, the SAM data will be transferred to the DRAM.  
If  $\overline{SE}$  is HIGH, the SAM data will not be transferred to the DRAM (SERIAL INPUT MODE ENABLE cycle).
- NOTE 2:**  $\overline{SE}$  must be LOW to input new serial data, but the serial address register is incremented by SC regardless of  $\overline{SE}$ .
- NOTE 3:** There must be no rising edges on the SC input during this time period.

## WRITE TRANSFER and PSEUDO WRITE TRANSFER (SAM-TO-DRAM TRANSFER) (When part was previously in the SERIAL OUTPUT mode.)



- NOTE 1:** If  $\overline{SE}$  is LOW, the SAM data will be transferred to the DRAM.  
 If  $\overline{SE}$  is HIGH, the SAM data will not be transferred to the DRAM (SERIAL INPUT MODE ENABLE cycle).
- NOTE 2:**  $\overline{SE}$  must be LOW to input new serial data, but the serial address register is incremented by SC regardless of  $\overline{SE}$ .
- NOTE 3:** There must be no rising edges on the SC input during this time period.


**SPLIT WRITE TRANSFER  
(SPLIT SAM-TO-DRAM TRANSFER)**




**Note 1:** QSF = 0 when the Lower SAM (bits 0–255) is being accessed.  
QSF = 1 when the Upper SAM (bits 256–511) is being accessed.

▨ DONT CARE  
▩ UNDEFINED


SAM SERIAL INPUT



SAM SERIAL OUTPUT



## ORDER INFORMATION



The Micron MT42C4256 is functionally equivalent to other manufacturer's products meeting JEDEC standards. It is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using the high speed,

low power CMOS double poly, single metal process. Micron's QUALITY ASSURED policy is to offer prompt, accurate, and courteous service while assuring reliability and quality. Functionality is consistently assured over a wider power supply, temperature, and refresh range than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.

<b>ON-DIE MEMORY</b> .....	<b>1</b>
<b>ON-DIE MEMORY MODULES</b> .....	<b>2</b>
<b>MULTIFORM DYNAMIC RAM (MTMR)</b> .....	<b>3</b>
<b>STATIC RAMs</b> .....	<b>4</b>
<b>CACHE DATA MEMORY</b> .....	<b>5</b>
<b>FIFO MEMORIES</b> .....	<b>6</b>
<b>MILITARY PRODUCTS</b> .....	<b>7</b>
<b>PACKAGE INFORMATION</b> .....	<b>8</b>
<b>SALES INFORMATION</b> .....	<b>9</b>





## SRAM PRODUCT SELECTION GUIDE

Memory Configuration	Control Functions	Part Number	Access Time (ns)	Package and Number of Pins				Process	Page
				PDIP	SOJ	CDIP	CLCC		
2K x 8	CE & OE	MT5C1608	12 to 35	24	24	24	24	CMOS	4-3
4K x 4	CE only	MT5C1604	12 to 35	20	24	20	20	CMOS	4-11
4K x 4	CE & OE	MT5C1605	12 to 35	22	24	22	22	CMOS	4-19
4K x 4	Separate I/O	MT5C1606	12 to 35	24	24	24	28	CMOS	4-27
4K x 4	Separate I/O HI-Z	MT5C1607	12 to 35	24	24	24	28	CMOS	4-27
4K x 16	CE, OE & ALE	MT5C6416	25 to 45	40	-	40	-	CMOS	4-35
8K x 8	CE1, CE2 & OE	MT5C6408	12 to 35	28	28	28	32	CMOS	4-37
16K x 1	CE only	MT5C1601	12 to 35	20	24	20	20	CMOS	4-45
16K x 4	CE only	MT5C6404	12 to 35	22	24	22	22	CMOS	4-53
16K x 4	CE & OE	MT5C6405	12 to 35	24	24	24	28	CMOS	4-61
16K x 4	Cache Tag	MT5C6405T	12 to 35	24	24	24	28	CMOS	4-69
16K x 4	Separate I/O, CE1, CE2	MT5C6406	12 to 35	28	28	28	28	CMOS	4-77
16K x 4	Separate I/O HI-Z	MT5C6407	12 to 35	28	28	28	28	CMOS	4-77
32K x 8	CE & OE	MT5C2568	25 to 45	28	28	28	32	CMOS	4-93
64K x 1	CE only	MT5C6401	12 to 35	22	24	22	22	CMOS	4-85
64K x 4	CE only	MT5C2564	25 to 45	24	24	24	28	CMOS	4-101
64K x 4	CE & OE	MT5C2565	25 to 45	28	28	28	28	CMOS	4-109
128K x 8	CE & OE	MT5C1008	25 to 45	28	-	28	-	CMOS	4-125
256K x 1	CE only	MT5C2561	25 to 45	24	24	24	28	CMOS	4-117
256K x 4	CE & OE	MT5C1005	25 to 45	28	-	28	-	CMOS	4-127
1MEG x 1	CE & OE	MT5C1001	25 to 45	28	-	28	-	CMOS	4-129



# SRAM

# 2K x 8 SRAM

## FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 12ns access
  - 15ns access
  - 20ns access
  - 25ns access
  - 30ns access
  - 35ns access

## MARKING

- Packages
 

Plastic DIP (300 mil)	None
Ceramic DIP (300 mil)	C
Plastic SOJ (300 mil)	DJ
Ceramic LCC (28 pin)	EC
- Two Volt Data Retention L

## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.


## PIN ASSIGNMENT (Top View)

### 24L/300 DIP




PG, CF

### 24L/300 SOJ



DJB


### 28L/LCC



ECE

FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



FAST SDRAM

TRUTH TABLE

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH Z	STANDBY
READ	L	L	H	DOUT	ACTIVE
READ	H	L	H	HIGH Z	ACTIVE
WRITE	X	L	L	DIN	ACTIVE

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on Vcc supply relative to Vss .....	-1.0V to +7.0V
Storage Temperature (Ceramic) .....	-65°C to +150°C
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> + 1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -2.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 4.2mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	-12	-15	-20	-25	-30	-35	UNITS	NOTES
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I <sub>CC</sub>	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max}$	I <sub>SB1</sub>	60	50	45	40	40	40	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2, V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2, f = 0	I <sub>SB2</sub>	5	5	5	5	5	5	mA	

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz V <sub>CC</sub> = 5V	C <sub>I</sub>		7	pF	4
Output Capacitance		C <sub>O</sub>		7	pF	4

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>															
READ cycle time	$t_{RC}$	12		15		20		25		30		35		ns	
Address access time	$t_{AA}$		12		15		20		25		30		35	ns	
Chip enable access time	$t_{ACE}$		12		15		20		25		30		35	ns	
Output hold from access change	$t_{OH}$	3		3		3		3		3		3		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		10		10		15		15		20		20	ns	6,7
Chip enable to power up time	$t_{PU}$	0		0		0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		12		15		20		25		30		35	ns	
Output enable access time	$t_{AOE}$		10		12		15		15		20		20	ns	
Output enable to output in low Z	$t_{LZOE}$	0		0		0		0		0		0		ns	
Output disable to output in high Z	$t_{HZOE}$		10		10		15		15		20		20	ns	6
<b>WRITE Cycle</b>															
WRITE cycle time	$t_{WC}$	12		15		20		25		30		35		ns	
Chip enable to end of write	$t_{CW}$	10		12		15		20		25		30		ns	
Address valid to end of write	$t_{AW}$	12		15		15		20		25		30		ns	
Address set-up time	$t_{AS}$	0		0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		0		ns	
Write pulse width	$t_{WP}$	10		12		15		20		25		25		ns	
Data set-up time	$t_{DS}$	10		10		12		15		15		15		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		0		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		0		0		ns	
Write enable to output in high Z	$t_{HZWE}$	0	10	0	10	0	12	0	15	0	15	0	15	ns	6

**FAST SRAM**

## AC TEST CONDITIONS

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

## NOTES


1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3.0V for pulse width < 20ns.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup><sub>HZCE</sub>, <sup>t</sup><sub>HZWE</sub> and <sup>t</sup><sub>HZOE</sub> are specified with C<sub>L</sub> = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup><sub>HZCE</sub> is less than <sup>t</sup><sub>LZCE</sub>.
8.  $\overline{WE}$  is high for READ cycle.
9. Device is continuously selected. All Chip Enables held in their active state.
10. Address valid prior to or coincident with latest occurring Chip Enable.
11. <sup>t</sup><sub>RC</sub> = Read Cycle Time. (Page 4)

FAST SRAM

## DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2		—	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$		95	500	$\mu A$
<sup>t</sup> <sub>CDR</sub> <sup>(4)</sup>	Chip Deselect to Data Retention Time		0		—	ns
<sup>t</sup> <sub>R</sub> <sup>(4)</sup>	Operation Recovery Time		<sup>t</sup> <sub>RC</sub> <sup>(11)</sup>			ns

## LOW V<sub>CC</sub> DATA RETENTION WAVEFORM







**READ CYCLE NO. 1 (8, 9)**




**READ CYCLE NO. 2 (7, 8, 10)**




**WRITE CYCLE NO. 1  
(Write Enable Controlled)**



**WRITE CYCLE NO. 2  
(Chip Enable Controlled)**



FAST SRAM

**ORDER INFORMATION**

The Micron Fast SRAM family is functionally equivalent to other manufacturer's products meeting JEDEC standards. These products are manufactured and quality controlled

in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring quality and reliability. Several parameters are sampled; however, functionality is consistently assured over a wider power supply and temperature range than specified. Each unit receives accelerated burn-in prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.



## SRAM

## 4K x 4 SRAM

### FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- Easy memory expansion with  $\overline{CE}$  option
- All inputs and outputs are TTL compatible

### OPTIONS

- Timing
  - 12ns access
  - 15ns access
  - 20ns access
  - 25ns access
  - 30ns access
  - 35ns access

### MARKING

- Packages
  - Plastic DIP (300 mil) None
  - Ceramic DIP (300 mil) C
  - Plastic SOJ (300 mil) DJ
  - Ceramic LCC EC
- Two Volt Data Retention L

### GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

### PIN ASSIGNMENT (Top View)


#### 20L/300 DIP



#### 24L/300 SOJ




#### 20L/LCC



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



FAST SDRAM

TRUTH TABLE

MODE	CE	WE	DQ	POWER
STANDBY	H	X	HIGH Z	STANDBY
READ	L	H	DOUT	ACTIVE
WRITE	L	L	DIN	ACTIVE

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> ..... -1.0V to +7.0V  
 Storage Temperature (Ceramic) ..... -65°C to +150°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> + 1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

**FAST SRAM**

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I <sub>CC</sub>	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max}$	I <sub>SB1</sub>	60	50	45	40	40	40	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2, f = 0 V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2	I <sub>SB2</sub>	5	5	5	5	5	5	mA	

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz V <sub>CC</sub> = 5V	C <sub>i</sub>		7	pF	4
Output Capacitance		C <sub>o</sub>		7	pF	4

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>															
READ cycle time	$t_{RC}$	12		15		20		25		30		35		ns	
Address access time	$t_{AA}$		12		15		20		25		30		35	ns	
Chip enable access time	$t_{ACE}$		12		15		20		25		30		35	ns	
Output hold from access change	$t_{OH}$	3		3		3		3		3		3		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		10		10		15		15		20		20	ns	6,7
Chip enable to power up time	$t_{PU}$	0		0		0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		12		15		20		25		30		35	ns	
<b>WRITE Cycle</b>															
WRITE cycle time	$t_{WC}$	12		15		20		25		30		35		ns	
Chip enable to end of write	$t_{CW}$	10		12		15		20		25		30		ns	
Address valid to end of write	$t_{AW}$	12		15		15		20		25		30		ns	
Address set-up time	$t_{AS}$	0		0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		0		ns	
Write pulse width	$t_{WP}$	10		12		15		20		25		25		ns	
Data set-up time	$t_{DS}$	10		10		12		15		15		17		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		0		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		0		0		ns	
Write enable to output in high Z	$t_{HZWE}$	0	10	0	10	0	12	0	15	0	15	0	15	ns	6

**FAST SRAM**

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

**NOTES**


1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3.0V for pulse width < 20ns.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE.
8.  $\overline{WE}$  is high for READ cycle.
9. Device is continuously selected. All Chip Enables held in their active state.
10. Address valid prior to or coincident with latest occurring Chip Enable.
11. <sup>t</sup>RC = Read Cycle Time. (Page 4)

**FAST SRAM**

**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2		—	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$				
		V <sub>CC</sub> =2v	—	95	500	μA
		V <sub>CC</sub> =3v	—	350	750	μA
<sup>t</sup> CDR <sup>(4)</sup>	Chip Deselect to Data Retention Time		0		—	ns
<sup>t</sup> R <sup>(4)</sup>	Operation Recovery Time		<sup>t</sup> RC <sup>(11)</sup>			ns

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**







### READ CYCLE NO. 1 (8, 9)




### READ CYCLE NO. 2 (7, 8, 10)




### WRITE CYCLE NO. 1 (Write Enable Controlled)



### WRITE CYCLE NO. 2 (Chip Enable Controlled)



## ORDER INFORMATION



The Micron Fast SRAM family is functionally equivalent to other manufacturer's products meeting JEDEC standards. These products are manufactured and quality controlled

in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring quality and reliability. Several parameters are sampled; however, functionality is consistently assured over a wider power supply and temperature range than specified. Each unit receives accelerated burn-in prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.



# SRAM

# 4K x 4 SRAM

WITH OUTPUT ENABLE

## FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 12ns access
  - 15ns access
  - 20ns access
  - 25ns access
  - 30ns access
  - 35ns access

- Packages
  - Plastic DIP (300 mil)
  - Ceramic DIP (300 mil)
  - Plastic SOJ (300 mil)
  - Ceramic LCC
- Two Volt Data Retention

## MARKING

-12	None
-15	C
-20	DJ
-25	EC
-30	
-35	L

## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.


## PIN ASSIGNMENT (Top View)

### 22L/300 DIP




PF, CE

### 24L/300 SOJ



DJB


### 22L/LCC



ECD

FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



FAST SDRAM

TRUTH TABLE

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH Z	STANDBY
READ	L	L	H	DOUT	ACTIVE
READ	H	L	H	HIGH Z	ACTIVE
WRITE	X	L	L	DIN	ACTIVE

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Storage Temperature (Ceramic) .....	-65°C to +150°C
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> + 1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I <sub>CC</sub>	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max}$	I <sub>SB1</sub>	60	50	45	40	40	40	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2, f = 0 V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2	I <sub>SB2</sub>	5	5	5	5	5	5	mA	

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz V <sub>CC</sub> = 5V	C <sub>I</sub>		7	pF	4
Output Capacitance		C <sub>O</sub>		7	pF	4

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

**FAST SRAM**

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>															
READ cycle time	$t_{RC}$	12		15		20		25		30		35		ns	
Address access time	$t_{AA}$		12		15		20		25		30		35	ns	
Chip enable access time	$t_{ACE}$		12		15		20		25		30		35	ns	
Output hold from access change	$t_{OH}$	3		3		3		3		3		3		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		10		10		15		15		20		20	ns	6,7
Chip enable to power up time	$t_{PU}$	0		0		0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		12		15		20		25		30		35	ns	
Output enable access time	$t_{AOE}$		10		12		15		15		20		20	ns	
Output enable to output in low Z	$t_{LZOE}$	0		0		0		0		0		0		ns	
Output disable to output in high Z	$t_{HZOE}$		10		10		15		15		20		20	ns	6
<b>WRITE Cycle</b>															
WRITE cycle time	$t_{WC}$	12		15		20		25		30		35		ns	
Chip enable to end of write	$t_{CW}$	12		15		15		20		25		30		ns	
Address valid to end of write	$t_{AW}$	10		12		15		20		25		30		ns	
Address set-up time	$t_{AS}$	0		0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		0		ns	
Write pulse width	$t_{WP}$	10		12		15		20		25		25		ns	
Data set-up time	$t_{DS}$	10		10		12		15		15		15		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		0		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		0		0		ns	
Write enable to output in high Z	$t_{HZWE}$	0	10	0	10	0	12	0	15	0	15	0	15	ns	6

## AC TEST CONDITIONS

Input pulse levels .....	Vss to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

## NOTES


1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6.  $t_{HZCE}$ ,  $t_{HZWE}$  and  $t_{HZOE}$  are specified with  $C_L = 5\text{pF}$  as in Fig. 2. Transition is measured  $\pm 500\text{mV}$  from steady state voltage.
7. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ .
8.  $\overline{WE}$  is high for READ cycle.
9. Device is continuously selected. All Chip Enables held in their active state.
10. Address valid prior to or coincident with latest occurring Chip Enable.
11.  $t_{RC}$  = Read Cycle Time. (Page 4)

FAST SRAM

## DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{DR}$	$V_{CC}$ for Retention Data		2		—	V
$I_{CCDR}$	Data Retention Current	$CE \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$		95	500	$\mu\text{A}$
$t_{CDR}^{(4)}$	Chip Deselect to Data Retention Time		0		—	ns
$t_R^{(4)}$	Operation Recovery Time		$t_{RC}^{(11)}$			ns

## LOW $V_{CC}$ DATA RETENTION WAVEFORM







### READ CYCLE NO. 1 (8, 9)




### READ CYCLE NO. 2 (7, 8, 10)




### WRITE CYCLE NO. 1 (Write Enable Controlled)



### WRITE CYCLE NO. 2 (Chip Enable Controlled)



 DON'T CARE  
 UNDEFINED

**ORDER INFORMATION**

The Micron Fast SRAM family is functionally equivalent to other manufacturer's products meeting JEDEC standards. These products are manufactured and quality controlled

in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring quality and reliability. Several parameters are sampled; however, functionality is consistently assured over a wider power supply and temperature range than specified. Each unit receives accelerated burn-in prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.



# SRAM

# 4K x 4 SRAM

WITH SEPARATE INPUTS AND OUTPUTS

## FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- Easy memory expansion with  $\overline{CE}$  option
- All inputs and outputs are TTL compatible
- MT5C1606 – output tracks input during WRITE
- MT5C1607 – output high impedance during WRITE

## OPTIONS

- Timing
  - 12ns access
  - 15ns access
  - 20ns access
  - 25ns access
  - 30ns access
  - 35ns access

## MARKING

- Packages
 

Plastic DIP (300 mil)	None
Ceramic DIP (300 mil)	C
Plastic SOJ (300 mil)	DJ
Ceramic LCC	EC
- Two Volt Data Retention

## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x 4 configuration features separate data input and output.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

## PIN ASSIGNMENT (Top View)


### 24L/300 DIP



### 24L/300 SOJ




### 28L/LCC



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



FAST SRAM

TRUTH TABLE

MODE	$\overline{CE}$	$\overline{WE}$	DQ	POWER
STANDBY	H	X	HIGH Z	STANDBY
READ	L	H	DOUT	ACTIVE
WRITE (1)	L	L	HIGH Z	ACTIVE
WRITE (2)	L	L	DIN	ACTIVE

NOTES: 1. MT5C1607 ONLY  
2. MT5C1606 ONLY

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on Vcc supply relative to Vss .....	-1.0V to +7.0V
Storage Temperature (Ceramic) .....	-65°C to +150°C
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> + 1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I <sub>CC</sub>	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max}$	I <sub>SB1</sub>	60	50	45	40	40	40	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2, f = 0 V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2	I <sub>SB2</sub>	5	5	5	5	5	5	mA	

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz V <sub>CC</sub> = 5V	C <sub>i</sub>		7	pF	4
Output Capacitance		C <sub>o</sub>		7	pF	4

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>															
READ cycle time	$t_{RC}$	12		15		20		25		30		35		ns	
Address access time	$t_{AA}$		12		15		20		25		30		35	ns	
Chip enable access time	$t_{ACE}$		12		15		20		25		30		35	ns	
Output hold from access change	$t_{OH}$	3		3		3		3		3		3		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		10		10		15		15		20		20	ns	6,7
Chip enable to power up time	$t_{PU}$	0		0		0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		12		15		20		25		30		35	ns	
<b>WRITE Cycle</b>															
WRITE cycle time	$t_{WC}$	12		15		20		25		30		35		ns	
Chip enable to end of write	$t_{CW}$	10		12		15		20		25		30		ns	
Address valid to end of write	$t_{AW}$	12		15		15		20		25		30		ns	
Address set-up time	$t_{AS}$	0		0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		0		ns	
Write pulse width	$t_{WP}$	10		12		15		20		25		25		ns	
Data set-up time	$t_{DS}$	10		10		12		15		15		15		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		0		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		0		0		ns	
Write enable to output valid	$t_{AWE}$		12		15		20		25		30		35	ns	
Data valid to output valid	$t_{ADV}$		12		15		20		25		30		35	ns	

FAST SRAM

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>ss</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

**NOTES**


1. All voltages referenced to V<sub>ss</sub> (GND).
2. -3.0V for pulse width < 20ns.
3. I<sub>cc</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. t<sub>HZCE</sub> and t<sub>HZWE</sub> are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>.
8.  $\overline{WE}$  is high for READ cycle.
9. Device is continuously selected. All Chip Enables held in their active state.
10. Address valid prior to or coincident with latest occurring Chip Enable.
11. t<sub>RC</sub> = Read Cycle Time. (Page 4)

FAST SRAM

**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2		—	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$		95	500	μA
				350	750	μA
t <sub>CDR</sub> <sup>(4)</sup>	Chip Deselect to Data Retention Time		0		—	ns
t <sub>R</sub> <sup>(4)</sup>	Operation Recovery Time		t <sub>RC</sub> <sup>(11)</sup>			ns

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**







### READ CYCLE NO. 1 (8, 9)




### READ CYCLE NO. 2 (7, 8, 10)




### WRITE CYCLE NO. 1 (Write Enable Controlled)



### WRITE CYCLE NO. 2 (Chip Enable Controlled)



**ORDER INFORMATION**

The Micron Fast SRAM family is functionally equivalent to other manufacturer's products meeting JEDEC standards. These products are manufactured and quality controlled

in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring quality and reliability. Several parameters are sampled; however, functionality is consistently assured over a wider power supply and temperature range than specified. Each unit receives accelerated burn-in prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.



# SRAM

# 4K x 16 SRAM

## LATCHED CACHE DATA RAM

### FEATURES

- On-chip address latch.
- Compatible with the Intel 82385 cache memory controller.
- Fast access times: 25ns, 35ns and 45ns.
- Upper and lower byte selects.
- Fast output enable: 10ns into 100pF load.

### OPTIONS

- Timing
  - 25ns access
  - 35ns access
  - 45ns access

### MARKING

- Packages
  - Plastic DIP (600 mil) None
  - Ceramic DIP (600 mil) C
  - PLCC EJ

### GENERAL DESCRIPTION

The MT5C6416 is one of a family of fast SRAM latched cache memories. It employs a high speed, low power design using a 4-transistor memory cell. It is fabricated using double layer metal, double layer polysilicon CMOS technology.

The MT5C6416 is designed to be a cache data memory cell building block. It easily interfaces with the Intel 82385 cache memory controller.


The device operates from a single +5V power supply and all inputs and outputs are TTL compatible.

Micron applies the highest level of design and process technology in all their Static RAM products. With a full line of 256K density SRAM's at access times of 25 nanoseconds, Micron has firmly established itself as the leading fast SRAM supplier. So, for your fastest memory requirements, come to the fast memory supplier. . .


Micron.

### PIN ASSIGNMENT (Top View)

#### 40L DIP



#### 44L/LCC



FAST SRAM



# SRAM

# 8K x 8 SRAM

## FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V (±10%) power supply
- Easy memory expansion with  $\overline{CE}$ , CE2 and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 12ns access -12
  - 15ns access -15
  - 20ns access -20
  - 25ns access -25
  - 30ns access -30
  - 35ns access -35
- Packages
  - Plastic DIP (300 mil) None
  - Plastic DIP (600 mil) W
  - Ceramic DIP (300 mil) C
  - Ceramic DIP (600 mil) CW
  - Plastic SOJ (300 mil) DJ
  - Ceramic LCC (28 pin) EC
  - Ceramic LCC (32 pin) ECW
- Two Volt Data Retention L

## MARKING

## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers two chip enables on the x 8 organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

## PIN ASSIGNMENT (Top View)


### 28L/300/600 DIP




### 28L/300 SOJ



### 28L/LCC




### 32L/LCC



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



FAST SDRAM

TRUTH TABLE

MODE	CE1	CE2	WE	OE	DQ OPERATION	POWER
STANDBY	H	X	X	X	HIGH Z	STANDBY
STANDBY	X	L	X	X	HIGH Z	STANDBY
READ	L	H	H	L	DOUT	ACTIVE
READ	L	H	H	H	HIGH Z	ACTIVE
WRITE	L	H	L	X	DIN	ACTIVE

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> ..... -1.0V to +7.0V  
 Storage Temperature (Ceramic) ..... -65°C to +150°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> + 1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -2.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 4.2mA	V <sub>OL</sub>		0.4	V	1

**FAST SRAM**

DESCRIPTION	CONDITIONS	SYMBOL	-12	-15	-20	-25	-30	-35	UNITS	NOTES
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I <sub>CC</sub>	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max}$	I <sub>SB1</sub>	60	50	45	40	40	40	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V <sub>IL</sub> ≥ V <sub>SS</sub> + 0.2, V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2, f = 0	I <sub>SB2</sub>	5	5	5	5	5	5	mA	

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz V <sub>CC</sub> = 5V	C <sub>I</sub>		7	pF	4
Output Capacitance		C <sub>O</sub>		7	pF	4



## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>															
READ cycle time	$t_{RC}$	12		15		20		25		30		35		ns	
Address access time	$t_{AA}$		12		15		20		25		30		35	ns	
Chip enable access time	$t_{ACE}$		12		15		20		25		30		35	ns	
Output hold from access change	$t_{OH}$	3		3		3		3		3		3		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		10		10		15		15		20		20	ns	6,7
Chip enable to power up time	$t_{PU}$	0		0		0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		12		15		20		25		30		35	ns	
Output enable access time	$t_{AOE}$		10		12		15		15		20		20	ns	
Output enable to output in low Z	$t_{LZOE}$	0		0		0		0		0		0		ns	
Output disable to output in high Z	$t_{HZOE}$		10		10		15		15		20		20	ns	6
<b>WRITE Cycle</b>															
WRITE cycle time	$t_{WC}$	12		15		20		25		30		35		ns	
Chip enable to end of write	$t_{CW}$	10		12		15		20		25		30		ns	
Address valid to end of write	$t_{AW}$	12		15		15		20		25		30		ns	
Address set-up time	$t_{AS}$	0		0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		0		ns	
Write pulse width	$t_{WP}$	10		12		15		20		25		25		ns	
Data set-up time	$t_{DS}$	10		10		12		15		15		17		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		0		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		0		0		ns	
Write enable to output in high Z	$t_{HZWE}$	0	10	0	10	0	12	0	15	0	15	0	15	ns	6

FAST SRAM

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

**NOTES**


1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3.0V for pulse width < 20ns.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup><sub>HZCE</sub>, <sup>t</sup><sub>HZWE</sub> and <sup>t</sup><sub>HZOE</sub> are specified with C<sub>L</sub> = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup><sub>HZCE</sub> is less than <sup>t</sup><sub>LZCE</sub>.
8.  $\overline{WE}$  is high for READ cycle.
9. Device is continuously selected. All Chip Enables held in their active state.
10. Address valid prior to or coincident with latest occurring Chip Enable.
11. <sup>t</sup><sub>RC</sub> = Read Cycle Time. (Page 4)

FAST SRAM


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2		—	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$		95	500	$\mu A$
		V <sub>CC</sub> =2v				
		V <sub>CC</sub> =3v		350	750	$\mu A$
<sup>t</sup> <sub>CDR</sub> <sup>(4)</sup>	Chip Deselect to Data Retention Time		0		—	ns
<sup>t</sup> <sub>R</sub> <sup>(4)</sup>	Operation Recovery Time		<sup>t</sup> <sub>RC</sub> <sup>(11)</sup>			ns


**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




**READ CYCLE NO. 1 (8, 9)**




**READ CYCLE NO. 2 (7, 8, 10)**




**WRITE CYCLE NO. 1  
(Write Enable Controlled)**



**WRITE CYCLE NO. 2  
(Chip Enable Controlled)**



**ORDER INFORMATION**

The Micron Fast SRAM family is functionally equivalent to other manufacturer's products meeting JEDEC standards. These products are manufactured and quality controlled

in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring quality and reliability. Several parameters are sampled; however, functionality is consistently assured over a wider power supply and temperature range than specified. Each unit receives accelerated burn-in prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.



# SRAM

# 16K x 1 SRAM

## FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- Easy memory expansion with  $\overline{CE}$  option
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 12ns access
  - 15ns access
  - 20ns access
  - 25ns access
  - 30ns access
  - 35ns access

- Packages

- Plastic DIP (300 mil)
- Ceramic DIP (300 mil)
- Plastic SOJ (300 mil)
- Ceramic LCC

- Two Volt Data Retention

## MARKING

- 12
- 15
- 20
- 25
- 30
- 35

- None
- C
- DJ
- EC

- L

## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x 1 configuration features separate data input and output.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

## PIN ASSIGNMENT (Top View)


### 20L/300 DIP



### 24L/300 SOJ




### 20L/LCC



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	$\overline{CE}$	$WE$	OUTPUT	POWER
STANDBY	H	X	HIGH Z	STANDBY
READ	L	H	DOUT	ACTIVE
WRITE	L	L	HIGH Z	ACTIVE

FAST SRAM

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Storage Temperature (Ceramic) .....	-65°C to +150°C
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> + 1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

FAST SRAM

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I <sub>CC</sub>	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max}$	I <sub>SB1</sub>	60	50	45	40	40	40	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2, f = 0 V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2	I <sub>SB2</sub>	5	5	5	5	5	5	mA	

## CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz V <sub>CC</sub> = 5V	C <sub>I</sub>		7	pF	4
Output Capacitance		C <sub>O</sub>		7	pF	4



## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

**FAST SRAM**

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>															
READ cycle time	$t_{RC}$	12		15		20		25		30		35		ns	
Address access time	$t_{AA}$		12		15		20		25		30		35	ns	
Chip enable access time	$t_{ACE}$		12		15		20		25		30		35	ns	
Output hold from access change	$t_{OH}$	3		3		3		3		3		3		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		10		10		15		15		20		20	ns	6,7
Chip enable to power up time	$t_{PU}$	0		0		0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		12		15		20		25		30		35	ns	
<b>WRITE Cycle</b>															
WRITE cycle time	$t_{WC}$	12		15		20		25		30		35		ns	
Chip enable to end of write	$t_{CW}$	10		12		15		20		25		30		ns	
Address valid to end of write	$t_{AW}$	12		15		15		20		25		30		ns	
Address set-up time	$t_{AS}$	0		0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		0		ns	
Write pulse width	$t_{WP}$	10		12		15		20		25		25		ns	
Data set-up time	$t_{DS}$	10		10		12		15		15		17		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		0		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		0		0		ns	
Write enable to output in high Z	$t_{HZWE}$	0	10	0	10	0	12	0	15	0	15	0	15	ns	6

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>ss</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to V<sub>ss</sub> (GND).
2. -3.0V for pulse width < 20ns.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. t<sub>HZCE</sub> and t<sub>HZWE</sub> are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>.
8.  $\overline{WE}$  is high for READ cycle.
9. Device is continuously selected. All Chip Enables held in their active state.
10. Address valid prior to or coincident with latest occurring Chip Enable.
11. t<sub>RC</sub> = Read Cycle Time. (Page 4)


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2		—	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$				
		V <sub>CC</sub> =2V	—	95	500	μA
		V <sub>CC</sub> =3V	—	350	750	μA
t <sub>CDR</sub> <sup>(4)</sup>	Chip Deselect to Data Retention Time		0		—	ns
t <sub>R</sub> <sup>(4)</sup>	Operation Recovery Time			t <sub>RC</sub> <sup>(11)</sup>		ns


**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




**READ CYCLE NO. 1 (8, 9)**




**READ CYCLE NO. 2 (7, 8, 10)**




**WRITE CYCLE NO. 1  
(Write Enable Controlled)**



**WRITE CYCLE NO. 2  
(Chip Enable Controlled)**



FAST SRAM

**ORDER INFORMATION**

The Micron Fast SRAM family is functionally equivalent to other manufacturer's products meeting JEDEC standards. These products are manufactured and quality controlled

in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's **QUALITY ASSURED** policy is to offer prompt, accurate and courteous service while assuring quality and reliability. Several parameters are sampled; however, functionality is consistently assured over a wider power supply and temperature range than specified. Each unit receives accelerated burn-in prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.



# SRAM

# 16K x 4 SRAM

## FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- Easy memory expansion with  $\overline{CE}$  option
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 12ns access
  - 15ns access
  - 20ns access
  - 25ns access
  - 30ns access
  - 35ns access

- Packages
- Two Volt Data Retention

## MARKING

-12	None
-15	C
-20	DJ
-25	EC
-30	
-35	L

## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

## PIN ASSIGNMENT (Top View)


### 22L/300 DIP



### 24L/300 SOJ




### 22L/LCC



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



FAST SRAM

TRUTH TABLE

MODE	CE	WE	DQ	POWER
STANDBY	H	X	HIGH Z	STANDBY
READ	L	H	DOUT	ACTIVE
WRITE	L	L	DIN	ACTIVE

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Storage Temperature (Ceramic) .....	-65°C to +150°C
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> + 1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I <sub>CC</sub>	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max}$	I <sub>SB1</sub>	60	50	45	40	40	40	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2, V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2, f = 0	I <sub>SB2</sub>	5	5	5	5	5	5	mA	

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz V <sub>CC</sub> = 5V	C <sub>I</sub>		7	pF	4
Output Capacitance		C <sub>O</sub>		7	pF	4



## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>															
READ cycle time	$t_{RC}$	12		15		20		25		30		35		ns	
Address access time	$t_{AA}$		12		15		20		25		30		35	ns	
Chip enable access time	$t_{ACE}$		12		15		20		25		30		35	ns	
Output hold from access change	$t_{OH}$	3		3		3		3		3		3		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		10		10		15		15		20		20	ns	6,7
Chip enable to power up time	$t_{PU}$	0		0		0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		12		15		20		25		30		35	ns	
<b>WRITE Cycle</b>															
WRITE cycle time	$t_{WC}$	12		15		20		25		30		35		ns	
Chip enable to end of write	$t_{CW}$	10		12		15		20		25		30		ns	
Address valid to end of write	$t_{AW}$	12		15		15		20		25		30		ns	
Address set-up time	$t_{AS}$	0		0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		0		ns	
Write pulse width	$t_{WP}$	10		12		15		20		25		25		ns	
Data set-up time	$t_{DS}$	10		10		12		15		15		17		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		0		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		0		0		ns	
Write enable to output in high Z	$t_{HZWE}$	0	10	0	10	0	12	0	15	0	15	0	15	ns	6

FAST SRAM

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

**NOTES**


1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3.0V for pulse width < 20ns.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. t<sub>HZCE</sub> and t<sub>HZWE</sub> are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>.
8.  $\overline{WE}$  is high for READ cycle.
9. Device is continuously selected. All Chip Enables held in their active state.
10. Address valid prior to or coincident with latest occurring Chip Enable.
11. t<sub>RC</sub> = Read Cycle Time. (Page 4)

FAST SRAM


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2		—	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$		95	500	$\mu A$
		V <sub>CC</sub> =2v				
		V <sub>CC</sub> =3v		350	750	$\mu A$
t <sub>CDR</sub> <sup>(4)</sup>	Chip Deselect to Data Retention Time		0		—	ns
t <sub>R</sub> <sup>(4)</sup>	Operation Recovery Time		t <sub>RC</sub> <sup>(11)</sup>			ns


**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




### READ CYCLE NO. 1 (8, 9)




### READ CYCLE NO. 2 (7, 8, 10)




### WRITE CYCLE NO. 1 (Write Enable Controlled)



### WRITE CYCLE NO. 2 (Chip Enable Controlled)



FAST SRAM

**ORDER INFORMATION**

The Micron Fast SRAM family is functionally equivalent to other manufacturer's products meeting JEDEC standards. These products are manufactured and quality controlled

in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring quality and reliability. Several parameters are sampled; however, functionality is consistently assured over a wider power supply and temperature range than specified. Each unit receives accelerated burn-in prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.



# SRAM

# 16K x 4 SRAM

WITH OUTPUT ENABLE

## FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 12ns access
  - 15ns access
  - 20ns access
  - 25ns access
  - 30ns access
  - 35ns access
- Packages
  - Plastic DIP (300 mil)
  - Ceramic DIP (300 mil)
  - Plastic SOJ (300 mil)
  - Ceramic LCC
- Two Volt Data Retention

## MARKING

-12  
-15  
-20  
-25  
-30  
-35

None  
C  
DJ  
EC

L

## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.


## PIN ASSIGNMENT (Top View)

### 24L/300 DIP




PG, CF

### 24L/300 SOJ



DJB


### 28L/LCC



CH

FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH Z	STANDBY
READ	L	L	H	DOUT	ACTIVE
READ	H	L	H	HIGH Z	ACTIVE
WRITE	X	L	L	DIN	ACTIVE

FAST SRAM

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Storage Temperature (Ceramic) .....	-65°C to +150°C
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> + 1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	-12	-15	-20	-25	-30	-35	UNITS	NOTES
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I <sub>CC</sub>	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max}$	I <sub>SB1</sub>	60	50	45	40	40	40	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2, V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2, f = 0	I <sub>SB2</sub>	5	5	5	5	5	5	mA	

## CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz V <sub>CC</sub> = 5V	C <sub>I</sub>		7	pF	4
Output Capacitance		C <sub>O</sub>		7	pF	4



## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>															
READ cycle time	$t_{RC}$	12		15		20		25		30		35		ns	
Address access time	$t_{AA}$		12		15		20		25		30		35	ns	
Chip enable access time	$t_{ACE}$		12		15		20		25		30		35	ns	
Output hold from access change	$t_{OH}$	3		3		3		3		3		3		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		10		10		15		15		20		20	ns	6,7
Chip enable to power up time	$t_{PU}$	0		0		0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		12		15		20		25		30		35	ns	
Output enable access time	$t_{AOE}$		10		12		15		15		20		20	ns	
Output enable to output in low Z	$t_{LZOE}$	0		0		0		0		0		0		ns	
Output disable to output in high Z	$t_{HZOE}$		10		10		15		15		20		20	ns	6
<b>WRITE Cycle</b>															
WRITE cycle time	$t_{WC}$	12		15		20		25		30		35		ns	
Chip enable to end of write	$t_{CW}$	10		12		15		20		25		30		ns	
Address valid to end of write	$t_{AW}$	12		15		15		20		25		30		ns	
Address set-up time	$t_{AS}$	0		0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		0		ns	
Write pulse width	$t_{WP}$	10		12		15		20		25		25		ns	
Data set-up time	$t_{DS}$	10		10		12		15		15		15		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		0		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		0		0		ns	
Write enable to output in high Z	$t_{HZWE}$	0	10	0	10	0	12	0	15	0	15	0	15	ns	6

## AC TEST CONDITIONS

Input pulse levels .....	V <sub>ss</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

## NOTES


1. All voltages referenced to V<sub>ss</sub> (GND).
2. -3.0V for pulse width < 20ns.
3. I<sub>cc</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup><sub>HZCE</sub>, <sup>t</sup><sub>HZWE</sub> and <sup>t</sup><sub>HZOE</sub> are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup><sub>HZCE</sub> is less than <sup>t</sup><sub>LZCE</sub>.
8.  $\overline{WE}$  is high for READ cycle.
9. Device is continuously selected. All Chip Enables held in their active state.
10. Address valid prior to or coincident with latest occurring Chip Enable.
11. <sup>t</sup><sub>RC</sub> = Read Cycle Time. (Page 4)

FAST SRAM

## DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2		—	V
I <sub>ccDR</sub>	Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$		95	500	$\mu A$
				350	750	$\mu A$
<sup>t</sup> <sub>CDR</sub> <sup>(4)</sup>	Chip Deselect to Data Retention Time		0		—	ns
<sup>t</sup> <sub>R</sub> <sup>(4)</sup>	Operation Recovery Time		<sup>t</sup> <sub>RC</sub> <sup>(11)</sup>			ns

## LOW V<sub>CC</sub> DATA RETENTION WAVEFORM




FAST SRAM


### READ CYCLE NO. 1 (8, 9)




### READ CYCLE NO. 2 (7, 8, 10)




### WRITE CYCLE NO. 1 (Write Enable Controlled)



### WRITE CYCLE NO. 2 (Chip Enable Controlled)



DON'T CARE  
 UNDEFINED

**ORDER INFORMATION**

The Micron Fast SRAM family is functionally equivalent to other manufacturer's products meeting JEDEC standards. These products are manufactured and quality controlled

in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's **QUALITY ASSURED** policy is to offer prompt, accurate and courteous service while assuring quality and reliability. Several parameters are sampled; however, functionality is consistently assured over a wider power supply and temperature range than specified. Each unit receives accelerated burn-in prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.



# SRAM

# 16K x 4 SRAM

CACHE-TAG

## FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible
- Fast match time: 15ns

## OPTIONS

- Timing
  - 12ns access
  - 15ns access
  - 20ns access
  - 25ns access
  - 30ns access
  - 35ns access

## MARKING

- Packages
 

Plastic DIP (300 mil)	None
Ceramic DIP (300 mil)	C
Plastic SOJ (300 mil)	DJ
Ceramic LCC	EC

## GENERAL DESCRIPTION


The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.

For flexibility in high speed memory applications, Micron offers chip enable  $\overline{CE}$  on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

## PIN ASSIGNMENT (Top View)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



FAST SDRAM

TRUTH TABLE

MODE	OE	CE	WE	DQ	POWER	MATCH
STANDBY	X	H	X	HIGH Z	STANDBY	HIGH
READ	L	L	H	DOUT	ACTIVE	HIGH
READ	H	L	H	HIGH Z	ACTIVE	ACTIVE
WRITE	X	L	L	DIN	ACTIVE	HIGH

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Storage Temperature (Ceramic) .....	-65°C to +150°C
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> + 1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

**FAST SRAM**

DESCRIPTION	CONDITIONS	SYMBOL	-12	-15	-20	-25	-30	-35	UNITS	NOTES
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I <sub>CC</sub>	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max}$	I <sub>SB1</sub>	60	50	45	40	40	40	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2 V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2, f = 0	I <sub>SB2</sub>	5	5	5	5	5	5	mA	

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz V <sub>CC</sub> = 5V	C <sub>I</sub>		7	pF	4
Output Capacitance		C <sub>O</sub>		7	pF	4



## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>															
READ cycle time	$t_{RC}$	12		15		20		25		30		35		ns	
Address access time	$t_{AA}$		12		15		20		25		30		35	ns	
Chip enable access time	$t_{ACE}$		12		15		20		25		30		35	ns	
Output hold from access change	$t_{OH}$	3		3		3		3		3		3		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		10		10		15		15		20		20	ns	6,7
Chip enable to power up time	$t_{PU}$	0		0		0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		12		15		20		25		30		35	ns	
Output enable access time	$t_{AOE}$		10		12		15		15		20		20	ns	
Output enable to output in low Z	$t_{LZOE}$	0		0		0		0		0		0		ns	
Output disable to output in high Z	$t_{HZOE}$		10		10		15		15		20		20	ns	6
<b>WRITE Cycle</b>															
WRITE cycle time	$t_{WC}$	12		15		20		25		30		35		ns	
Chip enable to end of write	$t_{CW}$	10		12		15		20		25		30		ns	
Address valid to end of write	$t_{AW}$	12		15		15		20		25		30		ns	
Address set-up time	$t_{AS}$	0		0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		0		ns	
Write pulse width	$t_{WP}$	10		12		15		20		25		25		ns	
Data set-up time	$t_{DS}$	10		10		12		15		15		15		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		0		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		0		0		ns	
Write enable to output in high Z	$t_{HZWE}$	0	10	0	10	0	12	0	15	0	15	0	15	ns	6

**FAST SRAM**

## AC TEST CONDITIONS

Input pulse levels .....	Vss to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT





Fig. 3 OUTPUT LOAD EQUIVALENT

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>MATCH cycle</b>															
Address to MATCH valid	$t_{AM}$		15		17		22		25		30		35	ns	12
MATCH hold from address	$t_{MHA}$	5		5		5		5		5		5		ns	12
$\overline{CE}$ to MATCH	$t_{CEM}$		10		12		15		20		20		20	ns	12
$\overline{CE}$ to MATCH high	$t_{CEMhi}$		10		12		15		20		20		20	ns	12
$\overline{OE}$ to MATCH valid	$t_{OEM}$		10		12		15		20		20		25	ns	12
$\overline{OE}$ to MATCH high	$t_{OEMhi}$		10		12		15		20		20		25	ns	12
$\overline{WE}$ to MATCH valid	$t_{WEM}$		10		12		15		20		20		25	ns	12
$\overline{WE}$ to MATCH high	$t_{WEMhi}$		10		12		15		20		20		25	ns	12
Data input to MATCH valid	$t_{DM}$		10		12		15		20		20		25	ns	12
MATCH hold from data	$t_{MHD}$	5		5		5		5		5		5		ns	12

FAST SRAM


## MATCH TIMING




## NOTES

1. All voltages referenced to  $V_{SS}$  (GND).
2. -3.0V for pulse width < 20ns.
3.  $I_{CC}$  is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6.  $t_{HZCE}$ ,  $t_{HZWE}$  and  $t_{HZOE}$  are specified with  $C_L = 5pF$  as in Fig. 2. Transition is measured  $\pm 500mV$  from steady state voltage.
7. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ .
8.  $\overline{WE}$  is high for READ cycle.
9. Device is continuously selected. All Chip Enables held in their active state.
10. Address valid prior to or coincident with latest occurring Chip Enable.
11. Match timing parameters are tested with  $R_L = 200$  and  $C_L = 30pF$  as shown in Fig. 3.


**READ CYCLE NO. 1 (8, 9)**




**READ CYCLE NO. 2 (7, 8, 10)**



**WRITE CYCLE NO. 1  
(Write Enable Controlled)**




**WRITE CYCLE NO. 2  
(Chip Enable Controlled)**



 DON'T CARE  
 UNDEFINED

FAST SRAM

**ORDER INFORMATION**

The Micron Fast SRAM family is functionally equivalent to other manufacturer's products meeting JEDEC standards. These products are manufactured and quality controlled

in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring quality and reliability. Several parameters are sampled; however, functionality is consistently assured over a wider power supply and temperature range than specified. Each unit receives accelerated burn-in prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.

# SRAM

# 16K x 4 SRAM

WITH SEPARATE INPUTS AND OUTPUTS

## FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- Easy memory expansion with  $\overline{CE}1$ ,  $\overline{CE}2$  and  $\overline{OE}$  option
- All inputs and outputs are TTL compatible
- MT5C6406 – output tracks input during WRITE
- MT5C6407 – output high impedance during WRITE

## OPTIONS

- Timing
  - 12ns access
  - 15ns access
  - 20ns access
  - 25ns access
  - 30ns access
  - 35ns access

## MARKING

- Packages
 

Plastic DIP (300 mil)	None
Ceramic DIP (300 mil)	C
Plastic SOJ (300 mil)	DJ
Ceramic LCC	EC
- Two Volt Data Retention L

## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x 4 configuration features separate data input and output.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

## PIN ASSIGNMENT (Top View)


### 28L/300 DIP



### 28L/300 SOJ




### 28L/LCC



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



FAST SRAM

TRUTH TABLE

MODE	$\overline{CE1}$	$\overline{CE2}$	$\overline{OE}$	WE	OUTPUTS	POWER
STANDBY	H	X	X	X	HIGH Z	STANDBY
STANDBY	X	H	X	X	HIGH Z	STANDBY
READ	L	L	L	H	DOUT	ACTIVE
READ	L	L	H	H	HIGH Z	ACTIVE
WRITE (1)	L	L	X	L	HIGH Z	ACTIVE
WRITE (2)	L	L	L	L	DIN	ACTIVE
WRITE (2)	L	L	H	L	HIGH Z	ACTIVE

NOTES: 1. MT5C6407 ONLY  
2. MT5C6406 ONLY

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Storage Temperature (Ceramic) .....	-65°C to +150°C
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10.	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I <sub>CC</sub>	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max}$	I <sub>SB1</sub>	60	50	45	40	40	40	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2, f = 0 V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2	I <sub>SB2</sub>	5	5	5	5	5	5	mA	

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz V <sub>CC</sub> = 5V	C <sub>I</sub>		7	pF	4
Output Capacitance		C <sub>O</sub>		7	pF	4



## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ )

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>															
READ cycle time	$t_{RC}$	12		15		20		25		30		35		ns	
Address access time	$t_{AA}$		12		15		20		25		30		35	ns	
Chip enable access time	$t_{ACE}$		12		15		20		25		30		35	ns	
Output hold from access change	$t_{OH}$	3		3		3		3		3		3		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		10		10		15		15		20		20	ns	6,7
Chip enable to power up time	$t_{PU}$	0		0		0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		12		15		20		25		30		35	ns	
Output enable access time	$t_{AOE}$		10		12		15		15		20		20	ns	
Output enable to output in low Z	$t_{LZOE}$	0		0		0		0		0		0		ns	
Output disable to output in high Z	$t_{HZOE}$		10		10		15		15		20		20	ns	6
<b>WRITE Cycle</b>															
WRITE cycle time	$t_{WC}$	12		15		20		25		30		35		ns	
Chip enable to end of write	$t_{CW}$	10		12		15		20		25		30		ns	
Address valid to end of write	$t_{AW}$	12		15		15		20		25		30		ns	
Address set-up time	$t_{AS}$	0		0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		0		ns	
Write pulse width	$t_{WP}$	10		12		15		20		25		25		ns	
Data set-up time	$t_{DS}$	10		10		12		15		15		15		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		0		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		0		0		ns	
Write enable to output valid	$t_{AWE}$		12		15		20		25		30		35	ns	
Data valid to output valid	$t_{ADV}$		12		15		20		25		30		35	ns	

## AC TEST CONDITIONS

Input pulse levels .....	Vss to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


## NOTES

- All voltages referenced to Vss (GND).
- 3.0V for pulse width < 20ns.
- I<sub>CC</sub> is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- t<sub>HZCE</sub>, t<sub>HZWE</sub> and t<sub>HZOE</sub> are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>.
- $\overline{WE}$  is high for READ cycle.
- Device is continuously selected. All Chip Enables held in their active state.
- Address valid prior to or coincident with latest occurring Chip Enable.
- t<sub>RC</sub> = Read Cycle Time. (Page 4)


## DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2		—	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ V <sub>IN</sub> ≥ (V <sub>CC</sub> - 0.2V) or ≤ 0.2V	V <sub>CC</sub> =2V	95	500	μA
			V <sub>CC</sub> =3V	350	750	μA
t <sub>CDR</sub> <sup>(4)</sup>	Chip Deselect to Data Retention Time		0		—	ns
t <sub>R</sub> <sup>(4)</sup>	Operation Recovery Time		t <sub>RC</sub> <sup>(11)</sup>			ns


## LOW V<sub>CC</sub> DATA RETENTION WAVEFORM




**READ CYCLE NO. 1 (8, 9)**




**READ CYCLE NO. 2 (7, 8, 10)**




**WRITE CYCLE NO. 1  
(Write Enable Controlled)**



**WRITE CYCLE NO. 2  
(Chip Enable Controlled)**



FAST SRAM

**ORDER INFORMATION**

The Micron Fast SRAM family is functionally equivalent to other manufacturer's products meeting JEDEC standards. These products are manufactured and quality controlled

in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring quality and reliability. Several parameters are sampled; however, functionality is consistently assured over a wider power supply and temperature range than specified. Each unit receives accelerated burn-in prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.



## SRAM

## 32K x 8 SRAM

### FEATURES

- High speed: 25, 30, 35, 45 and 55ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible

### OPTIONS

- Timing
  - 25ns access -25
  - 30ns access -30
  - 35ns access -35
  - 45ns access -45
  - 55ns access -55

### MARKING

- Packages
 

Plastic DIP (300 mil)	None
Plastic DIP (600 mil)	W
Ceramic DIP (300 mil)	C
Ceramic DIP (600 mil)	CW
Plastic SOJ (300 mil)	DJ
Ceramic LCC (28 pin)	EC
Ceramic LCC (32 pin)	ECW
- Two Volt Data Retention L

### GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

### PIN ASSIGNMENT (Top View)

#### 28L/300/600 DIP




PJ, PK, CH

#### 28L/300 SOJ




DJC

#### 28L/LCC



ECE


#### 32L/LCC



ECF

FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH Z	STANDBY
READ	L	L	H	DOUT	ACTIVE
READ	H	L	H	HIGH Z	ACTIVE
WRITE	X	L	L	DIN	ACTIVE

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on Vcc supply relative to Vss .....-1.0V to +7.0V  
 Storage Temperature (Ceramic) ..... -65°C to +150°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1 Watt  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I <sub>CC</sub>		100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max.}$	I <sub>SB1</sub>		40	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2, V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2, f = 0	I <sub>SB2</sub>		7	mA	
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -2.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 4.2mA	V <sub>OL</sub>		0.4	V	1

FAST SRAM

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz V <sub>CC</sub> = 5V	C <sub>I</sub>		8	pF	4
Output Capacitance		C <sub>O</sub>		8	pF	4



## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

DESCRIPTION	SYM	-25		-30		-35		-45		-55		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>													
READ cycle time	$t_{RC}$	25		30		35		45		55		ns	
Address access time	$t_{AA}$		25		30		35		45		55	ns	
Chip enable access time	$t_{ACE}$		25		30		35		45		55	ns	
Output hold from address change	$t_{OH}$	5		5		5		5		5		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		15		20		20		20		20	ns	6, 7
Chip enable to power up time	$t_{PU}$	0		0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		25		30		35		45		55	ns	
Output Enable Access Time	$t_{AOE}$		15		20		20		20		20	ns	
Output Enable to output in low Z	$t_{LZOE}$	0		0		0		0		0		ns	
Output disable to output in high Z	$t_{HZOE}$		15		20		20		20		20	ns	
<b>WRITE Cycle</b>													
WRITE cycle time	$t_{WC}$	25		30		35		45		55		ns	
Chip enable to end of write	$t_{CW}$	20		25		30		40		50		ns	
Address Valid to end of write	$t_{AW}$	20		25		30		40		50		ns	
Address set-up time	$t_{AS}$	0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	2		2		2		2		2		ns	
Write pulse width	$t_{WP}$	20		25		25		30		35		ns	
Data set-up time	$t_{DS}$	15		15		17		20		20		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		0		ns	
Write enable to output in high Z	$t_{HZWE}$	0	15	0	15	0	15	0	20	0	20	ns	6

FAST SRAM

**AC TEST CONDITIONS**

Input pulse levels .....	Vss to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

**NOTES**


1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE.
8.  $\overline{WE}$  is high for READ cycle.
9. Device is continuously selected. All Chip Enables held in their active state.
10. Address valid prior to or coincident with latest occurring Chip Enable.
11. <sup>t</sup>RC = Read Cycle Time. (Page 4)

FAST SRAM


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2		—	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$		95	500	$\mu A$
		V <sub>CC</sub> =2v				
		V <sub>CC</sub> =3v		350	750	$\mu A$
<sup>t</sup> CDR <sup>(4)</sup>	Chip Deselect to Data Retention Time		0		—	ns
<sup>t</sup> R <sup>(4)</sup>	Operation Recovery Time		<sup>t</sup> RC <sup>(11)</sup>			ns


**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




**READ CYCLE NO. 1 (8, 9)**




**READ CYCLE NO. 2 (7, 8, 10)**



**WRITE CYCLE NO. 1  
(Write Enable Controlled)**




**WRITE CYCLE NO. 2  
(Chip Enable Controlled)**



 DON'T CARE  
 UNDEFINED

## ORDER INFORMATION



The Micron Fast SRAM family is functionally equivalent to other manufacturer's products meeting JEDEC standards. These products are manufactured and quality controlled

in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring quality and reliability. Several parameters are sampled; however, functionality is consistently assured over a wider power supply and temperature range than specified. Each unit receives accelerated burn-in prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.



# SRAM

# 64K x 1 SRAM

## FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- Easy memory expansion with  $\overline{CE}$  option
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 12ns access
  - 15ns access
  - 20ns access
  - 25ns access
  - 30ns access
  - 35ns access

## MARKING

- Packages
 

Plastic DIP (300 mil)	None
Ceramic DIP (300 mil)	C
Plastic SOJ (300 mil)	DJ
Ceramic LCC	EC
- Two Volt Data Retention
 

	L
--	---

## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x1 configuration features separate data input and output.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

## PIN ASSIGNMENT (Top View)

### 22L/300 DIP




### 24L/300 SOJ



DJB


### 22L/LCC



ECD

FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	$\overline{CE}$	$\overline{WE}$	DQ	POWER
STANDBY	H	X	HIGH Z	STANDBY
READ	L	H	DOUT	ACTIVE
WRITE	L	L	HIGH Z	ACTIVE

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on Vcc supply relative to Vss .....	-1.0V to +7.0V
Storage Temperature (Ceramic) .....	-65°C to +150°C
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C, Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> + 1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I <sub>CC</sub>	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max}$	I <sub>SB1</sub>	60	50	45	40	40	40	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2, f = 0 V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2	I <sub>SB2</sub>	5	5	5	5	5	5	mA	

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz V <sub>CC</sub> = 5V	C <sub>I</sub>		7	pF	4
Output Capacitance		C <sub>O</sub>		7	pF	4



## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>															
READ cycle time	$t_{RC}$	12		15		20		25		30		35		ns	
Address access time	$t_{AA}$		12		15		20		25		30		35	ns	
Chip enable access time	$t_{ACE}$		12		15		20		25		30		35	ns	
Output hold from access change	$t_{OH}$	3		3		3		3		3		3		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		10		10		15		15		20		20	ns	6,7
Chip enable to power up time	$t_{PU}$	0		0		0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		12		15		20		25		30		35	ns	
<b>WRITE Cycle</b>															
WRITE cycle time	$t_{WC}$	12		15		20		25		30		35		ns	
Chip enable to end of write	$t_{CW}$	10		12		15		20		25		30		ns	
Address valid to end of write	$t_{AW}$	12		15		15		20		25		30		ns	
Address set-up time	$t_{AS}$	0		0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		0		ns	
Write pulse width	$t_{WP}$	10		12		15		20		25		25		ns	
Data set-up time	$t_{DS}$	10		10		12		15		15		17		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		0		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		0		0		ns	
Write enable to output in high Z	$t_{HZWE}$	0	10	0	10	0	12	0	15	0	15	0	15	ns	6

FAST SRAM

**AC TEST CONDITIONS**

Input pulse levels .....	Vss to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE.
8.  $\overline{WE}$  is high for READ cycle.
9. Device is continuously selected. All Chip Enables held in their active state.
10. Address valid prior to or coincident with latest occurring Chip Enable.
11. <sup>t</sup>RC = Read Cycle Time. (Page 4)

**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2		—	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$				
		V <sub>CC</sub> =2V	—	95	500	μA
		V <sub>CC</sub> =3V	—	350	750	μA
<sup>t</sup> CDR <sup>(4)</sup>	Chip Deselect to Data Retention Time		0		—	ns
<sup>t</sup> R <sup>(4)</sup>	Operation Recovery Time			<sup>t</sup> RC <sup>(11)</sup>		ns

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




FAST SRAM


**READ CYCLE NO. 1 (8, 9)**




**READ CYCLE NO. 2 (7, 8, 10)**



**WRITE CYCLE NO. 1  
(Write Enable Controlled)**




**WRITE CYCLE NO. 2  
(Chip Enable Controlled)**



 DON'T CARE  
 UNDEFINED

FAST SDRAM

**ORDER INFORMATION**

The Micron Fast SRAM family is functionally equivalent to other manufacturer's products meeting JEDEC standards. These products are manufactured and quality controlled

in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring quality and reliability. Several parameters are sampled; however, functionality is consistently assured over a wider power supply and temperature range than specified. Each unit receives accelerated burn-in prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.



# SRAM

# 64K x 4 SRAM

## FEATURES

- High speed: 25, 30, 35, 45 and 55ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- Easy memory expansion with  $\overline{CE}$  option
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 25ns access
  - 30ns access
  - 35ns access
  - 45ns access
  - 55ns access

## MARKING

- Packages
 

Plastic DIP (300 mil)	None
Ceramic DIP (300 mil)	C
Plastic SOJ (300 mil)	DJ
Ceramic LCC	EC
- Two Volt Data Retention
 

	L
--	---

## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.


## PIN ASSIGNMENT (Top View)

### 24L/300 DIP




PG, CF

### 24L/300 SOJ



DJB


### 28L/LCC



ECE

FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	$\overline{CE}$	$\overline{WE}$	DQ	POWER
STANDBY	H	X	HIGH Z	STANDBY
READ	L	H	DOUT	ACTIVE
WRITE	L	L	DIN	ACTIVE

FAST SRAM

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Storage Temperature (Ceramic) .....	-65°C to +150°C
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I <sub>CC</sub>		100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max.}$	I <sub>SB1</sub>		40	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ $V_{IL} \leq V_{SS} + 0.2,$ $V_{IH} \geq V_{CC} - 0.2, f = 0$	I <sub>SB2</sub>		7	mA	
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz V <sub>CC</sub> = 5V	C <sub>I</sub>		8	pF	4
Output Capacitance		C <sub>O</sub>		8	pF	4



## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

DESCRIPTION	SYM	-25		-30		-35		-45		-55		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>													
READ cycle time	$t_{RC}$	25		30		35		45		55		ns	
Address access time	$t_{AA}$		25		30		35		45		55	ns	
Chip enable access time	$t_{ACE}$		25		30		35		45		55	ns	
Output hold from address change	$t_{OH}$	5		5		5		5		5		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		15		20		20		20		20	ns	6, 7
Chip enable to power up time	$t_{PU}$	0		0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		25		30		35		45		55	ns	
<b>WRITE Cycle</b>													
WRITE cycle time	$t_{WC}$	25		30		35		45		55		ns	
Chip enable to end of write	$t_{CW}$	20		25		30		40		50		ns	
Address Valid to end of write	$t_{AW}$	20		25		30		40		50		ns	
Address set-up time	$t_{AS}$	0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	2		2		2		2		2		ns	
Write pulse width	$t_{WP}$	20		25		25		30		35		ns	
Data set-up time	$t_{DS}$	15		15		17		20		20		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		0		ns	
Write enable to output in high Z	$t_{HZWE}$	0	15	0	15	0	15	0	20	0	20	ns	6

FAST SRAM

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

**NOTES**


1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3.0V for pulse width < 20ns.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup><sub>HZCE</sub> and <sup>t</sup><sub>HZWE</sub> are specified with C<sub>L</sub> = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup><sub>HZCE</sub> is less than <sup>t</sup><sub>LZCE</sub>.
8.  $\overline{WE}$  is high for READ cycle.
9. Device is continuously selected. All Chip Enables held in their active state.
10. Address valid prior to or coincident with latest occurring Chip Enable.
11. <sup>t</sup><sub>RC</sub> = Read Cycle Time. (Page 4)

FAST SRAM


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2		—	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V <sub>CC</sub> =2V	95	500	μA
			V <sub>CC</sub> =3V	350	750	μA
<sup>t</sup> <sub>CDR</sub> (4)	Chip Deselect to Data Retention Time		0		—	ns
<sup>t</sup> <sub>R</sub> (4)	Operation Recovery Time		<sup>t</sup> <sub>RC</sub> (11)			ns


**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




## READ CYCLE NO. 1 (8, 9)




## READ CYCLE NO. 2 (7, 8, 10)




## WRITE CYCLE NO. 1 (Write Enable Controlled)



## WRITE CYCLE NO. 2 (Chip Enable Controlled)



FAST SRAM

**ORDER INFORMATION**

The Micron Fast SRAM family is functionally equivalent to other manufacturer's products meeting JEDEC standards. These products are manufactured and quality controlled

in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring quality and reliability. Several parameters are sampled; however, functionality is consistently assured over a wider power supply and temperature range than specified. Each unit receives accelerated burn-in prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.



# SRAM

# 64K x 4 SRAM

WITH OUTPUT ENABLE

## FEATURES

- High speed: 25, 30, 35, 45 and 55ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 25ns access
  - 30ns access
  - 35ns access
  - 45ns access
  - 55ns access

## MARKING

- Packages
  - Plastic DIP (300 mil) None
  - Ceramic DIP (300 mil) C
  - Plastic SOJ (300 mil) DJ
  - Ceramic LCC EC
- Two Volt Data Retention L

## GENERAL DESCRIPTION


The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.

For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.


Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

## PIN ASSIGNMENT (Top View)




## 28L/LCC



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



FAST SDRAM

TRUTH TABLE

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH Z	STANDBY
READ	L	L	H	DOUT	ACTIVE
READ	H	L	H	HIGH Z	ACTIVE
WRITE	X	L	L	DIN	ACTIVE

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Storage Temperature (Ceramic) .....	-65°C to +150°C
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I <sub>CC</sub>		100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max.}$	I <sub>SB1</sub>		40	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2, V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2, f = 0	I <sub>SB2</sub>		7	mA	
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

FAST SRAM

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz V <sub>CC</sub> = 5V	C <sub>I</sub>		8	pF	4
Output Capacitance		C <sub>O</sub>		8	pF	4



## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ )

DESCRIPTION	SYM	-25		-30		-35		-45		-55		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>													
READ cycle time	$t_{RC}$	25		30		35		45		55		ns	
Address access time	$t_{AA}$		25		30		35		45		55	ns	
Chip enable access time	$t_{ACE}$		25		30		35		45		55	ns	
Output hold from address change	$t_{OH}$	5		5		5		5		5		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		15		20		20		20		20	ns	6, 7
Chip enable to power up time	$t_{PU}$	0		0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		25		30		35		45		55	ns	
Output Enable Access Time	$t_{AOE}$		15		20		20		20		20	ns	
Output Enable to output in low Z	$t_{LZOE}$	0		0		0		0		0		ns	
Output disable to output in high Z	$t_{HZOE}$		15		20		20		20		20	ns	6
<b>WRITE Cycle</b>													
WRITE cycle time	$t_{WC}$	25		30		35		45		55		ns	
Chip enable to end of write	$t_{CW}$	20		25		30		40		50		ns	
Address Valid to end of write	$t_{AW}$	20		25		30		40		50		ns	
Address set-up time	$t_{AS}$	0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	2		2		2		2		2		ns	
Write pulse width	$t_{WP}$	20		25		25		30		35		ns	
Data set-up time	$t_{DS}$	15		15		17		20		20		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		0		ns	
Write enable to output in high Z	$t_{HZWE}$	0	15	0	15	0	15	0	20	0	20	ns	6

FAST SRAM

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

**NOTES**


1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3.0V for pulse width < 20ns.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE, <sup>t</sup>HZOE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE.
8.  $\overline{WE}$  is high for READ cycle.
9. Device is continuously selected. All Chip Enables held in their active state.
10. Address valid prior to or coincident with latest occurring Chip Enable.
11. <sup>t</sup>RC = Read Cycle Time. (Page 4)

FAST SRAM


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2		—	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$		95	500	$\mu A$
		V <sub>CC</sub> =2v				
		V <sub>CC</sub> =3v		350	750	$\mu A$
<sup>t</sup> CDR <sup>(4)</sup>	Chip Deselect to Data Retention Time		0		—	ns
<sup>t</sup> R <sup>(4)</sup>	Operation Recovery Time		<sup>t</sup> RC <sup>(11)</sup>			ns


**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




**READ CYCLE NO. 1 (8, 9)**




**READ CYCLE NO. 2 (7, 8, 10)**



**WRITE CYCLE NO. 1  
(Write Enable Controlled)**




**WRITE CYCLE NO. 2  
(Chip Enable Controlled)**



 DON'T CARE  
 UNDEFINED

FAST SRAM

**ORDER INFORMATION**

The Micron Fast SRAM family is functionally equivalent to other manufacturer's products meeting JEDEC standards. These products are manufactured and quality controlled

in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring quality and reliability. Several parameters are sampled; however, functionality is consistently assured over a wider power supply and temperature range than specified. Each unit receives accelerated burn-in prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.



## SRAM

## 128K x 8 SRAM

## FEATURES

- High speed: 25, 35 and 45ns
- Automatic chip enable power down
- All inputs and outputs are TTL compatible
- High performance, low power, CMOS process
- Single +5V ( $\pm 10\%$ ) power supply
- Low power, ICC (max.) 70mA

## OPTIONS

- Timing
  - 25ns access
  - 35ns access
  - 45ns access

- Packages
  - Plastic DIP
  - Ceramic DIP

- Two Volt Data Retention

## MARKING

	-25
	-35
	-45
None	
C	
L	

## GENERAL DESCRIPTION


The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.

For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. Output Enable ( $\overline{OE}$ ) is an enhancement available for all common I/O organizations. This enhancement can place the output in a high impedance state for additional flexibility in system design. The x 1 organization features separate data input and output.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. When the  $\overline{OE}$  option is present, it must also be LOW to read the device. The devices offer a reduced power standby mode when disabled. This allows system designs for low power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

## PIN ASSIGNMENT (Top View)





# SRAM

# 256K x 1 SRAM

## FEATURES

- High speed: 25, 30, 35, 45 and 55ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- Easy memory expansion with  $\overline{CE}$  option
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 25ns access
  - 30ns access
  - 35ns access
  - 45ns access
  - 55ns access

- Packages
- Two Volt Data Retention

## MARKING

None	None
C	C
DJ	DJ
EC	EC
L	L

## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x 1 configuration features separate data input and output.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

## PIN ASSIGNMENT (Top View)


### 24L/300 DIP



### 24L/300 SOJ




### 28L/LCC



FAST SRAM



FUNCTIONAL BLOCK DIAGRAM



FAST SDRAM

TRUTH TABLE

MODE	$\overline{CE}$	$\overline{WE}$	OUTPUT	POWER
STANDBY	H	X	HIGH Z	STANDBY
READ	L	H	DOUT	ACTIVE
WRITE	L	L	HIGH Z	ACTIVE

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Storage Temperature (Ceramic) .....	-65°C to +150°C
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I <sub>CC</sub>		100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max.}$	I <sub>SB1</sub>		40	mA	
	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{Max.}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2, V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2, f = 0	I <sub>SB2</sub>		10	mA	
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

FAST SRAM

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz V <sub>CC</sub> = 5V	C <sub>I</sub>		8	pF	4
Output Capacitance		C <sub>O</sub>		8	pF	4

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ )

DESCRIPTION	SYM	-25		-30		-35		-45		-55		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>													
READ cycle time	$t_{RC}$	25		30		35		45		55		ns	
Address access time	$t_{AA}$		25		30		35		45		55	ns	
Chip enable access time	$t_{ACE}$		25		30		35		45		55	ns	
Output hold from address change	$t_{OH}$	5		5		5		5		5		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		15		20		20		20		20	ns	6, 7
Chip enable to power up time	$t_{PU}$	0		0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		25		30		35		45		55	ns	
<b>WRITE Cycle</b>													
WRITE cycle time	$t_{WC}$	25		30		35		45		55		ns	
Chip enable to end of write	$t_{CW}$	20		25		30		40		50		ns	
Address Valid to end of write	$t_{AW}$	20		25		30		40		50		ns	
Address set-up time	$t_{AS}$	0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	2		2		2		2		2		ns	
Write pulse width	$t_{WP}$	20		25		25		30		35		ns	
Data set-up time	$t_{DS}$	15		15		17		20		20		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		0		ns	
Write enable to output in high Z	$t_{HZWE}$	0	15	0	15	0	15	0	20	0	20	ns	6

FAST SRAM

## AC TEST CONDITIONS

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


## NOTES

- All voltages referenced to V<sub>SS</sub> (GND).
- 3.0V for pulse width < 20ns.
- I<sub>CC</sub> is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- t<sub>HZCE</sub> and t<sub>HZWE</sub> are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>.
- $\overline{WE}$  is high for READ cycle.
- Device is continuously selected. All Chip Enables held in their active state.
- Address valid prior to or coincident with latest occurring Chip Enable.
- at V<sub>CC</sub> = 2V.
- at V<sub>CC</sub> = 3V.
- t<sub>RC</sub> = Read Cycle Time. (Page 4)


## DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

SYMBOL	PARAMETER	TEST CONDITIONS	TYP	MAX	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2	—	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	95 350	500 <sup>(11)</sup> 750 <sup>(12)</sup>	$\mu A$ $\mu A$
t <sub>CDR</sub> <sup>(4)</sup>	Chip Deselect to Data Retention Time		0	—	ns
t <sub>R</sub> <sup>(4)</sup>	Operation Recovery Time		t <sub>RC</sub> <sup>(13)</sup>		ns


## LOW V<sub>CC</sub> DATA RETENTION WAVEFORM




### READ CYCLE NO. 1 (8, 9)




### READ CYCLE NO. 2 (7, 8, 10)




### WRITE CYCLE NO. 1 (Write Enable Controlled)



### WRITE CYCLE NO. 2 (Chip Enable Controlled)



 DON'T CARE  
 UNDEFINED

**ORDER INFORMATION**

The Micron Fast SRAM family is functionally equivalent to other manufacturer's products meeting JEDEC standards. These products are manufactured and quality controlled

in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring quality and reliability. Several parameters are sampled; however, functionality is consistently assured over a wider power supply and temperature range than specified. Each unit receives accelerated burn-in prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.



# SRAM

# 256K x 4 SRAM

WITH OUTPUT ENABLE

## FEATURES

- High speed: 25, 35 and 45ns
- Automatic chip enable power down
- All inputs and outputs are TTL compatible
- High performance, low power, CMOS process
- Single +5V ( $\pm 10\%$ ) power supply
- Low power, ICC (max.) 70mA

## OPTIONS

- Timing
  - 25ns access
  - 35ns access
  - 45ns access
- Packages
  - Plastic DIP
  - Ceramic DIP
- Two Volt Data Retention

## MARKING

-25  
-35  
-45  
  
None  
C  
  
L

## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. Output Enable ( $\overline{OE}$ ) is an enhancement available for all common I/O organizations. This enhancement can place the output in a high impedance state for additional flexibility in system design. The x 1 organization features separate data input and output.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. When the  $\overline{OE}$  option is present, it must also be LOW to read the device. The devices offer a reduced power standby mode when disabled. This allows system designs for low power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

## PIN ASSIGNMENT (Top View)

### 28L DIP



FAST SRAM





# SRAM

# 1MEG x 1 SRAM

## FEATURES

- High speed: 25, 35 and 45ns
- Automatic chip enable power down
- All inputs and outputs are TTL compatible
- High performance, low power, CMOS process
- Single +5V ( $\pm 10\%$ ) power supply
- Low power, ICC (max.) 70mA

## OPTIONS

- Timing
  - 25ns access
  - 35ns access
  - 45ns access
- Packages
  - Plastic DIP
  - Ceramic DIP
- Two Volt Data Retention

## MARKING

-25  
-35  
-45

None  
C

L

## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.

For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. Output Enable ( $\overline{OE}$ ) is an enhancement available for all common I/O organizations. This enhancement can place the output in a high impedance state for additional flexibility in system design. The x1 organization features separate data input and output.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. When the  $\overline{OE}$  option is present, it must also be LOW to read the device. The devices offer a reduced power standby mode when disabled. This allows system designs for low power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

## PIN ASSIGNMENT (Top View)

### 28L DIP

A11	1	28	Vcc
A12	2	27	A10
A13	3	26	A9
A14	4	25	A8
A15	5	24	A7
A16	6	23	A6
NC	7	22	A5
A17	8	21	A4
A18	9	20	A3
A19	10	19	A2
A20	11	18	A1
D OUT	12	17	A0
$\overline{WE}$	13	16	D IN
Vss	14	15	$\overline{CE}$

FAST SRAM



<b>DYNAMIC RAMs</b> .....	<b>1</b>
<b>DYNAMIC RAM MODULES</b> .....	<b>2</b>
<b>MULTIPORT DYNAMIC RAMs (VRAMs)</b> .....	<b>3</b>
<b>STATIC RAMs</b> .....	<b>4</b>
<b>CACHE DATA RAMs</b> .....	<b>5</b>
<b>FIFO MEMORIES</b> .....	<b>6</b>
<b>MILITARY PRODUCTS</b> .....	<b>7</b>
<b>PACKAGE INFORMATION</b> .....	<b>8</b>
<b>SALES INFORMATION</b> .....	<b>9</b>

---



## CACHE DATA RAM PRODUCT SELECTION GUIDE

Memory Configuration	Control Functions	Part Number	Access Time (ns)	Package	Process	Page
Dual 4K x 16/18 or Single 8K x16/18	Mode, Byte Select CE, OE, Address Latch	MT56C0416	25, 35, 45	52-Pin PLCC	CMOS	5-1



# CACHE DATA STATIC RAMS

# DUAL 4K x 16/18 SRAM, SINGLE 8K x 16/18 CONFIGURABLE CACHE DATA RAM

## FEATURES

- Operates as two 4K x 16/18 SRAMs with common addresses, common data and separate control signals.
- Configurable as a single 8K x 16/18 SRAM with MODE input.
- Two parity bit utilization when operated in x 18 mode.
- Built-in address input latches.
- Separate byte selects.
- Fast access times: 25ns, 35ns and 45ns.
- Upper and lower byte selects.
- Fast output enable: 8ns.
- Compatible with the Intel 82385 cache memory controller.

## OPTIONS

- Timing
- 25ns access
- 35ns access
- 45ns access

## MARKING

- 25
- 35
- 45

## GENERAL DESCRIPTION


The MT56C0416 is one of a family of fast SRAM cache memories. It employs a high speed, low power design using a 4-transistor memory cell. It is fabricated using double layer metal, double layer polysilicon CMOS technology.

The MT56C0416 is designed to be a cache data memory cell building block. It easily interfaces with the Intel 82385 cache controller in either the direct mapped or two-way set associative mode. A mode control pin determines the configuration of the memory. When this pin is held low, the device functions as an 8K by 16 or 18 bit SRAM. When the mode pin is high, the device is configured as a dual 4K by 16 or 18 bit SRAM.

Input addresses are latched in the on-chip register on the negative edge of the CALEN signal. This register is functionally equivalent to a 74LS373.

The memory functions are controlled by the output enable, write enable and chip select signals. Outputs of the "A" bank SRAM are enabled when the  $\overline{\text{COEA}}$  pin makes a high to low level transition. Outputs of the "B" bank SRAM are enabled when the  $\overline{\text{COEB}}$  pin makes a high to low transition.

Write enables are also activated on the high to low



transitions.  $\overline{\text{CWEB}}$  allows data to be written in the "A" bank and  $\overline{\text{CWEA}}$  causes data to be written in the "B" bank.  $\overline{\text{CS0}}$  and  $\overline{\text{CS1}}$  determine the byte selection.  $\overline{\text{CS0}}$  controls the lower byte and  $\overline{\text{CS1}}$  controls the upper byte.

Micron applies the highest level of design and process technology in all their Static RAM products. With a full line of 256K density SRAM's at access times of 25 nanoseconds, Micron has firmly established itself as the leading fast SRAM supplier. So, for your fastest memory requirements, come to the fast memory supplier. . . Micron.

CACHE DATA STATIC RAMS





---

DYNAMIC RAMs .....	1
DYNAMIC RAM MODULES .....	2
MULTIPORT DYNAMIC RAMs (VRAMs) .....	3
STATIC RAMs .....	4
CACHE DATA RAMs .....	5
<b>FIFO MEMORIES</b> .....	<b>6</b>
MILITARY PRODUCTS .....	7
PACKAGE INFORMATION .....	8
SALES INFORMATION .....	9

---



## FIFO PRODUCT SELECTION GUIDE

Memory Configuration	Control Functions	Part Number	Access Time (ns)	Package & Number of Pins				Page
				PDIP	CDIP	LCC	PLCC	
512 x 8	MB, VF	MT52C8006	25, 30, 35	28	28	-	-	6-3
512 x 9	E	MT52C9005	25, 30, 35	28	28	32	32	6-5
512 x 9	MB	MT52C9006	25, 30, 35	28	28	32	32	6-7
512 x 9	VF	MT52C9007	25, 30, 35	28	28	32	32	6-9
512 x 16	E, MB, VF	MT52C1605	25, 30, 35	48	48	-	-	6-11
512 x 16/8	E, MB, VF	MT52C1607	25, 30, 35	40	40	-	-	6-13
1K x 8	MB, VF	MT52C8011	25, 30, 35	28	28	-	-	6-15
1K x 9	E	MT52C9010	25, 30, 35	28	28	32	32	6-17
1K x 9	MB	MT52C9011	25, 30, 35	28	28	32	32	6-19
1K x 9	VF	MT52C9012	25, 30, 35	28	28	32	32	6-21
1K x 16	E, MB, VF	MT52C1610	25, 30, 35	48	48	-	-	6-23
1K x 16/8	E, MB, VF	MT52C1612	25, 30, 35	40	40	-	-	6-25
2K x 8	MB, VF	MT52C8021	25, 30, 35	28	28	-	-	6-27
2K x 9	E	MT52C9020	25, 30, 35	28	28	32	32	6-29
2K x 9	MB	MT52C9021	25, 30, 35	28	28	32	32	6-31
2K x 9	VF	MT52C9022	25, 30, 35	28	28	32	32	6-33
2K x 16	E, MB, VF	MT52C1620	25, 30, 35	48	48	-	-	6-35
2K x 16/8	E, MB, VF	MT52C1622	25, 30, 35	40	40	-	-	6-37
4K x 8	MB, VF	MT52C8041	25, 30, 35	28	28	-	-	6-39
4K x 9	E	MT52C9040	25, 30, 35	28	28	32	32	6-41
4K x 9	MB	MT52C9041	25, 30, 35	28	28	32	32	6-43
4K x 9	VF	MT52C9042	25, 30, 35	28	28	32	32	6-45

**MB** ..... Mailbox Register  
**VF** ..... Variable Flags  
**E** ... Depth and Width Expandable



# FIFO

# 512 x 8 FIFO

VARIABLE FLAGS/MAILBOX REGISTER

## FEATURES

- High speed: 25ns access, 35ns cycle time
- Programmable Mailbox register
- Programmable Empty/Full flags (128 increments)
- Asynchronous READ and WRITE
- Automatic retransmit
- Low power
- Transistor loads for maximum data integrity

## OPTIONS

- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time
- Packages
  - Plastic DIP
  - Ceramic DIP

## MARKING

-25  
-30  
-35  
  
None  
C

## GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.

All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

## PIN ASSIGNMENT (Top View)

### 28L DIP





# FIFO

# 512 x 9 FIFO

## FEATURES

- High speed: 25ns access, 35ns cycle time
- Industry standard pin-out
- Empty and Full warning flags
- Asynchronous READ and WRITE
- Depth and Width expansion capability
- Automatic retransmit
- Low power consumption
- Transistor loads for maximum data integrity

## OPTIONS

- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time

## MARKING

-25
-30
-35
None
C
EJ
EC

- Packages
  - Plastic DIP
  - Ceramic DIP
  - Plastic LCC
  - Ceramic LCC

## GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.


All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

## PIN ASSIGNMENT (Top View)

### 28L DIP



### 32L/LCC



FIFO





# FIFO

# 512 x 9 FIFO

## MAILBOX REGISTER

### FEATURES

- High speed: 25ns access, 35ns cycle time
- Programmable Mailbox register
- Asynchronous READ and WRITE
- Automatic retransmit
- Low power
- Transistor loads for maximum data integrity

### OPTIONS

- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time

### MARKING

- Packages

Plastic DIP  
 Ceramic DIP  
 Plastic LCC  
 Ceramic LCC

None  
 C  
 EJ  
 EC

### GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.


All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

### PIN ASSIGNMENT (Top View)

#### 28L DIP



#### 32L/LCC





# FIFO

# 512 x 9 FIFO

## VARIABLE FLAGS

### FEATURES

- High speed: 25ns access, 35ns cycle time
- Programmable Empty/Full flags (128 increments)
- Asynchronous READ and WRITE
- Automatic retransmit
- Low power
- Transistor loads for maximum data integrity

### OPTIONS

- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time

### MARKING

- Packages
 

Plastic DIP	None
Ceramic DIP	C
Plastic LCC	EJ
Ceramic LCC	EC

### GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.


All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

### PIN ASSIGNMENT (Top View)

#### 28L DIP



#### 32L/LCC



FIFO



# FIFO

# 512 x 16 FIFO

## VARIABLE FLAGS/MAILBOX REGISTER

### FEATURES

- High speed: 25ns access, 35ns cycle time
- 16-bit word width
- Programmable Mailbox register
- Programmable Empty/Full flags (128 increments)
- Asynchronous READ and WRITE
- Easy expansion capability
- Automatic retransmit
- Low power
- Transistor loads for maximum data integrity

### OPTIONS

- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time

### MARKING

- 25
- 30
- 35

### Packages

- Plastic DIP None
- Ceramic DIP C

### GENERAL DESCRIPTION

The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.

All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

### PIN ASSIGNMENT (Top View)

#### 48L DIP

$\overline{W}$	1	48	Vcc
D8	2	47	D9
D7	3	46	D10
D6	4	45	D11
D5	5	44	D12
D4	6	43	D13
D3	7	42	D14
D2	8	41	D15
D1	9	40	D16
$\overline{XI}$	10	39	$\overline{FL/RT}$
$\overline{VF}$	11	38	$\overline{RS}$
Vss	12	37	$\overline{XO/HF}$
$\overline{FF}$	13	36	Vss
MBS	14	35	$\overline{EF}$
MBF	15	34	$\overline{VE}$
Q1	16	33	Q16
Q2	17	32	Q15
Q3	18	31	Q14
Q4	19	30	Q13
Q5	20	29	Q12
Q6	21	28	Q11
Q7	22	27	Q10
Q8	23	26	Q9
Vss	24	25	$\overline{R}$

FIFO



# FIFO

# 512 x 16 to 8 FIFO

## VARIABLE FLAGS/MAILBOX REGISTER

### FEATURES

- High speed: 25ns access, 35ns cycle time
- Programmable Mailbox register
- Programmable Empty/Full flags (128 increments)
- Asynchronous READ and WRITE.
- Easy expansion capability
- Automatic retransmit
- Low power
- Transistor loads for maximum data integrity
- One chip interface between a 16 bit bus and an 8 bit bus

### OPTIONS

- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time

### MARKING

-25  
-30  
-35

- Packages

Plastic DIP  
Ceramic DIP

None  
C

### GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.

All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

### PIN ASSIGNMENT (Top View)

#### 40L DIP



FIFO





# FIFO

# 1K x 8 FIFO

## VARIABLE FLAGS/MAILBOX REGISTER

### FEATURES

- High speed: 25ns access, 35ns cycle time
- Programmable Mailbox register
- Programmable Empty/Full flags (128 increments)
- Asynchronous READ and WRITE
- Automatic retransmit
- Low power
- Transistor loads for maximum data integrity

### OPTIONS

- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time

### MARKING

- Packages
 

Plastic DIP	None
Ceramic DIP	C

### GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.

All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

### PIN ASSIGNMENT (Top View)

#### 28L DIP



FIFO



# FIFO

# 1K x 9 FIFO

## FEATURES

- High speed: 25ns access, 35ns cycle time
- Industry standard pin-out
- Empty and Full warning flags
- Asynchronous READ and WRITE
- Depth and Width expansion capability
- Automatic retransmit
- Low power consumption
- Transistor loads for maximum data integrity

## OPTIONS

- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time

## MARKING

- Packages
 

Plastic DIP	None
Ceramic DIP	C
Plastic LCC	EJ
Ceramic LCC	EC

## GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.


All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

## PIN ASSIGNMENT (Top View)

### 28L DIP



### 32L/LCC



FIFO



# FIFO

# 1K x 9 FIFO

## MAILBOX REGISTER

### FEATURES

- High speed: 25ns access, 35ns cycle time
- Programmable Mailbox register
- Asynchronous READ and WRITE
- Automatic retransmit
- Low power
- Transistor loads for maximum data integrity

### OPTIONS

- Timing
 

25ns access time	-25
30ns access time	-30
35ns access time	-35

### MARKING

- Packages
 

Plastic DIP	None
Ceramic DIP	C
Plastic LCC	EJ
Ceramic LCC	EC

### GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.


All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

### PIN ASSIGNMENT (Top View)

#### 28L DIP



#### 32L/LCC



FIFO



# FIFO

# 1K x 9 FIFO

## VARIABLE FLAGS

### FEATURES

- High speed: 25ns access, 35ns cycle time
- Programmable Empty/Full flags (128 increments)
- Asynchronous READ and WRITE
- Automatic retransmit
- Low power
- Transistor loads for maximum data integrity

### OPTIONS

- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time

### MARKING

- Packages
 

Plastic DIP	None
Ceramic DIP	C
Plastic LCC	EJ
Ceramic LCC	EC

### GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.


All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

### PIN ASSIGNMENT (Top View)

#### 28L DIP



#### 32L/LCC



FIFO





# FIFO

# 1K x 16 FIFO

VARIABLE FLAGS/MAILBOX REGISTER

## FEATURES

- High speed: 25ns access, 35ns cycle time
- 16-bit word width
- Programmable Mailbox register
- Programmable Empty/Full flags (128 increments)
- Asynchronous READ and WRITE
- Easy expansion capability
- Automatic retransmit
- Low power
- Transistor loads for maximum data integrity

## OPTIONS

- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time

## MARKING

-25  
-30  
-35

- Packages
  - Plastic DIP
  - Ceramic DIP

None  
C

## GENERAL DESCRIPTION

The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.

All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

## PIN ASSIGNMENT (Top View)

### 48L DIP

$\bar{W}$	1	48	Vcc
D8	2	47	D9
D7	3	46	D10
D6	4	45	D11
D5	5	44	D12
D4	6	43	D13
D3	7	42	D14
D2	8	41	D15
D1	9	40	D16
$\bar{X}$	10	39	$\overline{FL/RT}$
$\bar{V}$	11	38	$\overline{RS}$
Vss	12	37	$\overline{XO/HF}$
$\bar{F}$	13	36	Vss
$\overline{MBS}$	14	35	$\overline{EF}$
$\overline{MBF}$	15	34	$\overline{VE}$
Q1	16	33	Q16
Q2	17	32	Q15
Q3	18	31	Q14
Q4	19	30	Q13
Q5	20	29	Q12
Q6	21	28	Q11
Q7	22	27	Q10
Q8	23	26	Q9
Vss	24	25	$\bar{R}$

FIFO



# FIFO

# 1K x 16 to 8 FIFO

VARIABLE FLAGS/MAILBOX REGISTER

## FEATURES

- High speed: 25ns access, 35ns cycle time
- Programmable Mailbox register
- Programmable Empty/Full flags (128 increments)
- Asynchronous READ and WRITE
- Easy expansion capability
- Automatic retransmit
- Low power
- Transistor loads for maximum data integrity
- One chip interface between a 16 bit bus and an 8 bit bus

## OPTIONS

- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time

## MARKING


-25  
-30  
-35

- Packages
  - Plastic DIP
  - Ceramic DIP

None  
C

## PIN ASSIGNMENT (Top View)

### 40L DIP



FIFO

## GENERAL DESCRIPTION

The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.

All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.



## FIFO

## 2K x 8 FIFO

VARIABLE FLAGS/MAILBOX REGISTER

## FEATURES

- High speed: 25ns access, 35ns cycle time
- Programmable Mailbox register
- Programmable Empty/Full flags (128 increments)
- Asynchronous READ and WRITE
- Automatic retransmit
- Low power
- Transistor loads for maximum data integrity

## OPTIONS

- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time

- Packages
  - Plastic DIP
  - Ceramic DIP

## MARKING

-25  
-30  
-35

None  
C

## GENERAL DESCRIPTION

The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.

All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

## PIN ASSIGNMENT (Top View)

## 28L DIP

W	1	28	Vcc
$\overline{\text{MBS}}$	2	27	D5
D4	3	26	D6
D3	4	25	D7
D2	5	24	D8
D1	6	23	$\overline{\text{RT}}$
$\overline{\text{VF}}$	7	22	$\overline{\text{RS}}$
$\overline{\text{FF}}$	8	21	$\overline{\text{EF}}$
Q1	9	20	$\overline{\text{VE}}$
Q2	10	19	Q8
Q3	11	18	Q7
Q4	12	17	Q6
$\overline{\text{MBF}}$	13	16	Q5
Vss	14	15	$\overline{\text{R}}$



# FIFO

# 2K x 9 FIFO

## FEATURES

- High speed: 25ns access, 35ns cycle time
- Industry standard pin-out
- Empty and Full warning flags
- Asynchronous READ and WRITE
- Depth and Width expansion capability
- Automatic retransmit
- Low power consumption
- Transistor loads for maximum data integrity

## OPTIONS

- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time

## MARKING

	-25	
	-30	
	-35	
• Packages		None
Plastic DIP		C
Ceramic DIP		EJ
Plastic LCC		EC
Ceramic LCC		

## GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.


All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

## PIN ASSIGNMENT (Top View)

### 28L DIP



### 32L/LCC



FIFO





# FIFO

# 2K x 9 FIFO

## MAILBOX REGISTER

### FEATURES

- High speed: 25ns access, 35ns cycle time
- Programmable Mailbox register
- Asynchronous READ and WRITE
- Automatic retransmit
- Low power
- Transistor loads for maximum data integrity

### OPTIONS

- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time

### MARKING

- 25
- 30
- 35

### Packages

- None
- C
- EJ
- EC

- Packages
  - Plastic DIP
  - Ceramic DIP
  - Plastic LCC
  - Ceramic LCC

### GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.


All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

### PIN ASSIGNMENT (Top View)

#### 28L DIP



#### 32L/LCC



FIFO



# FIFO

# 2K x 9 FIFO

## VARIABLE FLAGS

### FEATURES

- High speed: 25ns access, 35ns cycle time
- Programmable Empty/Full flags (128 increments)
- Asynchronous READ and WRITE
- Automatic retransmit
- Low power
- Transistor loads for maximum data integrity

### OPTIONS

- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time

### MARKING

- Packages
 

Plastic DIP	None
Ceramic DIP	C
Plastic LCC	EJ
Ceramic LCC	EC

### GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.


All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

### PIN ASSIGNMENT (Top View)

#### 28L DIP



#### 32L/LCC



FIFO



# FIFO

# 2K x 16 FIFO

## VARIABLE FLAGS/MAILBOX REGISTER

### FEATURES

- High speed: 25ns access, 35ns cycle time
- 16-bit word width
- Programmable Mailbox register
- Programmable Empty/Full flags (128 increments)
- Asynchronous READ and WRITE
- Easy expansion capability
- Automatic retransmit
- Low power
- Transistor loads for maximum data integrity

### OPTIONS

- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time

### MARKING

-25  
-30  
-35

- Packages
  - Plastic DIP
  - Ceramic DIP

None  
C

### GENERAL DESCRIPTION

The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.

All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

### PIN ASSIGNMENT (Top View)

#### 48L DIP

$\overline{W}$	1	48	Vcc
D8	2	47	D9
D7	3	46	D10
D6	4	45	D11
D5	5	44	D12
D4	6	43	D13
D3	7	42	D14
D2	8	41	D15
D1	9	40	D16
$\overline{XI}$	10	39	$\overline{FL/RT}$
$\overline{VF}$	11	38	$\overline{RS}$
Vss	12	37	$\overline{XO/HF}$
$\overline{FF}$	13	36	Vss
$\overline{MBS}$	14	35	$\overline{EF}$
$\overline{MBF}$	15	34	$\overline{VE}$
Q1	16	33	Q16
Q2	17	32	Q15
Q3	18	31	Q14
Q4	19	30	Q13
Q5	20	29	Q12
Q6	21	28	Q11
Q7	22	27	Q10
Q8	23	26	Q9
Vss	24	25	R

FIFO



# FIFO

# 2Kx16 to 8 FIFO

## VARIABLE FLAGS/MAILBOX REGISTER

### FEATURES

- High speed: 25ns access, 35ns cycle time
- Programmable Mailbox register
- Programmable Empty/Full flags (128 increments)
- Asynchronous READ and WRITE
- Easy expansion capability
- Automatic retransmit
- Low power
- Transistor loads for maximum data integrity
- One chip interface between a 16 bit bus and an 8 bit bus

### OPTIONS

- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time

### MARKING

-25  
-30  
-35

- Packages

Plastic DIP  
Ceramic DIP

None  
C

### GENERAL DESCRIPTION

The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.

All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

### PIN ASSIGNMENT (Top View)

#### 40L DIP

$\overline{W}$	1	40	Vcc
D8	2	39	D9
D7	3	38	D10
D6	4	37	D11
D5	5	36	D12
D4	6	35	D13
D3	7	34	D14
D2	8	33	D15
D1	9	32	D16
$\overline{XI}$	10	31	$\overline{FL/RT}$
$\overline{VF}$	11	30	$\overline{RS}$
$\overline{FF}$	12	29	$\overline{XO/HF}$
$\overline{MBS}$	13	28	$\overline{EF}$
$\overline{MBF}$	14	27	$\overline{VE}$
NC	15	26	RC
Q1	16	25	Q8
Q2	17	24	Q7
Q3	18	23	Q6
Q4	19	22	Q5
Vss	20	21	R





# FIFO

# 4K x 8 FIFO

VARIABLE FLAGS/MAILBOX REGISTER

## FEATURES

- High speed: 25ns access, 35ns cycle time
- Programmable Mailbox register
- Programmable Empty/Full flags (128 increments)
- Asynchronous READ and WRITE
- Automatic retransmit
- Low power
- Transistor loads for maximum data integrity

## OPTIONS


- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time
- Packages
  - Plastic DIP
  - Ceramic DIP

## MARKING

-25  
-30  
-35  
  
None  
C

## PIN ASSIGNMENT (Top View)

### 28L DIP



## GENERAL DESCRIPTION

The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.

All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

FIFO



# FIFO

# 4K x 9 FIFO

## FEATURES

- High speed: 25ns access, 35ns cycle time
- Industry standard pin-out
- Empty and Full warning flags
- Asynchronous READ and WRITE
- Depth and Width expansion capability
- Automatic retransmit
- Low power consumption
- Transistor loads for maximum data integrity

## OPTIONS

- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time

## MARKING

- 25
- 30
- 35

- Packages
  - Plastic DIP
  - Ceramic DIP
  - Plastic LCC
  - Ceramic LCC

- None
- C
- EJ
- EC

## GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.


All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

## PIN ASSIGNMENT (Top View)

### 28L DIP



### 32L/LCC



FIFO



# FIFO

# 4K x 9 FIFO

## MAILBOX REGISTER

### FEATURES

- High speed: 25ns access, 35ns cycle time
- Programmable Mailbox register
- Asynchronous READ and WRITE
- Automatic retransmit
- Low power
- Transistor loads for maximum data integrity

### OPTIONS

- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time

### MARKING

- Packages
 

Plastic DIP	None
Ceramic DIP	C
Plastic LCC	EJ
Ceramic LCC	EC

### GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.


All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

### PIN ASSIGNMENT (Top View)

#### 28L DIP



#### 32L/LCC



FIFO



# FIFO

# 4K x 9 FIFO

## VARIABLE FLAGS

### FEATURES

- High speed: 25ns access, 35ns cycle time
- Programmable Empty/Full flags (128 increments)
- Asynchronous READ and WRITE
- Automatic retransmit
- Low power
- Transistor loads for maximum data integrity

### OPTIONS

- Timing
  - 25ns access time
  - 30ns access time
  - 35ns access time

### MARKING

- Packages
 

Plastic DIP	None
Ceramic DIP	C
Plastic LCC	EJ
Ceramic LCC	EC

### GENERAL DESCRIPTION


The Micron FIFO family employs high speed, low power CMOS designs using a true dual-port 8-transistor memory cell with P-channel loads. They are fabricated using twin tub, silicon gate CMOS technology. An eight transistor memory cell produces a device that has the minimum possible power dissipation and maximum data integrity.

There are three types of FIFO's in the Micron family: Expandable, Mailbox Register, and Variable Flags. Expandable FIFO's are designed to be compatible with industry standard devices and have fixed full and empty flags. Mailbox FIFO's have an on-chip programmable register that is used to bypass specific words around the FIFO. Variable flag FIFO's allow the user to program the level of the full and empty flags.


All devices operate from a single +5V power supply and all inputs and outputs are TTL compatible.

### PIN ASSIGNMENT (Top View)

#### 28L DIP



#### 32L/LCC



FIFO





---

<b>DYNAMIC RAMs</b> .....	<b>1</b>
<b>DYNAMIC RAM MODULES</b> .....	<b>2</b>
<b>MULTI-PORT DYNAMIC RAMs (VRAMs)</b> .....	<b>3</b>
<b>STATIC RAMs</b> .....	<b>4</b>
<b>CACHE DATA RAMs</b> .....	<b>5</b>
<b>FIFO MEMORIES</b> .....	<b>6</b>
<b>MILITARY PRODUCTS</b> .....	<b>7</b>
<b>PACKAGE INFORMATION</b> .....	<b>8</b>
<b>SALES INFORMATION</b> .....	<b>9</b>

---



## **MICRON TECHNOLOGY**

Micron Technology is one of the only manufacturers of military-grade memory components that offers 100% on-shore fabrication.

Located in Boise, Idaho, Micron currently maintains two wafer fabrication (fab) facilities with full assembly, test, quality assurance and failure analysis capabilities. Our third wafer fabrication facility, also located in Boise, is scheduled to begin production in 1989.

Micron's design rules for Fab I and II are 1.2 drawn and 1.0 micron effective. Under Fab III guidelines, this will progress down to 1.0 and 0.8 micron effective.

As a supplier to the defense electronics industry, Micron offers memory products certified to JAN 38510, DESC Standard Military Drawings (SMD) and 883 Rev. C Class B. Our wafer fabrication is currently certified to the level of 38510 for NMOS processes.

## **MILITARY PRODUCTS — MICRON**

Since 1987 Micron has been the sole source of JAN 38510 256K DRAMs. We have also introduced an 883 dual port DRAM (Video RAM) and the first 256K x 1 and 64K x 4 high-speed static RAMs. We will soon be introducing the industry's first SMD Video RAM.

As a leader in the high-density memory market, Micron is a founding participant in Sematech, a U.S. government sponsored consortium aimed at the memory needs of the defense industry. Plans for future devices include a 1 megabit static RAM, a 1 megabit video RAM and a 4 megabit DRAM. These devices are currently under development independent of Sematech or Defense Advanced Research Projects Agency (DARPA) support.

## **MILITARY PRODUCTS — FUTURE REQUIREMENTS**

In the area of radiation tolerance, Micron believes most contracts will require a defined level of radiation immunity. In response, we are currently testing SRAM and DRAM CMOS products through total dose, dose rate and single event upset.

We believe the defense industry is heading toward higher-density memory, faster speeds and more sophisticated "memory solutions." This may include a non-standard packaging concept specially designed for cooling or possibly higher density than currently available from a single component.

We also believe that the defense memory industry will move towards tighter processing geometries, new packaging concepts and more advanced hardware development through an interface of the component designer and the systems design engineer. Our processes, technology and marketing resources are poised to support such requirements.



## MILITARY PRODUCT SELECTION GUIDE

### DRAM

Memory Configuration	Optional Access Cycle	Part Number	Access Time (ns)	Power Dissipation		Package and Number of Pins Process				Page
				Standby	Active	CDIP	CLCC	Flat Pack	Process	
64K x 1	Page Mode	MT4264 883	100,120,150	15mw	75mw	16	18	16	NMOS	7-5
64K x 4	Page Mode	MT4067 883	100,120,150	15mw	150mw	16	18	16	NMOS	7-17
256K x 1	Page Mode	MT1259 883	100,120,150	15mw	150mw	16	18	16	NMOS	7-29
256K x 4	Fast Page Mode	MT4C4256 883	100,120,150	5mw	175mw	20	-	20	CMOS	7-41
1 Meg x 1	Fast Page Mode	MT4C1024 883	100,120,150	5mw	175mw	18	-	18	CMOS	7-53

### VRAM

Memory Configuration	Access Cycle	Part Number	Access Time (ns)	Power Dissipation		Package & No. of Pins		Page
				Standby	Active	CDIP	Process	
64K x 4	Page Mode	MT42C4064 883	120,150,200	10mw	150mw	24	CMOS	7-65

### SRAM

Memory Configuration	Control Functions	Part Number	Access Time (ns)	Package & No. of Pins		Process	Page
				CDIP	CLCC		
2K x 8	CE & OE	MT5C1608 883	15 to 35	24	24	CMOS	7-95
8K x 8	CE1, CE2 & OE	MT5C6408 883	15 to 35	28	32	CMOS	7-103
16K x 1	CE only	MT5C1601 883	15 to 35	20	20	CMOS	7-111
16K x 4	CE only	MT5C6404 883	15 to 35	22	22	CMOS	7-119
32K x 8	CE & OE	MT5C2568 883	25 to 45	28	32	CMOS	7-127
64K x 1	CE only	MT5C6401 883	15 to 35	22	22	CMOS	7-135
64K x 4	CE only	MT5C2564 883	25 to 45	24	28	CMOS	7-141
256K x 1	CE only	MT5C2561 883	25 to 45	24	28	CMOS	7-149



## MILITARY DRAM

## 64K x 1 DRAM

### ADDITIONAL MILITARY SPECIFICATIONS

- SMD 82010

### FEATURES

- Industry standard pin-out and timing
- All inputs, outputs, and clocks are fully TTL compatible
- Single +5V±10% power supply
- Low power, 15mW standby, 75mW active, typical
- Common I/O capability using "Early Write"
- Optional Page Mode access cycle
- Refresh modes:  $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$ , and Hidden
- 256 cycle refresh distributed across 4ms
- Specifications guaranteed over full military DRAM temperature range (-55°C to +110°C)
- MIL-STD 883C processing

### OPTIONS

- Process Level  
MIL-STD 883C (-55°C to +110°C)  
Parts processed to full requirements of MIL-STD-883C, method 5004 and 5005
- MIL-STD 883C with the exception that final electrical testing is performed at 0°C to 70°C

### MARKING

883C

M070

- Timing
 


100ns access	-10
120ns access	-12
150ns access	-15
- Packages:
 

Ceramic DIP	C
Ceramic LCC	EC
Ceramic Flat Pack	F

### GENERAL DESCRIPTION

The MT4264 883C is a randomly accessed solid-state memory containing 65,536 bits organized in a x1 configuration. The 16 address bits are entered 8 bits at a time using  $\overline{\text{RAS}}$  to latch the first 8 bits and  $\overline{\text{CAS}}$  the latter 8 bits. If the  $\overline{\text{WE}}$  pin goes low prior to  $\overline{\text{CAS}}$  going low, the output pin remains open until the next  $\overline{\text{CAS}}$  cycle. If  $\overline{\text{WE}}$  goes low after Data reaches the output pin, the output pin is activated and

### PIN ASSIGNMENT (Top View)




retains the selected cell data as long as  $\overline{\text{CAS}}$  remains low (regardless of  $\overline{\text{WE}}$  or  $\overline{\text{RAS}}$ ). This late  $\overline{\text{WE}}$  pulse results in a READ-MODIFY-WRITE cycle. Data-in is latched when  $\overline{\text{WE}}$  strobes low.

By holding  $\overline{\text{RAS}}$  low,  $\overline{\text{CAS}}$  may be toggled to execute several faster READ, WRITE, READ-WRITE or READ-MODIFY-WRITE cycles within the  $\overline{\text{RAS}}$  address defined PAGE boundary. Returning  $\overline{\text{RAS}}$  high terminates the memory cycle and decreases chip current to a reduced standby level. Also the chip is preconditioned for the next cycle during the  $\overline{\text{RAS}}$  high-time. Memory cell data is retained in its correct state by maintaining power and executing a  $\overline{\text{RAS}}$  (Refresh) cycle so that all 256 combinations of  $\overline{\text{RAS}}$  addresses are executed at least every 4 msec (regardless of sequence).

MILITARY DRAM



## FUNCTIONAL BLOCK DIAGRAM PAGE MODE



## FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
PAGE-MODE READ	L	H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H	L	ROW	COL	Valid Data In, Valid Data In
PAGE-MODE READ-WRITE	L	H→L→H	H→L→H	ROW	COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE-RAS REFRESH	H→L	L	H	X	X	High Impedance

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on any pin relative to V <sub>SS</sub> .....	-1.5V to +7.0V
Storage temperature range .....	-65°C to +150°C
Power Dissipation .....	1 Watt
Lead temperature (soldering 5 sec.) .....	300°C
Junction temperature (T <sub>j</sub> ) .....	+150°C
Short Circuit Output Current .....	50mA
Thermal resistance (θ <sub>jc</sub> ) 16 pin DIP .....	50°C/W

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL PERFORMANCE CHARACTERISTICS

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Current from V <sub>CC</sub> (active); $\overline{RAS}$ and $\overline{CAS}$ = Cycling; T <sub>RC</sub> = T <sub>RC(MIN)</sub>	I <sub>CC1</sub>		40	mA	3
Supply Current from V <sub>CC</sub> (active, page mode); $\overline{RAS}$ = V <sub>IL</sub> , $\overline{CAS}$ = Cycling; T <sub>PC</sub> = T <sub>PC(MIN)</sub>	I <sub>CC2</sub>		40	mA	3
Supply Current from V <sub>CC</sub> (standby); $\overline{RAS}$ and $\overline{CAS}$ = V <sub>IH</sub>	I <sub>CC3</sub>		6	mA	
Supply Current from V <sub>CC</sub> (refresh, $\overline{RAS}$ only); $\overline{RAS}$ = Cycling; $\overline{CAS}$ = V <sub>IH</sub>	I <sub>CC4</sub>		30	mA	3
Output High Voltage (I <sub>OH</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low Voltage (I <sub>OL</sub> = 5mA)	V <sub>OL</sub>		0.4	V	1
Input Leakage	I <sub>IH</sub>	-10	10	μA	
Any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins = 0V	I <sub>IL</sub>	-10	10	μA	
Output Leakage (0 ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-10	10	μA	

## RECOMMENDED DC OPERATING CONDITIONS

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
V <sub>CC</sub> Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
V <sub>SS</sub> power supply and signal reference	V <sub>SS</sub>	0.0	0.0	V	1
High level input voltage (all inputs)	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Low level input voltage (all inputs)	V <sub>IL</sub>	-1.0	0.8	V	1
Operating Case Temperature	T <sub>c</sub>	-55	+110	°C	

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A0-A8), D <sub>IN</sub>	C <sub>I1</sub>		5	pF	3
Input Capacitance RAS, CAS, WE	C <sub>I2</sub>		8	pF	3
Output Capacitance D <sub>OUT</sub>	C <sub>O</sub>		8	pF	3

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 3, 4, 5, 6, 7, 8) (-55°C ≤ T<sub>C</sub> ≤ 110°C, V<sub>CC</sub> = 5.0V ±10%)

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t <sup>RC</sup>	195		230		250		ns	
READ-MODIFY-WRITE cycle time	t <sup>RWC</sup>	230		255		270		ns	
PAGE-MODE cycle time	t <sup>PC</sup>	90		100		120		ns	18
Access time from $\overline{\text{RAS}}$	t <sup>RAC</sup>		100		120		150	ns	9
Access time from $\overline{\text{CAS}}$	t <sup>CAC</sup>		50		60		75	ns	10
$\overline{\text{RAS}}$ pulse width	t <sup>RAS</sup>	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{CAS}}$ pulse width	t <sup>CAS</sup>	50	10,000	60	10,000	75	10,000	ns	
$\overline{\text{RAS}}$ precharge time	t <sup>RP</sup>	80		90		90		ns	
$\overline{\text{CAS}}$ precharge time	t <sup>CPN</sup>	25		25		30		ns	11,19
$\overline{\text{CAS}}$ precharge time (PAGE-MODE)	t <sup>CP</sup>	30		30		40		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sup>RCD</sup>	25	50	25	60	35	75	ns	12
$\overline{\text{RAS}}$ hold time	t <sup>RSH</sup>	50		60		75		ns	
$\overline{\text{CAS}}$ hold time	t <sup>CSH</sup>	110		120		150		ns	
Row address set-up time	t <sup>ASR</sup>	0		0		0		ns	19
Row address hold time	t <sup>RAH</sup>	15		15		20		ns	
Column address set-up time	t <sup>ASC</sup>	0		0		0		ns	19
Column address hold time	t <sup>CAH</sup>	20		20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t <sup>AR</sup>	70		80		100		ns	
READ command set-up time	t <sup>RCS</sup>	0		0		0		ns	19
READ command hold time referenced to $\overline{\text{CAS}}$	t <sup>RCH</sup>	0		0		0		ns	13, 19
READ command hold time referenced to $\overline{\text{RAS}}$	t <sup>RRH</sup>	10		10		10		ns	
Output disable delay	t <sup>OFF</sup>	0	35	0	30	0	35	ns	14
WRITE command set-up time	t <sup>WCS</sup>	0		0		0		ns	15
WRITE command hold time	t <sup>WCH</sup>	35		40		45		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	t <sup>WCR</sup>	85		100		120		ns	
WRITE command pulse width	t <sup>WP</sup>	35		40		45		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	t <sup>RWL</sup>	35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	t <sup>CWL</sup>	35		40		45		ns	
Data-in set-up time	t <sup>DS</sup>	0		0		0		ns	16, 19
Data-in hold time	t <sup>DH</sup>	35		40		45		ns	16
Data-in hold time referenced to $\overline{\text{RAS}}$	t <sup>DHR</sup>	85		100		120		ns	
$\overline{\text{CAS}}$ to WRITE delay	t <sup>CWD</sup>	40		50		60		ns	15
$\overline{\text{RAS}}$ to WRITE delay	t <sup>RWD</sup>	90		110		135		ns	15
Transition time (rise or fall)	t <sup>T</sup>	3	100	3	100	3	100	ns	6, 7
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ set-up time	t <sup>CRP</sup>	10		10		10		ns	
Refresh Period (256 cycles distributed)	t <sup>REFD</sup>		4		4		4	ms	17
Refresh Period (256 cycles burst)	t <sup>REFB</sup>		4		4		4	ms	18


NOTES


1.  $V_{SS}$  is common for all voltages.
2. This parameter is sampled, not 100% tested.  
Capacitance calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$   
with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3. Specified values are obtained with the output load equal to 2TTL loads and 100pF to  $V_{SS}$ .
4. An initial pause of 100 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  cycles, (READ, WRITE, READ-MODIFY-WRITE,  $\overline{RAS}$  refresh) before proper device operation is assured.
5. AC characteristics assume transition time ( $t_T$ ) = 5ns.
6.  $V_{IL}$  (max) and  $V_{IH}$  (min) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IL}$  and  $V_{IH}$ .
7. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IL}$  and  $V_{IH}$  (or between  $V_{IH}$  and  $V_{IL}$ ) in a monotonic manner.
8. If  $\overline{CAS} = V_{IH}$ , data output is high impedance. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
9. Assumes that  $t_{RCD} < t_{RCD}(\text{max})$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
10. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
11. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CP}$ . Note 9 applies to determine valid data out.
12. Operation within  $t_{RCD}(\text{max})$  limit ensures the  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access is controlled exclusively by  $t_{CAC}$ .
13.  $t_{RCH}$  is referenced to the first rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ .
14.  $t_{OFF}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
15.  $t_{WCS}$ ,  $t_{CWD}$  and  $t_{RWD}$  are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS}(\text{min})$  the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$  and  $t_{RWD} \geq t_{RWD}(\text{min})$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the conditions of the data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
16. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and to the  $\overline{WE}$  leading edge in late WRITE or READ-MODIFY-WRITE cycles.
17. A 256 cycle distributed refresh consists of an address location refresh cycle being performed within 15.625 $\mu$ s so that all 256  $\overline{RAS}$  address combinations are executed within 4ms (regardless of sequence). Micron recommends distributed refresh.
18. A 256 cycle burst refresh consists of refreshing, as rapidly as minimum cycle time allows, all 256 combinations of  $\overline{RAS}$  addresses (regardless of sequence). The refresh mode must be executed within 4ms.
19. This parameter is "conditionally" guaranteed parameter that is specified to aid with device application. It is not directly verified by a specific test but is used, with several other parameters, in the performance verification of other attributes.

## READ CYCLE




## EARLY-WRITE CYCLE




 DON'T CARE

**READ-WRITE CYCLE  
READ-MODIFY-WRITE CYCLE**






**RAS ONLY REFRESH CYCLE**  
(ADDR = A<sub>0</sub> - A<sub>7</sub>)



**HIDDEN REFRESH CYCLE**



▨ DON'T CARE

MILITARY DRAM




## MICRON MIL-STD 883C PRODUCT ASSURANCE FLOW

Description of Requirements and Screens	Methods and Test Conditions	Comment
<b>General MIL-M-38510</b>		
1. MIL-STD 883, Class B, Rev C	Establish and implement a product assurance program plan and qualification test plan and submit to qualifying activity. Manufacturer's QA survey	Approved by DESC
2. Certification	Traceable to wafer production lot.	Self audit
3. Traceability	N/A	Computer lot history records
4. Country of Origin (Not required for 883C)		Devices manufactured, assembled and tested in Boise, Idaho USA.
<b>MIL-STD 883 Fabrication</b>		
5. Incoming Inspections All Direct Materials	MIL-STD-105D	In-line
6. Wafer Fabrication	Method 2018	100%
7. Assembly	Class B Process Monitors	100%
<b>MIL-STD 883, Class B, Rev. C, Method 5004 Screening</b>		
8. Internal Visual	Method 2010, cond. B	100%
9. Stabilization Bake	Method 1008, cond. C	100%
10. Temperature Cycle	Method 1010, cond. C	100%
11. Constant Acceleration	Method 2001, cond. E	100%
12. Hermeticity		
A. Fine Leak	Method 1014, cond. A	100%
B. Gross Leak	Method 1014, cond. C	100%
13. Initial Electricals	Manufacturer's documented data sheet @ +118°C	100%
14. Marking	Method 2015	100%
15. Burn-in	Method 1015, subgroups A-2 for endpoint 162 hours @ 125°C	100%
16. Final Electrical Post Burn-in Test	Method 5004, Class B, 3.1.16 @ -55°C, +25°C, +113°C 5% PDA and in-line Group A per method 5005	100%
17. External Visual	Method 2009	100%
18. Pack/Ship	Includes C of C, with QCI data (attributes only)	100%
19. Quality Conformance Inspection	Method 5005 in-line Class B	Groups A, B, C, D
<b>Quality Conformance Inspection per Method 5005 (attributes data only)</b>		
19. Group A	Manufacturer's documented data sheet	Each lot/sublot
20. Group B	Package functional and construction tests	Each package type on each lot
21. Group C	Die related (1000 hr. operating life)	Generic every 13 weeks
22. Group D	Package related test	Each package type Generic every 26 weeks

**ORDER INFORMATION**

64Kx1, 120ns access, -55°C to +110°C, in Ceramic DIP



The Micron MT4264-883C serves the special needs of the Defense/Aerospace market. The Micron Military Product Assurance Program provides state-of-the-art screened to MIL-STD-883C Class B Revision C Methods 5004 and 5005. All IC's furnished under this program are produced on certified lines and are manufactured, assembled, tested quality controlled in Micron's modern Boise, Idaho USA facility.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.



# MILITARY DRAM

# 64K x 4 DRAM

## ADDITIONAL MILITARY SPECIFICATIONS

- SMD 87676

## FEATURES

- Industry standard pin-out and timing
- All inputs, outputs, and clocks are fully TTL compatible
- Single +5V±10% power supply
- Low power, 15mW standby, 150mW active, typical
- Optional Page Mode access cycle
- Refresh modes:  $\overline{RAS}$  only,  $\overline{CAS}$  before  $\overline{RAS}$ , and Hidden
- 256 cycle refresh distributed across 4ms
- Specifications guaranteed over full military DRAM temperature range (-55°C to +110°C)
- MIL-STD 883C processing

## OPTIONS


- Process Level  
MIL-STD 883C (-55°C to +110°C) 883C  
Parts processed to full requirements of MIL-STD 883C, method 5004 and 5005
- MIL-STD 883C with the exception that final electrical testing is performed at 0°C to 70°C M070
- Timing  
100ns access -10  
120ns access -12  
150ns access -15
- Packages:  
Ceramic DIP C  
Ceramic LCC EC

## MARKING


## GENERAL DESCRIPTION

The MT4067 883C is a randomly accessed solid-state memory containing 262,144 bits organized in a 65,536 word x4 configuration. The 16 address bits are entered 8 bits at a time using  $\overline{RAS}$  to latch the first 8 bits and  $\overline{CAS}$  the latter 8 bits. If  $\overline{WE}$  goes low after Data reaches the output pin, the output pin is activated and retains the selected cell data as long as  $\overline{CAS}$  and  $\overline{OE}$  remains low (regardless of  $\overline{WE}$

## PIN ASSIGNMENT (Top View)




## 18 Pin LCC



or  $\overline{RAS}$ ). This late  $\overline{WE}$  pulse results in a READ-MODIFY-WRITE cycle. Data-in is latched when  $\overline{WE}$  strobes low.

By holding  $\overline{RAS}$  low,  $\overline{CAS}$  may be toggled to execute several faster READ, WRITE, or READ-MODIFY-WRITE cycles within the  $\overline{RAS}$  address defined PAGE boundary. Returning  $\overline{RAS}$  high terminates the memory cycle and decreases chip current to a reduced standby level. Also the chip is preconditioned for the next cycle during the  $\overline{RAS}$  high-time. Memory cell data is retained in its correct state by maintaining power and executing a  $\overline{RAS}$  (Refresh) cycle so that all 256 combinations of  $\overline{RAS}$  addresses are executed at least every 4 msec (regardless of sequence).

## FUNCTIONAL BLOCK DIAGRAM PAGE MODE



## FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
PAGE-MODE READ	L	H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H	L	ROW	COL	Valid Data In, Valid Data In
PAGE-MODE READ-WRITE	L	H→L→H	H→L→H	ROW	COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	High Impedance

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on any pin relative to V <sub>SS</sub> .....	-1.5V to +7.0V
Storage temperature range .....	-65°C to +150°C
Power Dissipation .....	1 Watt
Lead temperature (soldering 5 sec.) .....	300°C
Junction temperature (T <sub>j</sub> ) .....	+150°C
Short Circuit Output Current .....	50mA
Thermal resistance (θ <sub>jc</sub> ) 16 pin DIP .....	50°C/W

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL PERFORMANCE CHARACTERISTICS

(Notes: 3,4,6,7) (-55°C ≤ T<sub>C</sub> ≤ +110°C) (V<sub>CC</sub> = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Current from V <sub>CC</sub> (active); $\overline{RAS}$ and $\overline{CAS}$ = Cycling; T <sub>RC</sub> = T <sub>RC(MIN)</sub>	I <sub>CC1</sub>		55	mA	2
Supply Current from V <sub>CC</sub> (active, page mode); $\overline{RAS}$ = V <sub>IL</sub> , $\overline{CAS}$ = Cycling; T <sub>PC</sub> = T <sub>PC(MIN)</sub>	I <sub>CC2</sub>		55	mA	2
Supply Current from V <sub>CC</sub> (standby); $\overline{RAS}$ and $\overline{CAS}$ = V <sub>IH</sub>	I <sub>CC3</sub>		8	mA	
Supply Current from V <sub>CC</sub> (refresh, $\overline{RAS}$ only); $\overline{RAS}$ = Cycling; $\overline{CAS}$ = V <sub>IH</sub>	I <sub>CC4</sub>		45	mA	2
Supply Current from V <sub>CC</sub> (refresh, $\overline{CAS}$ -before- $\overline{RAS}$ ); $\overline{RAS}$ and $\overline{CAS}$ = cycling	I <sub>CC5</sub>		55	mA	2
Output High Voltage (I <sub>OH</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low Voltage (I <sub>OL</sub> = 5mA)	V <sub>OL</sub>		0.4	V	1
Input Leakage	I <sub>IH</sub>	-10	10	μA	
Any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins = 0V	I <sub>IL</sub>	-10	10	μA	
Output Leakage (0 ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-10	10	μA	

## RECOMMENDED DC OPERATING CONDITIONS

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
V <sub>CC</sub> Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
V <sub>SS</sub> power supply and signal reference	V <sub>SS</sub>	0.0	0.0	V	1
High level input voltage (all inputs)	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Low level input voltage (all inputs)	V <sub>IL</sub>	-1.0	0.8	V	1
Operating Case Temperature	T <sub>C</sub>	-55	+110	°C	

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> ), D <sub>IN</sub>	C <sub>I1</sub>		5	pF	3
Input Capacitance $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , $\overline{OE}$	C <sub>I2</sub>		8	pF	3
Output Capacitance D <sub>OUT</sub>	C <sub>O</sub>		7	pF	3

MILITARY DRAM

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 8) ( $-55^{\circ}\text{C} \leq T_C \leq +110^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )


A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	$t_{RC}$	195		220		250		ns	
READ-MODIFY-WRITE cycle time	$t_{RWC}$	250		290		315		ns	20
PAGE-MODE cycle time	$t_{PC}$	90		100		120		ns	20
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		100		120		150	ns	9
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		50		60		75	ns	10
RAS pulse width	$t_{RAS}$	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	50	10,000	60	10,000	75	10,000	ns	
RAS precharge time	$t_{RP}$	80		90		90		ns	
RAS hold time	$t_{RSH}$	50		60		75		ns	
RAS to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	25	50	30	60	30	75	ns	
$\overline{\text{CAS}}$ precharge time	$t_{CPN}$	25		25		30		ns	20
$\overline{\text{CAS}}$ precharge time (PAGE-MODE)	$t_{CP}$	30		30		35		ns	11
$\overline{\text{CAS}}$ to RAS set-up time	$t_{CRP}$	5		5		5		ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	110		120		150		ns	
Row address set-up time	$t_{ASR}$	0		0		0		ns	20
Row address hold time	$t_{RAH}$	15		20		20		ns	
Column address set-up time	$t_{ASC}$	0		0		0		ns	20
Column address hold time	$t_{CAH}$	20		30		30		ns	
Column address hold time reference to $\overline{\text{RAS}}$	$t_{AR}$	70		80		100		ns	
READ command set-up time	$t_{RCS}$	0		0		0		ns	20
READ command hold time referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0		0		0		ns	20
READ command hold time referenced to RAS	$t_{RRH}$	10		10		10		ns	
Output disable delay	$t_{OFF}$	0	40	0	40	0	40	ns	12
Output disable	$t_{OD}$		35		40		40	ns	
Output enable	$t_{OE}$		25		25		30	ns	13
WRITE command set-up time	$t_{WCS}$	0		0		0		ns	14
WRITE command hold time	$t_{WCH}$	35		40		45		ns	
WRITE command hold time referenced to RAS	$t_{WCR}$	85		100		120		ns	
WRITE command pulse width	$t_{WP}$	35		40		45		ns	
WRITE command to RAS lead time	$t_{RWL}$	35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	35		40		45		ns	
Data-in set-up time	$t_{DS}$	0		0		0		ns	15, 20
Data-in hold time	$t_{DH}$	35		40		45		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	$t_{DHR}$	85		100		120		ns	
$\overline{\text{CAS}}$ to WRITE delay	$t_{CWD}$	40		50		60		ns	14, 16, 20
RAS to WRITE delay	$t_{RWD}$	90		110		135		ns	14, 16, 20
Transition time (rise or fall)	$t_T$	3	100	3	100	3	100	ns	
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t_{CSR}$	10		10		10		ns	17
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t_{CHR}$	20		25		30		ns	17
Refresh Period (256 cycles distributed)	$t_{REFD}$		4		4		4	ms	18
Refresh Period (256 cycles burst)	$t_{REFB}$		4		4		4	ms	19

## NOTES


1.  $V_{SS}$  is common for all voltages.
2. Specified values are obtained with the output load equal to 2TTL loads and 100pF to  $V_{SS}$ .
3. This parameter is sampled, not 100% tested. Capacitance calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
4. An initial pause of 100 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  cycles, (READ, WRITE, READ-MODIFY-WRITE,  $\overline{RAS}$  refresh) before proper device operation is assured.
5. AC characteristics assume transition time ( $t^T$ ) = 5ns.
6.  $V_{IL}$  (max) and  $V_{IH}$  (min) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IL}$  and  $V_{IH}$ .
7. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IL}$  and  $V_{IH}$  (or between  $V_{IH}$  and  $V_{IL}$ ) in a monotonic manner.
8. If  $\overline{CAS} = V_{IH}$  or  $\overline{OE} = V_{IH}$ , data output is high impeded. If  $\overline{CAS} = V_{IL}$  and  $\overline{OE} = V_{IL}$ , data output may contain data from the last valid READ cycle.
9. Assumes that  $t^{RCD} < t^{RCD}(\max)$ . If  $t^{RCD}$  is greater than the maximum recommended value shown in this table,  $t^{RAC}$  will increase by the amount that  $t^{RCD}$  exceeds the value shown.
10. Assumes that  $t^{RCD} \geq t^{RCD}(\max)$ .
11. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t^{CP}$ . Note 8 applies to determine valid data out.
12.  $t^{OFF}(\max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
13. If  $\overline{OE}$  is taken LOW then HIGH  $D_{OUT}$  goes open. If  $\overline{OE}$  is tied permanently LOW a READ-WRITE or READ-MODIFY-WRITE operation requires a separate READ and WRITE cycle.
14.  $t^{WCS}$ ,  $t^{CWD}$  and  $t^{RWD}$  are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t^{WCS} \geq t^{WCS}(\min)$  the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t^{CWD} \geq t^{CWD}(\min)$  and  $t^{RWD} \geq t^{RWD}(\min)$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the conditions of the data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
15. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and to the  $\overline{WE}$  leading edge in late WRITE or READ-MODIFY-WRITE cycles.
16. During a READ-WRITE or READ-MODIFY-WRITE cycle the minimum specifications for  $t^{RWD}$  and  $t^{CWD}$  must be modified by adding 40 ns to each specification due to  $\overline{OE}$  delay.
17. Enables on-chip refresh and address counters.
18. A 256 cycle distributed refresh consists of an address location refresh cycle being performed within 15.625 $\mu$ s so that all 256  $\overline{RAS}$  address combinations are executed within 4ms (regardless of sequence). Micron recommends distributed refresh.
19. A 256 cycle burst refresh consists of refreshing, as rapidly as minimum cycle time allows, all 256 combinations of  $\overline{RAS}$  addresses (regardless of sequence). The refresh mode must be executed within 4ms.
20. This parameter is "conditionally" guaranteed parameter that is specified to aid with device application. It is not directly verified by a specific test but is used, with several other parameters, in the performance verification of other attributes.




## READ CYCLE




## EARLY-WRITE CYCLE




 DON'T CARE

**READ-WRITE CYCLE  
READ-MODIFY-WRITE CYCLE**




MILITARY DRAW

## PAGE-MODE READ CYCLE




## PAGE-MODE EARLY-WRITE CYCLE




 DON'T CARE


**RAS ONLY REFRESH CYCLE**  
(ADDR = A<sub>0</sub> - A<sub>7</sub>)



**CAS-BEFORE-RAS REFRESH CYCLE**  
(ADDRESS INPUTS ARE IGNORED)



**HIDDEN REFRESH CYCLE**  
(OE = LOW)



DON'T CARE

## MICRON MIL-STD 883C PRODUCT ASSURANCE FLOW

Description of Requirements and Screens	Methods and Test Conditions	Comment
<b>General MIL-M-38510</b>		
1. MIL-STD 883, Class B, Rev C	Establish and implement a product assurance program plan and qualification test plan and submit to qualifying activity.	Approved by DESC
2. Certification	Manufacturer's QA survey	Self audit
3. Traceability	Traceable to wafer production lot.	Computer lot history records
4. Country of Origin (Not required for 883C)	N/A	Devices manufactured, assembled and tested in: Boise, Idaho USA.

### MIL-STD 883 Fabrication

5. Incoming Inspections All Direct Materials	MIL-STD-105D	In-line
6. Wafer Fabrication	Method 2018	100%
7. Assembly	Class B Process Monitors	100%

### MIL-STD 883, Class B, Rev. C, Method 5004 Screening


8. Internal Visual	Method 2010, cond. B	100%
9. Stabilization Bake	Method 1008, cond. C	100%
10. Temperature Cycle	Method 1010, cond. C	100%
11. Constant Acceleration	Method 2001, cond. E	100%
12. Hermeticity		
A. Fine Leak	Method 1014, cond. A	100%
B. Gross Leak	Method 1014, cond. C	100%
13. Initial Electricals	Manufacturer's documented data sheet @ +118°C	100%
14. Marking	Method 2015	100%
15. Burn-in	Method 1015, subgroups A-2 for endpoint 162 hours @ 125°C	100%
16. Final Electrical Post Burn-in Test	Method 5004, Class B, 3.1.16 @ -55°C, +25°C, +113°C 5% PDA and in-line Group A per method 5005	100%
17. External Visual	Method 2009	100%
18. Pack/Ship	Includes C of C, with QCI data (attributes only)	100%
19. Quality Conformance Inspection	Method 5005 in-line Class B	Groups A, B, C, D

### Quality Conformance Inspection per Method 5005 (attributes data only)

19. Group A	Manufacturer's documented data sheet	Each lot/sublot
20. Group B	Package functional and construction tests	Each package type on each lot
21. Group C	Die related (1000 hr. operating life)	Generic every 13 weeks
22. Group D	Package related test	Each package type Generic every 26 weeks

## ORDER INFORMATION

64Kx4, 120ns access, -55°C to +110°C, in Ceramic DIP



The Micron MT4067-883C serves the special needs of the Defense/Aerospace market. The Micron Military Product Assurance Program provides state-of-the-art screened to MIL-STD 883C Class B Revision C Methods 5004 and 5005. All IC's furnished under this program are produced on certified lines and are manufactured, assembled, tested and quality controlled in Micron's modern Boise, Idaho USA facility.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.



# MILITARY DRAM

# 256K x 1 DRAM

## ADDITIONAL MILITARY SPECIFICATIONS

- SMD 85152
- JAN M38150/246

## FEATURES

- Industry standard pin-out and timing
- All inputs, outputs, and clocks are fully TTL compatible
- Single +5V±10% power supply
- Low power, 15mW standby, 150mW active, typical
- Common I/O capability using "Early Write"
- Optional Page Mode access cycle
- Refresh modes:  $\overline{RAS}$  only,  $\overline{CAS}$  before  $\overline{RAS}$ , and Hidden
- 256 cycle refresh distributed across 4ms
- Specifications guaranteed over full military DRAM temperature range (-55°C to +110°C)
- MIL-STD 883C processing

## OPTIONS



- Process Level  
MIL-STD 883C (-55°C to +110°C)      883C  
Parts processed to full requirements of MIL-STD 883C, method 5004 and 5005
- MIL-STD 883C with the exception that final electrical testing is performed at 0°C to 70°C      M070
- Timing  
100ns access      -10  
120ns access      -12  
150ns access      -15
- Packages:  
Ceramic DIP      C  
Ceramic LCC      EC

## MARKING

## GENERAL DESCRIPTION

The MT1259 883C is a randomly accessed solid-state memory containing 262,144 bits organized in a x1 configuration. The 18 address bits are entered 9 bits at a time using  $\overline{RAS}$  to latch the first 9 bits and  $\overline{CAS}$  the latter 9 bits. If the  $\overline{WE}$  pin goes low prior to  $\overline{CAS}$  going low, the output pin remains open until the next  $\overline{CAS}$  cycle. If  $\overline{WE}$  goes low after Data reaches the output pin, the output pin is activated and

## PIN ASSIGNMENT (Top View)




\* ADDRESS NOT USED FOR  $\overline{RAS}$  ONLY REFRESH

retains the selected cell data as long as  $\overline{CAS}$  remains low (regardless of  $\overline{WE}$  or  $\overline{RAS}$ ). This late  $\overline{WE}$  pulse results in a READ-MODIFY-WRITE cycle. Data-in is latched when  $\overline{WE}$  strobes low.

By holding  $\overline{RAS}$  low,  $\overline{CAS}$  may be toggled to execute several faster READ, WRITE, READ-WRITE or READ-MODIFY-WRITE cycles within the  $\overline{RAS}$  address defined PAGE boundary. Returning  $\overline{RAS}$  high terminates the memory cycle and decreases chip current to a reduced standby level. Also the chip is preconditioned for the next cycle during the  $\overline{RAS}$  high-time. Memory cell data is retained in its correct state by maintaining power and executing a  $\overline{RAS}$  (Refresh) cycle so that all 256 combinations of  $\overline{RAS}$  addresses are executed at least every 4 msec (regardless of sequence).



## FUNCTIONAL BLOCK DIAGRAM PAGE MODE



## FUNCTIONAL TRUTH TABLE

Function	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
PAGE-MODE READ	L	H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H	L	ROW	COL	Valid Data In, Valid Data In
PAGE-MODE READ-WRITE	L	H→L→H	H→L→H	ROW	COL	Valid Data Out, Valid Data In
$\overline{RAS}$ ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
$\overline{CAS}$ -BEFORE- $\overline{RAS}$ REFRESH	H→L	L	H	X	X	High Impedance

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on any pin relative to V <sub>SS</sub> .....	-1.5V to +7.0V
Storage temperature range .....	-65°C to +150°C
Power Dissipation .....	1 Watt
Lead temperature (soldering 5 sec.) .....	300°C
Junction temperature (T <sub>J</sub> ) .....	+150°C
Short Circuit Output Current .....	50mA
Thermal resistance (θ <sub>Jc</sub> ) 16 pin DIP .....	50°C/W

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL PERFORMANCE CHARACTERISTICS

(Notes: 3,4,6,7) (-55°C ≤ T<sub>C</sub> ≤ +110°C) (V<sub>CC</sub> = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Current from V <sub>CC</sub> (active); $\overline{RAS}$ and $\overline{CAS}$ = Cycling; T <sub>RC</sub> = T <sub>RC(MIN)</sub>	I <sub>CC1</sub>		55	mA	2
Supply Current from V <sub>CC</sub> (active, page mode); $\overline{RAS}$ = V <sub>IL</sub> , $\overline{CAS}$ = Cycling; T <sub>PC</sub> = T <sub>PC(MIN)</sub>	I <sub>CC2</sub>		55	mA	2
Supply Current from V <sub>CC</sub> (standby); $\overline{RAS}$ and $\overline{CAS}$ = V <sub>IH</sub>	I <sub>CC3</sub>		8	mA	2
Supply Current from V <sub>CC</sub> (refresh, $\overline{RAS}$ only); $\overline{RAS}$ = Cycling; $\overline{CAS}$ = V <sub>IH</sub>	I <sub>CC4</sub>		45	mA	2
Supply Current from V <sub>CC</sub> (refresh, $\overline{CAS}$ -before- $\overline{RAS}$ ); $\overline{RAS}$ and $\overline{CAS}$ = cycling	I <sub>CC5</sub>		55	mA	2
Output High Voltage (I <sub>OH</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low Voltage (I <sub>OL</sub> = 5mA)	V <sub>OL</sub>		0.4	V	1
Input Leakage	I <sub>IH</sub>	-10	10	μA	
Any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins = 0V	I <sub>IL</sub>	-10	10	μA	
Output Leakage (0 ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-10	10	μA	

## RECOMMENDED DC OPERATING CONDITIONS

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
V <sub>CC</sub> Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
V <sub>SS</sub> power supply and signal reference	V <sub>SS</sub>	0.0	0.0	V	1
High level input voltage (all inputs)	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Low level input voltage (all inputs)	V <sub>IL</sub>	-1.0	0.8	V	1
Operating Case Temperature	T <sub>C</sub>	-55	+110	°C	

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> ), D <sub>IN</sub>	C <sub>I1</sub>		5	pF	3
Input Capacitance $\overline{RAS}$ , $\overline{CAS}$ , WE	C <sub>I2</sub>		8	pF	3
Output Capacitance D <sub>OUT</sub>	C <sub>O</sub>		7	pF	3

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 3, 4, 5, 6, 7, 8) (-55°C ≤ T<sub>C</sub> ≤ +110°C, V<sub>CC</sub> = 5.0V ±10%)

A.C. CHARACTERISTICS PARAMETER	SYM	-10		-12		-15		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t <sub>RC</sub>	195		220		250		ns	
READ-MODIFY-WRITE cycle time	t <sub>RWC</sub>	230		250		275		ns	
PAGE-MODE cycle time	t <sub>PC</sub>	90		100		120		ns	18
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		100		120		150	ns	9
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		50		60		75	ns	10
RAS pulse width	t <sub>RAS</sub>	100	10,000	120	10,000	150	10,000	ns	
CAS pulse width	t <sub>CAS</sub>	50	10,000	60	10,000	75	10,000	ns	
RAS precharge time	t <sub>RP</sub>	80		90		90		ns	
RAS hold time	t <sub>RSH</sub>	50		60		75		ns	
RAS to CAS delay time	t <sub>RCD</sub>	30	50	30	60	30	75	ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CPN</sub>	25		25		30		ns	18
CAS precharge time (PAGE-MODE)	t <sub>CP</sub>	30		30		35		ns	11
CAS to RAS set-up time	t <sub>CRP</sub>	5		5		5		ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	110		120		150		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	18
Row address hold time	t <sub>RAH</sub>	15		20		20		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	18
Column address hold time	t <sub>CAH</sub>	20		30		30		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t <sub>AR</sub>	70		80		100		ns	
READ command set-up time	t <sub>RCS</sub>	0		0		0		ns	18
READ command hold time referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	18
READ command hold time referenced to RAS	t <sub>RRH</sub>	10		10		10		ns	
Output disable delay	t <sub>OFF</sub>	0	40	0	40	0	40	ns	12
WRITE command set-up time	t <sub>WCS</sub>	0		0		0		ns	13
WRITE command hold time	t <sub>WCH</sub>	35		40		45		ns	
WRITE command hold time referenced to RAS	t <sub>WCR</sub>	85		100		120		ns	
WRITE command pulse width	t <sub>WP</sub>	35		40		45		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	t <sub>RWL</sub>	35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	35		40		45		ns	
Data-in set-up time	t <sub>DS</sub>	0		0		0		ns	14, 18
Data-in hold time	t <sub>DH</sub>	35		40		45		ns	14
Data-in hold time referenced to $\overline{\text{RAS}}$	t <sub>DHR</sub>	85		100		120		ns	
$\overline{\text{CAS}}$ to WRITE delay	t <sub>CWD</sub>	40		50		60		ns	13
RAS to WRITE delay	t <sub>RWD</sub>	90		110		135		ns	13
Transition time (rise or fall)	t <sub>T</sub>	3	100	3	100	3	100	ns	
$\overline{\text{CAS}}$ set-up time (CAS-before-RAS refresh)	t <sub>CSR</sub>	10		10		10		ns	15
$\overline{\text{CAS}}$ hold time (CAS-before-RAS refresh)	t <sub>CHR</sub>	20		25		30		ns	15
Refresh Period (256 cycles distributed)	t <sub>REFD</sub>		4		4		4	ms	16
Refresh Period (256 cycles burst)	t <sub>REFB</sub>		4		4		4	ms	17


## NOTES

1.  $V_{SS}$  is common for all voltages.
2. Specified values are obtained with the output load equal to 2TTL loads and 100pF to  $V_{SS}$ .
3. This parameter is sampled, not 100% tested. Capacitance calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
4. An initial pause of 100 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  cycles, (READ, WRITE, READ-MODIFY-WRITE,  $\overline{RAS}$  refresh) before proper device operation is assured.
5. AC characteristics assume transition time ( $t_T$ ) = 5ns.
6.  $V_{IL}$  (max) and  $V_{IH}$  (min) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IL}$  and  $V_{IH}$ .
7. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IL}$  and  $V_{IH}$  (or between  $V_{IH}$  and  $V_{IL}$ ) in a monotonic manner.
8. If  $\overline{CAS} = V_{IH}$ , data output is high impedance. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
9. Assumes that  $t_{RCD} < t_{RCD}(\max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
10. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
11. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CP}$ . Note 8 applies to determine valid data out.
12.  $t_{OFF}(\max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
13.  $t_{WCS}$ ,  $t_{CWD}$  and  $t_{RWD}$  are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS}(\min)$  the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}(\min)$  and  $t_{RWD} \geq t_{RWD}(\min)$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the conditions of the data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
14. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and to the  $\overline{WE}$  leading edge in late WRITE or READ-MODIFY-WRITE cycles.
15. Enable on-chip refresh and address counters.
16. A 256 cycle distributed refresh consists of an address location refresh cycle being performed within 15.625 $\mu$ s so that all 256  $\overline{RAS}$  address combinations are executed within 4ms (regardless of sequence). Micron recommends distributed refresh.
17. A 256 cycle burst refresh consists of refreshing, as rapidly as minimum cycle time allows, all 256 combinations of  $\overline{RAS}$  addresses (regardless of sequence). The refresh mode must be executed within 4ms.
18. This parameter is "conditionally" guaranteed parameter that is specified to aid with device application. It is not directly verified by a specific test but is used, with several other parameters, in the performance verification of other attributes.

READ CYCLE




EARLY-WRITE CYCLE




DON'T CARE


**READ-WRITE CYCLE  
READ-MODIFY-WRITE CYCLE**




## PAGE-MODE READ CYCLE




## PAGE-MODE EARLY-WRITE CYCLE




 DON'T CARE


**RAS ONLY REFRESH CYCLE**  
(ADDR = A<sub>0</sub> - A<sub>7</sub>)



**CAS-BEFORE-RAS REFRESH CYCLE**  
(ADDRESS INPUTS ARE IGNORED)



**HIDDEN REFRESH CYCLE**



MILITARY DRAM




## MICRON MIL-STD 883C PRODUCT ASSURANCE FLOW

Description of Requirements and Screens	Methods and Test Conditions	Comment
<b>General MIL-M-38510</b>		
1. MIL-STD 883, Class B, Rev C	Establish and implement a product assurance program plan and qualification test plan and submit to qualifying activity.	Approved by DESC
2. Certification	Manufacturer's QA survey	Self audit
3. Traceability	Traceable to wafer production lot.	Computer lot history records
4. Country of Origin (Not required for 883C)	N/A	Devices manufactured, assembled and tested in Boise, Idaho USA.
<b>MIL-STD 883 Fabrication</b>		
5. Incoming Inspections All Direct Materials	MIL-STD-105D	In-line
6. Wafer Fabrication	Method 2018	100%
7. Assembly	Class B Process Monitors	100%
<b>MIL-STD 883, Class B, Rev. C, Method 5004 Screening</b>		
8. Internal Visual	Method 2010, cond. B	100%
9. Stabilization Bake	Method 1008, cond. C	100%
10. Temperature Cycle	Method 1010, cond. C	100%
11. Constant Acceleration	Method 2001, cond. E	100%
12. Hermeticity		
A. Fine Leak	Method 1014, cond. A	100%
B. Gross Leak	Method 1014, cond. C	100%
13. Initial Electricals	Manufacturer's documented data sheet @ +118°C	100%
14. Marking	Method 2015	100%
15. Burn-in	Method 1015, subgroups A-2 for endpoint 162 hours @ 125°C	100%
16. Final Electrical Post Burn-in Test	Method 5004, Class B, 3.1.16 @ -55°C, +25°C, +113°C 5% PDA and in-line Group A per method 5005	100%
17. External Visual	Method 2009	100%
18. Pack/Ship	Includes C of C, with QCI data (attributes only)	100%
19. Quality Conformance Inspection	Method 5005 in-line Class B	Groups A, B, C, D
<b>Quality Conformance Inspection per Method 5005 (attributes data only)</b>		
19. Group A	Manufacturer's documented data sheet	Each lot/sublot
20. Group B	Package functional and construction tests	Each package type on each lot
21. Group C	Die related (1000 hr. operating life)	Generic every 13 weeks
22. Group D	Package related test	Each package type Generic every 26 weeks

## ORDER INFORMATION

256Kx1, 120ns access, -55°C to +110°C, in Ceramic DIP



The Micron MT1259-883C serves the special needs of the Defense/ Aerospace market. The Micron Military Product Assurance Program provides state-of-the-art screened to MIL-STD 883C Class B Revision C Methods 5004 and 5005. All IC's furnished under this program are produced on certified lines and are manufactured, assembled, tested quality controlled in Micron's modern Boise, Idaho USA facility.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.



# MILITARY DRAM

# 256K x 4 DRAM

FAST PAGE MODE

## ADDITIONAL MILITARY SPECIFICATIONS

- SMD 87676

## FEATURES

- Industry standard pin-out and timing
- All inputs, outputs, and clocks are fully TTL compatible
- Single +5V±10% power supply
- Low power, 15mW standby, 150mW active, typical
- Optional Page Mode access cycle
- Refresh modes:  $\overline{RAS}$  only,  $\overline{CAS}$  before  $\overline{RAS}$ , and Hidden
- 512 cycle refresh distributed across 8ms
- Specifications guaranteed over full military DRAM temperature range (-55°C to +110°C)
- MIL-STD 883C processing

## OPTIONS

- Process Level  
MIL-STD 883C (-55°C to +110°C) 883C  
Parts processed to full requirements of MIL-STD 883C, method 5004 and 5005
- MIL-STD 883C with the exception that final electrical testing is performed at 0°C to 70°C M070
- Timing
 


100ns access	-10
120ns access	-12
150ns access	-15
- Packages:
 

Ceramic DIP	C
Ceramic LCC	EC

## MARKING

## GENERAL DESCRIPTION

The MT4C4265 883C is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x4 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 18 address bits which are entered 9 bits (A0-A8) at a time.  $\overline{RAS}$  is used to latch the first 9 bits and  $\overline{CAS}$  the latter 9 bits. A READ or WRITE cycle is selected with the  $\overline{WE}$  input. A logic high on  $\overline{WE}$  dictates READ mode while a logic low on  $\overline{WE}$  dictates WRITE mode. During a WRITE cycle data in (D<sub>IN</sub>) is latched by the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs last. If  $\overline{WE}$  goes low prior to  $\overline{CAS}$  going low, the output pin(s) remain




open (High Z) until the next  $\overline{CAS}$  cycle. If  $\overline{WE}$  goes low after data reaches the output pin(s), D<sub>OUT</sub> is activated and retains the selected cell data as long as  $\overline{CAS}$  remains low (regardless of  $\overline{WE}$  or  $\overline{RAS}$ ). This late  $\overline{WE}$  pulse results in a READ-WRITE cycle. The 4 data inputs and 4 data outputs are routed through 4 pins using common I/O and pin direction is controlled by  $\overline{WE}$  and  $\overline{OE}$ .

Returning  $\overline{RAS}$  and  $\overline{CAS}$  high terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{RAS}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{RAS}$  cycle (READ, WRITE,  $\overline{RAS}$  only,  $\overline{CAS}$ -before- $\overline{RAS}$ , or Hidden refresh) so that all 512 combinations of  $\overline{RAS}$  addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

PAGE MODE operations allows faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A8) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by  $\overline{RAS}$  followed by a column address strobed in by  $\overline{CAS}$ . By holding  $\overline{RAS}$  low,  $\overline{CAS}$  may be toggled strobing in different column addresses executing faster memory cycles. Returning  $\overline{RAS}$  high terminates the PAGE MODE operation.

## FUNCTIONAL BLOCK DIAGRAM FAST PAGE MODE



## FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	OE	TF	Addresses		NOTES
						tR	tC	
Standby	H	H	H	H	GND/NC	X	X	High Impedance
READ	L	L	H	L	GND/NC	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	H	GND/NC	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	L→H	GND/NC	ROW	COL	Valid Data Out, Valid Data In
PAGE-MODE READ	L	H→L→H	H	L	GND/NC	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H	L	H	GND/NC	ROW	COL	Valid Data In, Valid Data In
PAGE-MODE READ-WRITE	L	H→L→H	H→L→H	L→H	GND/NC	ROW	COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	H	GND/NC	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	H	GND/NC	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	H	GND/NC	X	X	High Impedance
TEST FUNCTION	L	L	H	H	H	ROW	COL	Data Out, Test Funtion Mode

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on any pin relative to $V_{SS}$ .....	-1.5V to +7.0V
Storage temperature range .....	-65°C to +150°C
Power Dissipation .....	1 Watt
Lead temperature (soldering 5 sec.) .....	270°C
Junction temperature ( $T_j$ ) .....	+175°C
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL PERFORMANCE CHARACTERISTICS

(Notes : 1, 3, 4, 6, 7) ( $-55^{\circ}\text{C} \leq T_C \leq +110^{\circ}\text{C}$ , = 5.0V  $\pm$  10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling: $T_{RC} = T_{RC(MIN)}$ )	I <sub>CC1</sub>		50	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ( $\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ = Cycling: $T_{PC} = T_{PC(MIN)}$ )	I <sub>CC2</sub>		50	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min.)	I <sub>CC3</sub>		2	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2V$ after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at $V_{CC} - 0.2V$ or $V_{SS} + 0.2V$ )	I <sub>CC4</sub>		1	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY ( $\overline{\text{RAS}}$ = Cycling: $\overline{\text{CAS}} = V_{IH}$ )	I <sub>CC5</sub>		35	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling)	I <sub>CC6</sub>		35	mA	3, 5
INPUT LEAKAGE CURRENT (any input ( $0V \leq V_{IN} \leq V_{CC}$ ), all other pins not under test = 0 volts)	I <sub>I</sub>	-10	10	$\mu\text{A}$	
OUTPUT LEAKAGE CURRENT ( $D_{OUT}$ is disabled, $0V \leq V_{OUT} \leq V_{CC}$ )	I <sub>OZ</sub>	-10	10	$\mu\text{A}$	
OUTPUT LEVELS Output High voltage ( $I_{OUT} = -5\text{mA}$ )	$V_{OH}$	2.4		V	1
Output Low voltage ( $I_{OUT} = 5\text{mA}$ )	$V_{OL}$		0.4	V	

MILITARY DRAM

### RECOMMENDED DC OPERATING CONDITIONS

( $-55^{\circ}\text{C} \leq T_C \leq +110^{\circ}\text{C}$ )

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	$V_{CC}$	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	$V_{IH}$	2.4	$V_{CC} + 1$	V	1
Input Low (Logic 0) Voltage, All Inputs	$V_{IL}$	-1.0	0.8	V	1

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> ), D <sub>IN</sub>	C <sub>I1</sub>		5	pF	2
Input Capacitance $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$	C <sub>I2</sub>		7	pF	2
Output Capacitance D <sub>OUT</sub>	C <sub>O</sub>		7	pF	2

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (-55°C ≤ T<sub>C</sub> ≤ +110°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t <sub>RC</sub>	190		220		260		ns	
READ-MODIFY-WRITE cycle time	t <sub>RWC</sub>	220		255		295		ns	
PAGE-MODE READ or WRITE cycle time	t <sub>PC</sub>	55		70		85		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		100		120		150	ns	14
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		25		30		45	ns	15
Output Enable	t <sub>OE</sub>		25		25		30	ns	
Access time from column address	t <sub>AA</sub>		50		60		70	ns	
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		50		65		75	ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ pulse width (PAGE MODE)	t <sub>RASP</sub>	100	100,000	120	100,000	150	100,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	25		30		45		ns	
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	25	10,000	30	10,000	45	10,000	ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CPN</sub>	15		20		25		ns	16
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	t <sub>CP</sub>	10		15		20		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	10	75	15	90	15	105	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	10		10		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	10	50	15	60	15	70	ns	18
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$ )	t <sub>AR</sub>	60		70		80		ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	50		60		70		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$ )	t <sub>RCH</sub>	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$ )	t <sub>RRH</sub>	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	t <sub>CLZ</sub>	5		5		5		ns	
Output buffer turn-off delay	t <sub>OFF</sub>	0	25	0	25	0	30	ns	20
Output Disable	t <sub>OD</sub>		25		25		30	ns	

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13)  $(-55^{\circ}\text{C} \leq T_C \leq +110^{\circ}\text{C}, V_{CC} = 5.0\text{V} \pm 10\%)$


A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
WE command set-up time	$t^{\text{WCS}}$	0		0		0		ns	21
Write command hold time	$t^{\text{WCH}}$	20		25		30		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$ )	$t^{\text{WCR}}$	70		80		90		ns	
Write command pulse width	$t^{\text{WP}}$	20		25		30		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t^{\text{RWL}}$	25		30		35		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t^{\text{CWL}}$	25		30		35		ns	
Data-in set-up time	$t^{\text{DS}}$	0		0		0		ns	22
Data-in hold time	$t^{\text{DH}}$	15		20		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$ )	$t^{\text{DHR}}$	70		80		90		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	$t^{\text{RWD}}$	120		150		185		ns	21
Column address to $\overline{\text{WE}}$ delay time	$t^{\text{AWD}}$	80		100		120		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	$t^{\text{CWD}}$	65		75		85		ns	21
Transition time (rise or fall)	$t^{\text{T}}$	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	$t^{\text{REF}}$		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	$t^{\text{RPC}}$	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t^{\text{CSR}}$	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t^{\text{CHR}}$	20		25		30		ns	5




## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading. Specified values are obtained the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_C \leq 110^{\circ}C$ ) is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by any 8 RAS cycles before proper device operation is assured. The 8 RAS cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that  $t_{RCD} < t_{RCD}^{(max)}$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD}^{(max)}$ .
16. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CPN}$ .
17. Operation within the  $t_{RCD}^{(max)}$  limit ensures that  $t_{RAC}^{(max)}$  can be met.  $t_{RCD}^{(max)}$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}^{(max)}$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD}^{(max)}$  limit ensures that  $t_{RCD}^{(max)}$  can be met.  $t_{RAD}^{(max)}$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}^{(max)}$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
20.  $t_{OFF}^{(max)}$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
21.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS}^{(min)}$  the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{RWD} \geq t_{RWD}^{(min)}$ ,  $t_{AWD} \geq t_{AWD}^{(min)}$  and  $t_{CWD} \geq t_{CWD}^{(min)}$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
22. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and  $\overline{WE}$  leading edge in late WRITE or READ-WRITE cycles.
23. During a READ cycle, if  $\overline{OE}$  is LOW then taken HIGH  $D_{OUT}$  goes open. If  $\overline{OE}$  is tied permanently low a READ-WRITE or READ-MODIFY-WRITE operation is not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = LOW$  and  $\overline{OE} = HIGH$ .


READ CYCLE




EARLY-WRITE CYCLE



**READ-WRITE CYCLE  
READ-MODIFY-WRITE CYCLE**



**PAGE-MODE READ CYCLE**




 DON'T CARE  
 UNDEFINED


MILITARY DRAM




**RAS ONLY REFRESH CYCLE**  
 (ADDR = A<sub>0</sub> - A<sub>8</sub>; A<sub>9</sub> and  $\overline{WE}$  = DON'T CARE.)





**CAS-BEFORE-RAS REFRESH CYCLE**  
 (A<sub>0</sub> - A<sub>9</sub>,  $\overline{WE}$  and  $\overline{OE}$  = DON'T CARE)



**HIDDEN REFRESH CYCLE**  
 ( $\overline{WE}$  = HIGH;  $\overline{OE}$  = LOW)<sup>24</sup>



 DON'T CARE  
 UNDEFINED


MILITARY  
 DRAWM

## MICRON MIL-STD 883C PRODUCT ASSURANCE FLOW

Description of Requirements and Screens	Methods and Test Conditions	Comment
<b>General MIL-M-38510</b>		
1. MIL-STD 883, Class B, Rev C	Establish and implement a product assurance program plan and qualification test plan and submit to qualifying activity.	Approved by DESC
2. Certification	Manufacturer's QA survey	Self audit
3. Traceability	Traceable to wafer production lot.	Computer lot history records
4. Country of Origin (Not required for 883C)	N/A	Devices manufactured, assembled and tested in Boise, Idaho USA.
<b>MIL-STD 883 Fabrication</b>		
5. Incoming Inspections All Direct Materials	MIL-STD-105D	In-line
6. Wafer Fabrication	Method 2018	100%
7. Assembly	Class B Process Monitors	100%
<b>MIL-STD 883, Class B, Rev. C, Method 5004 Screening</b>		
8. Internal Visual	Method 2010, cond. B	100%
9. Stabilization Bake	Method 1008, cond. C	100%
10. Temperature Cycle	Method 1010, cond. C	100%
11. Constant Acceleration	Method 2001, cond. E	100%
12. Hermeticity		
A. Fine Leak	Method 1014, cond. A	100%
B. Gross Leak	Method 1014, cond. C	100%
13. Initial Electricals	Manufacturer's documented data sheet @ +118°C	100%
14. Marking	Method 2015	100%
15. Burn-in	Method 1015, subgroups A-2 for endpoint 162 hours @ 125°C	100%
16. Final Electrical Post Burn-in Test	Method 5004, Class B, 3.1.16 @ -55°C, +25°C, +113°C 5% PDA and in-line Group A per method 5005	100%
17. External Visual	Method 2009	100%
18. Pack/Ship	Includes C of C, with QCI data (attributes only)	100%
19. Quality Conformance Inspection	Method 5005 in-line Class B	Groups A, B, C, D
<b>Quality Conformance Inspection per Method 5005 (attributes data only)</b>		
19. Group A	Manufacturer's documented data sheet	Each lot/sublot
20. Group B	Package functional and construction tests	Each package type on each lot
21. Group C	Die related (1000 hr. operating life)	Generic every 13 weeks
22. Group D	Package related test	Each package type Generic every 26 weeks

**ORDER INFORMATION**

256K x 4, 120ns access, -55°C to +110°C, in Ceramic DIP



The Micron MT4C4256-883C serves the special needs of the Defense/ Aerospace market. The Micron Military Product Assurance Program provides state-of-the-art screened to MIL-STD 883C Class B Revision C Methods 5004 and 5005. All IC's furnished under this program are produced on certified lines and are manufactured, assembled, tested quality controlled in Micron's modern Boise, Idaho USA facility.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.

# MILITARY DRAM

# 1MEG x 1 DRAM

FAST PAGE MODE

## ADDITIONAL MILITARY SPECIFICATIONS

- SMD (consult factory for reference number)
- JAN M3510/249

## FEATURES

- Industry standard pin-out and timing
- All inputs, outputs, and clocks are fully TTL compatible
- Single +5V±10% power supply
- Low power, 15mW standby, 150mW active, typical
- Optional Page Mode access cycle
- Refresh modes: RAS only,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$ , and Hidden
- 512 cycle refresh distributed across 4ms
- Specifications guaranteed over full military DRAM temperature range (-55°C to +110°C)
- MIL-STD 883C processing


## OPTIONS

- Timing
  - 100ns access -10
  - 120ns access -12
  - 150ns access -15
- Process Level
  - MIL-STD 883C (-55°C to +110°C) 883C
- Packages:
  - Ceramic DIP C
  - Ceramic LCC EC
  - Flat Pack F

## MARKING

## GENERAL DESCRIPTION

The MT4C1024 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time.  $\overline{\text{RAS}}$  is used to latch the first 10 bits and  $\overline{\text{CAS}}$  the latter 10 bits. A READ or WRITE cycle is selected with the  $\overline{\text{WE}}$  input. A logic high on  $\overline{\text{WE}}$  dictates READ mode while a logic low on  $\overline{\text{WE}}$  dictates WRITE mode. During a WRITE cycle data in (D<sub>IN</sub>) is latched by the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever occurs last. If  $\overline{\text{WE}}$  goes low prior to  $\overline{\text{CAS}}$  going low, the output pin(s) remain open (High Z) until the next  $\overline{\text{CAS}}$  cycle. If  $\overline{\text{WE}}$  goes low after data reaches the output pin(s), D<sub>OUT</sub> is activated and retains the selected cell data as long as  $\overline{\text{CAS}}$  remains low (regardless of  $\overline{\text{WE}}$  or  $\overline{\text{RAS}}$ ). This late  $\overline{\text{WE}}$  pulse results in a



## READ-WRITE cycle.


Returning  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  high terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{\text{RAS}}$  high time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{\text{RAS}}$  cycle (READ, WRITE, RAS only,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ , or Hidden refresh) so that all 512 combinations of  $\overline{\text{RAS}}$  addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

PAGE MODE operations allows faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined pageboundary. The PAGE MODE cycle is always initiated with a row address strobed in by  $\overline{\text{RAS}}$  followed by a column address strobed in by  $\overline{\text{CAS}}$ . By holding  $\overline{\text{RAS}}$  low,  $\overline{\text{CAS}}$  may be toggled strobing in different column addresses executing faster memory cycles. Returning  $\overline{\text{RAS}}$  high terminates the PAGE MODE operation.

MILITARY DRAM



**FUNCTIONAL BLOCK DIAGRAM  
FAST PAGE MODE**



**FUNCTIONAL TRUTH TABLE**

Function	RAS	CAS	WE	TF	Addresses			NOTES
					tR	tC		
Standby	H	H	H	GND/NC	X	X	High Impedance	
READ	L	L	H	GND/NC	ROW	COL	Data Out	
WRITE (EARLY-WRITE)	L	L	L	GND/NC	ROW	COL	Data In	
READ-WRITE	L	L	H→L→H	GND/NC	ROW	COL	Valid Data Out, Valid Data In	
PAGE-MODE READ	L	H→L→H	H	GND/NC	ROW	COL	Valid Data Out, Valid Data Out	
PAGE-MODE WRITE	L	H→L→H	L	GND/NC	ROW	COL	Valid Data In, Valid Data In	
PAGE-MODE READ-WRITE	L	H→L→H	H→L→H	GND/NC	ROW	COL	Valid Data Out, Valid Data In	
RAS ONLY REFRESH	L	H	H	GND/NC	ROW	n/a	High Impedance	
HIDDEN REFRESH	L→H→L	L	H	GND/NC	ROW	COL	Valid Data Out	
CAS-BEFORE- RAS REFRESH	H→L	L	H	GND/NC	X	X	High Impedance	
TEST FUNCTION	L	L	H	H	ROW	COL	Data Out, Test Function Mode	

MILITARY  
DRAM

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on any pin relative to V <sub>SS</sub> .....	-1.5V to +7.0V
Storage temperature range .....	-65°C to +150°C
Power Dissipation .....	1 Watt
Lead temperature (soldering 5 sec.) .....	270°C
Junction temperature (T <sub>j</sub> ) .....	+175°C
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL PERFORMANCE CHARACTERISTICS

(Notes : 1, 3, 4, 6, 7) (-55°C ≤ T<sub>C</sub> ≤ +110°C = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT (RAS and CAS = Cycling: t <sub>RC</sub> = t <sub>RC(MIN)</sub> )	I <sub>CC1</sub>		50	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE (RAS = V <sub>IL</sub> , CAS = Cycling: t <sub>PC</sub> = t <sub>PC(MIN)</sub> )	I <sub>CC2</sub>		50	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min.)	I <sub>CC3</sub>		4	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2V$ after 8 $\overline{\text{RAS}}$ cycles min. All other inputs at V <sub>CC</sub> -0.2V or V <sub>SS</sub> + 0.2V)	I <sub>CC4</sub>		1	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY (RAS = Cycling: $\overline{\text{CAS}} = V_{IH}$ )	I <sub>CC5</sub>		35	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -before-RAS (RAS and $\overline{\text{CAS}}$ = Cycling)	I <sub>CC6</sub>		35	mA	3, 5
INPUT LEAKAGE CURRENT (any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts. V <sub>CC</sub> = 5.5 volts)	I <sub>I</sub>	-10	10	μA	
OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> , 6.5V, V <sub>CC</sub> = 5.5 volts)	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low voltage (I <sub>OUT</sub> = 5mA)	V <sub>OL</sub>		0.4	V	

### RECOMMENDED DC OPERATING CONDITIONS

(-55°C ≤ T<sub>C</sub> ≤ +110°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1
Refresh cycle time	T <sub>REF</sub>		4.0	ms	

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> )	C <sub>I1</sub>		6	pF	2
Input Capacitance $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , D <sub>IN</sub>	C <sub>I2</sub>		7	pF	2
Output Capacitance D <sub>OUT</sub>	C <sub>O</sub>		7	pF	2

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (-55°C ≤ T<sub>C</sub> ≤ +110°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS		-10		-12		-15		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t <sub>RC</sub>	190		220		260		ns	
READ-MODIFY-WRITE cycle time	t <sub>RWC</sub>	220		255		295		ns	
PAGE-MODE READ or WRITE cycle time	t <sub>PC</sub>	75		90		110		ns	22
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		100		120		150	ns	14
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		50		60		75	ns	15
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	50		60		75		ns	
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	50	10,000	60	10,000	75	10,000	ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CPN</sub>	20		25		25		ns	16
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	t <sub>CP</sub>	20		25		25		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	25	50	25	60	25	75	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	10		10		10		ns	
Row address set-up time	t <sub>ASR</sub>	5		5		5		ns	
Row address hold time address delay time	t <sub>RAH</sub>	15		20		20		ns	
Column address set-up time	t <sub>ASC</sub>	5		5		5		ns	
Column address hold time	t <sub>CAH</sub>	20		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$ )	t <sub>AR</sub>	60		70		80		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$ )	t <sub>RCH</sub>	0		0		0		ns	18
Read command hold time (referenced to $\overline{\text{RAS}}$ )	t <sub>RRH</sub>	0		0		0		ns	18
Output buffer turn-off delay	t <sub>OFF</sub>	0	40	0	40	0	40	ns	19
$\overline{\text{WE}}$ command set-up time	t <sub>WCS</sub>	0		0		0		ns	20
Write command hold time	t <sub>WCH</sub>	20		25		30		ns	

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (-55°C ≤ TC ≤ +110°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time (referenced to $\overline{\text{RAS}}$ )	$t^{\text{WCR}}$	70		80		90		ns	
Write command pulse width	$t^{\text{WP}}$	20		25		30		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t^{\text{RWL}}$	20		30		35		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t^{\text{CWL}}$	25		30		35		ns	
Data-in set-up time	$t^{\text{DS}}$	5		5		5		ns	21
Data-in hold time	$t^{\text{DH}}$	15		20		25		ns	21
Data-in hold time (referenced to $\overline{\text{RAS}}$ )	$t^{\text{DHR}}$	70		80		90		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	$t^{\text{RWD}}$	90		110		135		ns	20
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	$t^{\text{CWD}}$	30		40		45		ns	20
Transition time (rise or fall)	$t^{\text{T}}$	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	$t^{\text{REF}}$		4		4		4	ms	
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t^{\text{CSR}}$	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t^{\text{CHR}}$	20		25		30		ns	5


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{\Delta I \Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading. Specified values are obtained the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $-55^{\circ}C \leq T_C \leq +110^{\circ}C$ ) is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that  $t_{RCD} < t_{RCD}(\max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
16. If  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $D_{OUT}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{CAS}$  must be pulsed high for  $t_{CPN}$ .
17. Operation within the  $t_{RCD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
19.  $t_{OFF}(\max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
20.  $t_{WCS}$ ,  $t_{RWD}$ , and  $t_{CWD}$  are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS}(\min)$  the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{RWD} \geq t_{RWD}(\min)$ , and  $t_{CWD} \geq t_{CWD}(\min)$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
21. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and  $\overline{WE}$  leading edge in late WRITE or READ-WRITE cycles.
22. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = \text{LOW}$ .

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE  
 UNDEFINED

READ-WRITE CYCLE  
READ-MODIFY-WRITE CYCLE



PAGE-MODE READ CYCLE




 DON'T CARE  
 UNDEFINED

MILITARY DRAW







**RAS ONLY REFRESH CYCLE**  
 (ADDR = A<sub>0</sub> - A<sub>8</sub>; A<sub>9</sub> and WE = DON'T CARE.)



**CAS-BEFORE-RAS REFRESH CYCLE**  
 (A<sub>0</sub> - A<sub>9</sub> and WE = DON'T CARE)



**HIDDEN REFRESH CYCLE**  
 (WE = HIGH)



 DON'T CARE  
 UNDEFINED

MILITARY DRAM

## MICRON MIL-STD 883C PRODUCT ASSURANCE FLOW

Description of Requirements and Screens	Methods and Test Conditions	Comment
<b>General MIL-M-38510</b>		
1. MIL-STD 883, Class B, Rev C	Establish and implement a product assurance program plan and qualification test plan and submit to qualifying activity.	Approved by DESC
2. Certification	Manufacturer's QA survey	Self audit
3. Traceability	Traceable to wafer production lot.	Computer lot history records
4. Country of Origin (Not required for 883C)	N/A	Devices manufactured, assembled and tested in Boise, Idaho USA.

### MIL-STD 883 Fabrication

5. Incoming Inspections All Direct Materials	MIL-STD-105D	In-line
6. Wafer Fabrication	Method 2018	100%
7. Assembly	Class B Process Monitors	100%

### MIL-STD 883, Class B, Rev. C, Method 5004 Screening

8. Internal Visual	Method 2010, cond. B	100%
9. Stabilization Bake	Method 1008, cond. C	100%
10. Temperature Cycle	Method 1010, cond. C	100%
11. Constant Acceleration	Method 2001, cond. E	100%
12. Hermeticity		
A. Fine Leak	Method 1014, cond. A	100%
B. Gross Leak	Method 1014, cond. C	100%
13. Initial Electricals	Manufacturer's documented data sheet @ +118°C	100%
14. Marking	Method 2015	100%
15. Burn-in	Method 1015, subgroups A-2 for endpoint 162 hours @ 125°C	100%
16. Final Electrical Post Burn-in Test	Method 5004, Class B, 3.1.16 @ -55°C, +25°C, +113°C 5% PDA and in-line Group A per method 5005	100%
17. External Visual	Method 2009	100%
18. Pack/Ship	Includes C of C, with QCI data (attributes only)	100%
19. Quality Conformance Inspection	Method 5005 in-line Class B	Groups A, B, C, D

### Quality Conformance Inspection per Method 5005 (attributes data only)

19. Group A	Manufacturer's documented data sheet	Each lot/sublot
20. Group B	Package functional and construction tests	Each package type on each lot
21. Group C	Die related (1000 hr. operating life)	Generic every 13 weeks
22. Group D	Package related test	Each package type Generic every 26 weeks



# MILITARY VRAM

# 64K x 4 DRAM with 256 x 4 SAM

## ADDITIONAL MILITARY SPECIFICATIONS

- SMD (consult factory for reference number)

## FEATURES

- Industry standard pin-out, timing, and functions
- High performance CMOS silicon gate process
- Single +5V  $\pm 10\%$  power supply
- Inputs and outputs are fully TTL and CMOS compatible
- Refresh modes:  $\overline{\text{RAS}}$  ONLY,  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ , and HIDDEN
- 256 cycle refresh within 4ms
- Optional PAGE MODE access cycles
- Dual port organization: 64K x 4 DRAM port  
256 x 4 SAM port
- Bit MASK-WRITE mode capability on DRAM port
- No refresh required for Serial Access Memory
- Low power: 10mW standby, 150mW active, typical
- Fast access times – 120ns parallel, 40ns serial
- Specifications guaranteed over Full Military DRAM temperature range (-55°C to +110°C)
- MIL-STD-883 Rev. C, Class B

## OPTIONS


- Process Level  
MIL-STD-883C (-55°C to +110°C) 883C  
Parts processed to full requirements of  
MIL-STD-883C, method 5004 and 5005
- MIL-STD-883C with the exception that  
final electrical testing is performed at  
0°C to +70°C M070
- Timing (DRAM, SAM)
 

120ns, 40ns	-12
150ns, 60ns	-15
200ns, 60ns	-20
- Packages  
Ceramic DIP (400 mil) C

## GENERAL DESCRIPTION

The MT42C4064 883C is a high speed, dual port CMOS dynamic random access memory (DPDRAM) containing 262,144 bits. It can be accessed either by a four bit wide DRAM port or by a 256 x 4 bit serial access memory (SAM) port. Data can be transferred bidirectionally between the


## PIN ASSIGNMENT (Top View)



DRAM and the SAM.

The DRAM portion of the DPDRAM is functionally identical to the MT4067 64K x 4 bit DRAM. Four 256 bit data registers make up the serial access memory portion of the DPDRAM. Data I/O and internal data transfer is accomplished using three separate bidirectional data paths; the four bit random access I/O port, the four internal 256 bit wide paths between the DRAM and the SAM, and the four bit serial I/O port for the SAM. The rest of the circuitry consists of the control, timing, and address decoding logic. Each of the ports may be operated asynchronously and independently of the other except when data is being transferred internally between them. As with all DRAMs the DPDRAM must be refreshed in order to maintain data. The refresh cycles must be timed so that all 256 combinations of RAS addresses are executed at least every 4ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity. An internal transfer between the DRAM and the SAM counts as a refresh cycle. The SAM portion of the DPDRAM is fully static and does not require any refresh.

Figure 1  
MT42C4064 BLOCK DIAGRAM



MILITARY VRAM

## PIN DESCRIPTIONS

PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
1	SC	Input	Serial Clock: Clock input to the serial address counter for the SAM registers.
2, 3, 22, 23	SDQ1 - SDQ4	Input/ Output	Serial Data I/O: Input, Output, or high impedance.
4	$\overline{\text{TR}}/\overline{\text{OE}}$	Input	Transfer Enable: Enables an internal TRANSFER operation at $\overline{\text{RAS}}$ (H $\rightarrow$ L), or  Output Enable: Enables the DRAM output buffers when taken LOW after $\overline{\text{RAS}}$ goes LOW ( $\overline{\text{CAS}}$ must also be LOW), otherwise the output buffers are in a high impedance state.
5, 6, 19, 20	DQ1 - DQ4	Input/ Output	DRAM Data I/O: Inputs, Outputs, or high impedance, and/or Mask Data Inputs: For MASK-WRITE cycle only.
7	$\overline{\text{ME}}/\overline{\text{WE}}$	Input	Mask Enable: If $\overline{\text{ME}}/\overline{\text{WE}}$ is LOW at the falling edge of $\overline{\text{RAS}}$ a MASK-WRITE cycle is performed, or  Write Enable: $\overline{\text{WE}}$ is used to select a READ ( $\overline{\text{WE}} = \text{H}$ ) or WRITE ( $\overline{\text{WE}} = \text{L}$ ) cycle when accessing the DRAM. This includes a DRAM-TO-SAM TRANSFER ( $\overline{\text{WE}} = \text{H}$ ) or SAM-TO-DRAM TRANSFER ( $\overline{\text{WE}} = \text{L}$ ).
8	$\overline{\text{RAS}}$	Input	Row Address Strobe: $\overline{\text{RAS}}$ is used to clock in the 8 Row Address bits and as a strobe for the MASK ENABLE and TRANSFER functions.
9, 10, 11, 13, 14, 15, 16, 17	A0 to A7	Input	Address Inputs: For the DRAM operation these inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select 4 bits out of the 256K available. During TRANSFER operations, A0 to A7 indicate the DRAM row being accessed (when $\overline{\text{RAS}}$ goes low) and the SAM start address (when $\overline{\text{CAS}}$ goes slow).
12	Vcc	Supply	Power Supply: +5 Volts $\pm 10\%$
18	$\overline{\text{CAS}}$	Input	Column Address Strobe: RAS is used to clock in the 8 column address bits and enable the DRAM output buffers ( $\overline{\text{TR}}/\overline{\text{OE}}$ must also be LOW).
21	$\overline{\text{SE}}$	Input	Serial Port Enable: $\overline{\text{SE}}$ enables the serial I/O buffers and allows a serial READ or WRITE operation to occur, otherwise the output buffers are in a high impedance state. $\overline{\text{SE}}$ is also used during a TRANSFER operation to indicate whether a SAM-TO-DRAM TRANSFER or a SERIAL INPUT MODE ENABLE cycle is performed.
24	Vss	Supply	Ground



## FUNCTIONAL DESCRIPTION

The DPDRAM can be divided into three functional blocks (see Figure 1); the DRAM, the Transfer Control circuitry, and the Serial Access Memory (SAM). All of the operations described below are also shown in the AC Timing Diagrams section of this data sheet as well as summarized in the Functional Truth Table.

**Note:** For dual function pins, the function that is not being discussed will be surrounded by parenthesis. For example, when discussing transfer operations the  $\overline{TR}/\overline{OE}$  pin will be shown as  $\overline{TR}/(\overline{OE})$ .

## DRAM OPERATION

The DRAM portion of the DPDRAM is functionally identical to standard 64K x 4 DRAMs. However, because several of the DRAM control pins are used for additional functions on this part, several conditions that were undefined or "don't care" states for the DRAM are specified for the DPDRAM. These conditions are highlighted in the following discussion.

### READ/WRITE Cycles

The 16 address bits that are used to select four memory bits from the 65,536 x 4 available are latched into the chip using the A0 -A7,  $\overline{RAS}$ , and  $\overline{CAS}$  inputs. First, the 8 row address bits are set up on the address inputs and clocked into the part when  $\overline{RAS}$  transitions from HIGH to LOW. Next, the 8 column address bits are set up on the address inputs and clocked in when  $\overline{CAS}$  goes from HIGH to LOW.

For single port DRAMs the  $\overline{OE}$  pin is a "don't care" when  $\overline{RAS}$  goes LOW. For the DPDRAM,  $(\overline{TR})/\overline{OE}$  is used, when  $\overline{RAS}$  goes LOW, to select between an internal transfer operation and a DRAM operation.  $(\overline{TR})/\overline{OE}$  must be HIGH at the  $\overline{RAS}$  HIGH to LOW transition for a DRAM port READ or WRITE operation.

If  $(\overline{ME})/\overline{WE}$  is HIGH when  $\overline{CAS}$  goes LOW, a DRAM READ operation is performed and the data from the memory cells selected will appear at the DQ1 - DQ4 port. The  $(\overline{TR})/\overline{OE}$  input must be LOW to enable the DRAM output port.

For single port DRAMs,  $\overline{WE}$  is a "don't care" when  $\overline{RAS}$  goes LOW. For the DPDRAM,  $(\overline{ME})/\overline{WE}$  is used, when  $\overline{RAS}$  goes LOW, to select between a MASK WRITE cycle and a normal WRITE cycle. If  $(\overline{ME})/\overline{WE}$  is LOW at the  $\overline{RAS}$  HIGH to LOW transition a MASK WRITE operation is selected. For a normal DRAM WRITE operation,  $(\overline{ME})/\overline{WE}$  must be HIGH at the  $\overline{RAS}$  HIGH to LOW transition.  $(\overline{ME})/\overline{WE}$  is a "don't care" at the  $\overline{RAS}$  HIGH to LOW transition for a DRAM READ cycle.

If  $(\overline{ME})/\overline{WE}$  is LOW when  $\overline{CAS}$  goes LOW, a DRAM WRITE operation is performed and the data present on the DQ1 - DQ4 port will be written into the selected memory cells. If  $(\overline{ME})/\overline{WE}$  is LOW when  $\overline{RAS}$  goes LOW the input data will be "masked" before being stored in the DRAM.

The DPDRAM can perform all the normal DRAM cycles including EARLY-WRITE, LATE-WRITE, READ-WRITE, READ-MODIFY-WRITE, PAGE-MODE READ, PAGE-MODE WRITE, and PAGE-MODE READ-MODIFY-WRITE. Refer to the AC timing parameters and diagrams in this data sheet for more details on these operations.

### MASK-WRITE

If  $(\overline{ME})/\overline{WE}$  is LOW at the  $\overline{RAS}$  HIGH to LOW transition, the data (mask data) present on the DQ1 - DQ4 inputs will be written into the bit mask data register. The mask data acts as an individual write enable for each of the four DQ1 - DQ4 pins. If a LOW (logic 0) is written to a mask data register bit the input port for that bit is disabled during the following WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic 1) on a mask data register bit enables the input port and allows normal WRITE operations to proceed. Note that  $\overline{CAS}$  is still HIGH. When  $\overline{CAS}$  goes LOW, the bits present on the DQ1 - DQ4 inputs will be either written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW). The DRAM contents that correspond to the masked bits will not be changed during the WRITE cycle. Since the mask data register is reset (to all 1's) at the end of every MASK-WRITE cycle, new mask data must be supplied at the beginning of each MASK-WRITE cycle. An example of a typical MASK-WRITE cycle is shown in Figure 2.





## TRANSFER OPERATION

### DRAM-TO-SAM TRANSFER (READ TRANSFER)

A TRANSFER operation is initiated when  $\overline{TR}/(\overline{OE})$  is LOW at  $\overline{RAS}$  (HIGH to LOW) time.  $(\overline{ME})/\overline{WE}$  indicates the direction of the transfer and must be HIGH as  $\overline{RAS}$  goes LOW for a DRAM-TO-SAM TRANSFER. In this case, the row address bits indicate the four 256 bit DRAM rows that are to be transferred to the four SAM data registers and the column address bits indicate the start address of the next SERIAL OUTPUT cycle from the SAM data registers.  $\overline{RAS}$  and  $\overline{CAS}$  are used to strobe the address bits into the part. To complete the TRANSFER,  $\overline{TR}/(\overline{OE})$  is taken HIGH while  $\overline{RAS}$  and  $\overline{CAS}$  are still LOW. The 1024 bits of DRAM data are then written into the SAM data registers and the serial shift start address is stored in an internal 8 bit register. There must be no rising edges on the Serial Clock (SC) input while the transfer is taking place (refer to the AC timing diagrams). TRANSFER cycles are the only time when SC must be synchronized with the DRAM  $\overline{RAS}$  and  $\overline{CAS}$  timing. If  $\overline{SE}$  is LOW, the first bits of the new row data will appear at the serial outputs with the next SC clock pulse.  $\overline{SE}$  enables the serial outputs and may be either HIGH or LOW during this operation.

### SAM-TO-DRAM TRANSFER (WRITE TRANSFER)

The SAM-TO-DRAM TRANSFER operation is identical to the DRAM-TO-SAM TRANSFER described above except that  $(\overline{ME})/\overline{WE}$  and  $\overline{SE}$  must be LOW when  $\overline{RAS}$  goes LOW. The row address indicates the DRAM row that the SAM data registers will be written to and the column address indicates the starting address of the next SERIAL INPUT cycle for the SAM data registers. If  $\overline{SE}$  is HIGH when  $\overline{RAS}$  goes LOW, a SERIAL INPUT MODE ENABLE cycle is performed.

## SAM OPERATION

### SERIAL INPUT/OUTPUT MODE CONTROL

The SAM port is automatically placed in the serial output mode after a DRAM-TO-SAM TRANSFER operation. Conversely, after a SAM-TO-DRAM TRANSFER the SAM port will be in the serial input mode.

### SERIAL INPUT MODE ENABLE (PSEUDO WRITE TRANSFER)

It is possible to change the direction of the SAM port from output to input without performing a SAM-TO-DRAM TRANSFER. This operation, called a SERIAL INPUT MODE ENABLE cycle, is simply a SAM-TO-DRAM TRANSFER cycle with  $\overline{SE}$  held HIGH instead of LOW. The DRAM data will not be disturbed and the data registers will be ready to accept input data.

The only way to put the SAM port in the serial output mode is to do a DRAM-TO-SAM TRANSFER.

### SERIAL INPUT and SERIAL OUTPUT

The control inputs for SERIAL INPUT and SERIAL OUTPUT are SC and  $\overline{SE}$ . The rising edge of SC increments the serial address counter and provides access to the next SAM location.  $\overline{SE}$  enables or disables the serial input/output buffers.

Serial output of the SAM data register contents will start at the serial start address that was loaded during the DRAM-TO-SAM TRANSFER cycle. The SC input increments the address counter and presents the contents of the next SAM location to the four bit port.  $\overline{SE}$  is used as an output enable during the SAM output operation. The serial address is automatically incremented with every SC LOW to HIGH transition, regardless of whether  $\overline{SE}$  is HIGH or LOW, and will wrap around to location 0 after reaching its maximum count of 255.

SC is also used to clock in data when the device is in the serial input mode. As in the serial output operation, the contents of the serial address register, which was loaded when the serial input mode was enabled, will determine the serial address that the first bit will be written.  $\overline{SE}$  acts as an enable for serial data input and must be LOW for normal serial input. If  $\overline{SE}$  is HIGH, the data inputs are disabled and the SAM contents will not be modified. The serial address register is incremented with every L  $\rightarrow$  H transition of SC, regardless of the logic level on the  $\overline{SE}$  input.

## FUNCTIONAL TRUTH TABLE

DRAM Operations (SC,  $\overline{SE}$ , and SDQ1 — SDQ4 are don't care)

Function	RAS	CAS	ME/WE		TR/OE		Addresses		DQ1 to DQ4	Notes
			tR*	tC*	tR*	tC*	tR*	tC*		
Standby	H	H	X	X	X	X	X	X	High Impedance	
READ	L	L	X	H	H	H→L	ROW	COL	Data Out	
WRITE (EARLY-WRITE)	L	L	H	L	H	X	ROW	COL	Data In	1
MASK-WRITE	H→L	L	L	L	H	X	ROW	COL	Mask Data In, Valid Data In	
READ-WRITE	L	L	H	H→L	H	L→H	ROW	COL	Valid Data Out,	1
PAGE-MODE READ	L	H→L→H, H→L→H	H	H	H	H→L	ROW	COL	Valid Data Out	
PAGE-MODE WRITE	L	H→L→H, H→L→H	H	L	H	X	ROW	COL	Valid Data In	
PAGE-MODE READ-WRITE	L	H→L→H, H→L→H	H	H→L	H	L→H	ROW	COL	Valid Data Out, Valid Data In	1
$\overline{RAS}$ ONLY REFRESH	L	H	X	n/a	H	n/a	ROW	n/a	High Impedance	
HIDDEN REFRESH	L→H→L	L	X	H	H	L	ROW	COL	Valid Data Out	
$\overline{CAS}$ -BEFORE- $\overline{RAS}$ REFRESH	H→L	L	X	X	H	X	X	X	High Impedance	

TRANSFER Operations (DQ1 — DQ4 are don't care)

Function	RAS	CAS	ME/WE		TR/OE		Addresses		SC	$\overline{SE}$	SDQ1 to SDQ4	Notes
			tR*	tC*	tR*	tC*	tR*	tC*				
DRAM-TO-SAM TRANSFER	L	L	H	X	L	L	ROW	SSA**	X	X	X	2
SAM-TO-DRAM TRANSFER	L	L	L	X	L	X	ROW	SSA**	X	L	X	3
SERIAL INPUT MODE ENABLE	L	L	L	X	L	X	ROW	SSA**	X	H	X	4

- \* tR = when  $\overline{RAS}$  goes from HIGH to LOW  
tC = when  $\overline{CAS}$  goes from HIGH to LOW  
\*\* SSA = SAM Start Address, the serial address that the next serial input or output cycle will start with.

- Notes: 1. Any type of WRITE cycle may also be a MASK-WRITE cycle.  
2. The SAM will be in a SERIAL OUTPUT mode after a DRAM-TO-SAM TRANSFER.  
3. The SAM will be in a SERIAL INPUT mode after a SAM-TO-DRAM TRANSFER.  
4. The SAM will be put in the SERIAL INPUT mode but the SAM-TO-DRAM TRANSFER will not occur.

## Serial I/O Operations (RAS, CAS, ME/WE, TR/OE, and DQ1 - DQ4 are don't care)

Function	SC	SE	SDQ1 — SDQ4	Notes
SERIAL OUTPUT	L→H	L	Valid Data Out	5
SERIAL INPUT	L→H	L	Valid Data In	6

Notes: 5. The SAM must be in the SERIAL OUTPUT mode.  
6. The SAM must be in the SERIAL INPUT mode.

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on any pin relative to V <sub>SS</sub> .....	-1.5V to +7.0V
Operating Temperature Range .....	-65°C to +150°C
Power Dissipation .....	1 Watt
Lead Temperature (soldering 5 sec.) .....	300°C
Junction Temperature (T <sub>j</sub> ) .....	+150°C
Short Circuit Output Current .....	50mA
Thermal Resistance (θ <sub>jc</sub> ) 24 pin DIP .....	

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
V <sub>CC</sub> Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
V <sub>SS</sub> power supply and signal reference	V <sub>SS</sub>	0.0	0.0	V	1
Operating case temperature	T <sub>c</sub>	-55	+110	°C	
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1

## DC ELECTRICAL CHARACTERISTICS

(Notes 3, 4, 5) (V<sub>CC</sub> = 5.0V ± 10%)

ITEM	TEST	NOTES	SYMBOL	ALT. SYMBOL	CONDITIONS -55°C ≤ T <sub>c</sub> ≤ +110°C	DEVICE TYPE	GROUP A SUBGROUPS	LIMITS		UNIT
								MIN	MAX	
1	High level output voltage	1	V <sub>OH</sub>		V <sub>CC</sub> = 4.5V, I <sub>OH</sub> = 5mA V <sub>IL</sub> = 0.8V, V <sub>IH</sub> = 2.4V	All	1, 2, 3	2.4		V
2	Low level output voltage	1	V <sub>OL</sub>		V <sub>CC</sub> = 4.5V, I <sub>OL</sub> = -5mA V <sub>IL</sub> = 0.8V, V <sub>IH</sub> = 2.4V	All	1, 2, 3		0.4	V
3	High level input leakage current		I <sub>IH</sub>		V <sub>CC</sub> = 5.5V, V <sub>I</sub> = 6.5V	All	1, 2, 3		10	μA
4	Low level input leakage current		I <sub>IL</sub>		V <sub>CC</sub> = 5.5V, V <sub>I</sub> = 0.0V	All	1, 2, 3		-10	μA
5	Output leakage current		I <sub>OZ</sub>		V <sub>CC</sub> = 5.5V, outputs are disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	All	1, 2, 3	-10	10	μA

## CAPACITANCE

ITEM	TEST	NOTES	SYMBOL	ALT. SYMBOL	CONDITIONS -55°C ≤ T <sub>c</sub> ≤ +110°C	DEVICE TYPE	GROUP A SUBGROUPS	LIMITS		UNIT
								MIN	MAX	
1	Input capacitance (A0 - A7, D <sub>IN</sub> )	18	C <sub>I1</sub>		Sampled parameter	All	4		5	pF
2	Input capacitance ( $\overline{\text{RAS}}$ , CAS, WE, OE, SC, SE)	18	C <sub>I2</sub>		Sampled parameter	All	4		7	pF
3	Input capacitance (A0 - A7, D <sub>OUT</sub> )	18	C <sub>O</sub>		Sampled parameter	All	4		7	pF

## NOTES

- All voltages referenced to V<sub>SS</sub>.
- ICC is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- An initial pause of 100μs is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles before proper device operation is assured. The  $\overline{\text{RAS}}$  cycle wake-up should be repeated any time the 4ms static refresh requirement is exceeded.
- AC characteristics assume t<sub>T</sub> = 5ns.
- V<sub>IH</sub> min and V<sub>IL</sub> max are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (-55°C ≤ T<sub>C</sub> ≤ +110°C) is assured.
- Measured with a load equivalent to 2 TTL gates and 100pF.
- Assumes that t<sup>1</sup>RCD < t<sup>2</sup>RCD (max). If t<sup>1</sup>RCD is greater than the maximum recommended value shown in this table, t<sup>1</sup>RAC will increase by the amount that t<sup>1</sup>RCD exceeds the value shown.
- Assumes that t<sup>1</sup>RCD ≥ t<sup>2</sup>RCD (max).
- If  $\overline{\text{CAS}} = V_{IH}$ , DRAM data output is high impedance.
- If  $\overline{\text{CAS}} = V_{IL}$ , DRAM data output may contain data from the last valid READ cycle.
- t<sup>1</sup>OFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
- Operation within the t<sup>1</sup>RCD (max) limit ensures that t<sup>1</sup>RAC (max) can be met. t<sup>1</sup>RCD (max) is specified as a reference point only; if t<sup>1</sup>RCD is greater than the specified t<sup>1</sup>RCD (max) limit, then access time is controlled exclusively by t<sup>1</sup>CAC.
- t<sup>1</sup>RCH is referenced to the first rising edge of  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$ .
- These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in EARLY WRITE cycles and to WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- t<sup>1</sup>WCS, t<sup>1</sup>CWD and t<sup>1</sup>RWD are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If t<sup>1</sup>WCS ≥ t<sup>1</sup>WCS (min) the cycle is an EARLY-WRITE cycle and the data output will remain open circuit throughout the entire cycle. If t<sup>1</sup>CWD ≥ t<sup>1</sup>CWD (min) and t<sup>1</sup>RWD ≥ t<sup>1</sup>RWD (min) the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the state of data out (at access time and until  $\overline{\text{CAS}}$  goes back to V<sub>IH</sub>) is indeterminate.
- In addition to meeting the transition rate specification, all input signals must transit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
- Capacitance calculated from the equation  $C = \frac{\Delta t}{\Delta V}$  with ΔV = 3V and V<sub>CC</sub> = 5V. This parameter is sampled.
- If  $\overline{\text{CAS}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , D<sub>OUT</sub> will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer CAS must be pulsed high for t<sup>1</sup>CP. Note 8 applies to determine valid data out.
- Includes the OE delay time (25ns for the -12, 30ns for the -15, and 45ns for the -20).
- During a READ cycle if OE is low then taken high (V<sub>IH</sub>) D<sub>OUT</sub> goes open. If OE is tied permanently low a READ-MODIFY-WRITE operation is not possible.
- Enables on-chip refresh and address counters.
- TRANSFER Command means that TR/(OE) is LOW when  $\overline{\text{RAS}}$  goes LOW.
- NON-TRANSFER Command means that TR/(OE) is HIGH when RAS goes LOW.
- Measured with a load equivalent to 2 TTL gates and 50pF.
- The parameter is a "conditionally" guaranteed parameter that is specified to aid with device application. It is not directly verified by a specific test but is used, along with several other parameters, in the performance verification of other attributes..

## DC ELECTRICAL CHARACTERISTICS

(Notes 3, 4, 5) ( $V_{CC} = 5.0V \pm 10\%$ )

ITEM	TEST	NOTES	SYMBOL	ALT. SYMBOL	CONDITIONS -55°C ≤ T <sub>c</sub> ≤ +110°C	DEVICE TYPE	GROUP A SUBGROUPS	LIMITS		UNIT
								MIN	MAX	
1	Average operating current during READ or WRITE cycles.	4	I <sub>CC1</sub>		$\overline{RAS}$ and $\overline{CAS}$ = cycling, $t_{RC} = t_{RC}(\text{min})$ , SAM in Standby	All	1, 2, 3		40	mA
2	Average operating current during PAGE-MODE READ or WRITE cycles.	4	I <sub>CC2</sub>		$\overline{RAS} = V_{IL}$ , $\overline{CAS}$ = cycling, $t_{PC} = t_{PC}(\text{min})$ , SAM in Standby	All	1, 2, 3		40	mA
3	Standby current: TTL input levels		I <sub>CC3</sub>		$\overline{RAS} = \overline{CAS} = V_{IH}$ after 8 $\overline{RAS}$ cycles, SAM in Standby	All	1, 2, 3		10	mA
4	Standby current: CMOS input levels		I <sub>CC4</sub>		$\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$ after 8 $\overline{RAS}$ cycles. All other inputs at $V_{CC} - 0.2V$ or $V_{SS} + 0.2V$ , SAM in Standby	All	1, 2, 3		6	mA
5	Refresh current: $\overline{RAS}$ only refresh		I <sub>CC5</sub>		$\overline{RAS}$ = Cycling, $\overline{CAS} = V_{IH}$ , SAM in Standby	All	1, 2, 3		30	mA
6	Refresh current: $\overline{CAS}$ -before- $\overline{RAS}$ refresh	5	I <sub>CC6</sub>		$\overline{RAS}$ and $\overline{CAS}$ = cycling, SAM in Standby	All	1, 2, 3		30	mA
7	Data transfer current: DRAM-TO-SAM or SAM-TO-DRAM		I <sub>CC7</sub>		Data transfer cycle, SAM in Standby	All	1, 2, 3		60	mA
8	Average operating current during READ or WRITE cycles.	4	I <sub>CC8</sub>		$\overline{RAS}$ and $\overline{CAS}$ = cycling, $t_{RC} = t_{RC}(\text{min})$ , SAM active, $t_{SC} = t_{SC}(\text{min})$	All	1, 2, 3		60	mA
9	Average operating current during PAGE-MODE READ or WRITE cycles.	4	I <sub>CC9</sub>		$\overline{RAS} = V_{IL}$ , $\overline{CAS}$ = cycling, $t_{PC} = t_{PC}(\text{min})$ , SAM active, $t_{SC} = t_{SC}(\text{min})$	All	1, 2, 3		60	mA
10	Standby current: TTL input levels		I <sub>CC10</sub>		$\overline{RAS} = \overline{CAS} = V_{IH}$ after 8 $\overline{RAS}$ cycles, SAM active, $t_{SC} = t_{SC}(\text{min})$	All	1, 2, 3		30	mA
11	Standby current: CMOS input levels		I <sub>CC11</sub>		$\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$ after 8 $\overline{RAS}$ cycles. All other inputs at $V_{CC} - 0.2V$ or $V_{SS} + 0.2V$ , SAM active, $t_{SC} = t_{SC}(\text{min})$	All	1, 2, 3		25	mA
12	Refresh current: $\overline{RAS}$ only refresh		I <sub>CC12</sub>		$\overline{RAS}$ = Cycling, $\overline{CAS} = V_{IH}$ , SAM active, $t_{SC} = t_{SC}(\text{min})$	All	1, 2, 3		50	mA
13	Refresh current: $\overline{CAS}$ -before- $\overline{RAS}$ refresh	5	I <sub>CC13</sub>		$\overline{RAS}$ and $\overline{CAS}$ = cycling, SAM active, $t_{SC} = t_{SC}(\text{min})$	All	1, 2, 3		50	mA

## DRAM TIMING PARAMETERS

## DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 3, 4, 5, 10, 11, 17) ( $V_{CC} = 5.0V \pm 10\%$ )

ITEM	TEST	NOTES	SYMBOL	ALT. SYMBOL	CONDITIONS -55°C ≤ T <sub>c</sub> ≤ +110°C	DEVICE TYPE	GROUP A SUBGROUPS	LIMITS		UNIT
								MIN	MAX	
1	Random READ or WRITE cycle time	6, 7	<sup>t</sup> RC	<sup>t</sup> c(RD) <sup>t</sup> c(W)	All cycle times assume <sup>t</sup> T = 5ns.	-12 -15 -20	9, 10, 11	220 260 300		ns
2	READ-MODIFY-WRITE cycle time	20, 21	<sup>t</sup> RWC	<sup>t</sup> c(RDW)		-12 -15 -20	9, 10, 11	295 345 400		ns
3	PAGE-MODE READ-MODIFY-WRITE cycle time	6, 7, 26	<sup>t</sup> PRWC	<sup>t</sup> c(PRDW)		-12 -15 -20	9, 10, 11	150 175 200		ns
4	PAGE-MODE READ or WRITE cycle time	6, 7, 26	<sup>t</sup> PC	<sup>t</sup> c(PRD) <sup>t</sup> c(PW)		-12 -15 -20	9, 10, 11	90 110 200		ns
5	Access time from $\overline{RAS}$	7, 8	<sup>t</sup> RAC	<sup>t</sup> a(R)	CL = 100pF	-12 -15 -20	9, 10, 11	120 150 200		ns
6	Access time from $\overline{CAS}$	7, 9	<sup>t</sup> CAC	<sup>t</sup> a(C)	CL = 100pF	-12 -15 -20	9, 10, 11	60 75 100		ns
7	$\overline{RAS}$ pulse width		<sup>t</sup> RAS	<sup>t</sup> w(RL)		-12 -15 -20	9, 10, 11	120 150 200	10,000 10,000 10,000	ns
8	$\overline{RAS}$ pulse width (PAGE-MODE)		<sup>t</sup> RASP	<sup>t</sup> w(RLP)		-12 -15 -20	9, 10, 11	120 150 200	100,000 100,000 100,000	ns
9	$\overline{RAS}$ hold time		<sup>t</sup> RSH	<sup>t</sup> h(CLRH)		-12 -15 -20	9, 10, 11	60 75 100		ns
10	$\overline{RAS}$ precharge time		<sup>t</sup> RP	<sup>t</sup> w(RH)		-12 -15 -20	9, 10, 11	90 100 100		ns
11	$\overline{CAS}$ pulse width		<sup>t</sup> CAS	<sup>t</sup> w(CL)		-12 -15 -20	9, 10, 11	60 75 100	10,000 10,000 10,000	ns
12	$\overline{CAS}$ hold time	26	<sup>t</sup> CSH	<sup>t</sup> h(RLCH)		-12 -15 -20	9, 10, 11	120 150 200		ns
13	$\overline{CAS}$ precharge time	26	<sup>t</sup> CPN	<sup>t</sup> w(CH)		-12 -15 -20	9, 10, 11	20 25 35		ns
14	$\overline{CAS}$ precharge time (PAGE-MODE)	19, 26	<sup>t</sup> CP	<sup>t</sup> w(CH)		-12 -15 -20	9, 10, 11	20 25 35		ns
15	$\overline{RAS}$ to $\overline{CAS}$ delay	13	<sup>t</sup> RCD	<sup>t</sup> RLCL		-12 -15 -20	9, 10, 11	20 20 25	60 75 85	ns
16	$\overline{CAS}$ to $\overline{RAS}$ precharge time	26	<sup>t</sup> CRP	<sup>t</sup> CHRL		-12 -15 -20	9, 10, 11	10 10 10		ns

## DRAM TIMING PARAMETERS (Continued)

## DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 3, 4, 5, 10, 11, 17) ( $V_{CC} = 5.0V \pm 10\%$ )

ITEM	TEST	NOTES	SYMBOL	ALT. SYMBOL	CONDITIONS -55°C ≤ T <sub>c</sub> ≤ +110°C	DEVICE TYPE	GROUP A SUBGROUPS	LIMITS		UNIT
								MIN	MAX	
17	Row address set-up time		<sup>t</sup> ASR	<sup>t</sup> su(RA)	All cycle times assume <sup>t</sup> T = 5ns.	-12 -15 -20	9, 10, 11	0 0 0		ns
18	Row address hold time		<sup>t</sup> RAH	<sup>t</sup> h(RA)		-12 -15 -20	9, 10, 11	15 15 20		ns
19	Column address set-up time		<sup>t</sup> ASC	<sup>t</sup> su(CA)		-12 -15 -20	9, 10, 11	0 0 0		ns
20	Column address hold time		<sup>t</sup> CAH	<sup>t</sup> h(CLCA)		-12 -15 -20	9, 10, 11	20 25 35		ns
21	Column address hold time (referenced to $\overline{\text{RAS}}$ )		<sup>t</sup> AR	<sup>t</sup> h(RLCA)		-12 -15 -20	9, 10, 11	70 80 100		ns
22	READ command set-up time		<sup>t</sup> RCS	<sup>t</sup> su(RD)		-12 -15 -20	9, 10, 11	0 0 0		ns
23	READ command hold time (referenced to $\overline{\text{CAS}}$ )	14, 26	<sup>t</sup> RCH	<sup>t</sup> h(CHRD)		-12 -15 -20	9, 10, 11	0 0 0		ns
24	READ command hold time (referenced to $\overline{\text{RAS}}$ )	26	<sup>t</sup> RRH	<sup>t</sup> h(RHRD)		-12 -15 -20	9, 10, 11	0 0 0		ns
25	WE command set-up time	16	<sup>t</sup> WCS	<sup>t</sup> su(WCL)		-12 -15 -20	9, 10, 11	0 0 0		ns
26	WRITE command hold time		<sup>t</sup> WCH	<sup>t</sup> h(CLW)		-12 -15 -20	9, 10, 11	25 30 45		ns
27	WRITE command hold time (referenced to RAS)		<sup>t</sup> WCR	<sup>t</sup> h(RLW)		-12 -15 -20	9, 10, 11	80 90 120		ns
28	WRITE command pulse width		<sup>t</sup> WP	<sup>t</sup> w(W)		-12 -15 -20	9, 10, 11	25 30 45		ns
29	WRITE command to RAS lead time		<sup>t</sup> RWL	<sup>t</sup> h(WRH)		-12 -15 -20	9, 10, 11	30 35 50		ns
30	WRITE command to $\overline{\text{CAS}}$ lead time		<sup>t</sup> CWL	<sup>t</sup> h(WCH)		-12 -15 -20	9, 10, 11	30 35 50		ns
31	Data-in set-up time	15	<sup>t</sup> DS	<sup>t</sup> su(D)		-12 -15 -20	9, 10, 11	0 0 10		ns
32	Data-in hold time (referenced to $\overline{\text{CAS}}$ )	15	<sup>t</sup> DH	<sup>t</sup> h(CLD)		-12 -15 -20	9, 10, 11	20 25 50		ns

## DRAM TIMING PARAMETERS (Continued)

## DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 3, 4, 5, 10, 11, 17) ( $V_{CC} = 5.0V \pm 10\%$ )

ITEM	TEST	NOTES	SYMBOL	ALT. SYMBOL	CONDITIONS $-55^{\circ}\text{C} \leq T_c \leq +110^{\circ}\text{C}$	DEVICE TYPE	GROUP A SUBGROUPS	LIMITS		UNIT
								MIN	MAX	
33	Data-in hold time (referenced to $\overline{\text{ME}}/\overline{\text{WE}}$ )		$t_{\text{DH}}$	$t_{\text{h(WLD)}}$	All cycle times assume $t_{\text{T}} = 5\text{ns}$ .	-12 -15 -20	9, 10, 11	20 25 50		ns
34	Data-in hold time (referenced to $\overline{\text{RAS}}$ )		$t_{\text{DHR}}$	$t_{\text{h(RLD)}}$		-12 -15 -20	9, 10, 11	80 90 120		ns
35	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	16,20	$t_{\text{CWD}}$	$t_{\text{CLWL}}$		-12 -15 -20	9, 10, 11	80 95 130		ns
36	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	16, 20	$t_{\text{RWD}}$	$t_{\text{RLWL}}$		-12 -15 -20	9, 10, 11	150 185 220		ns
37	$\overline{\text{ME}}/\overline{\text{WE}}$ (Mask Write Mode) to $\overline{\text{RAS}}$ set-up time	26	$t_{\text{WSR}}$	$t_{\text{su(WE)}}$		-12 -15 -20	9, 10, 11	0 0 0		ns
38	$\overline{\text{ME}}/\overline{\text{WE}}$ (Mask Write Mode) to $\overline{\text{RAS}}$ hold time	26	$t_{\text{RWH}}$	$t_{\text{h(WE)}}$		-12 -15 -20	9, 10, 11	10 15 20		ns
39	Mask Data ( $\text{DQ}_{\text{M}}$ ) to $\overline{\text{RAS}}$ set-up time	26	$t_{\text{MS}}$	$t_{\text{su(W)}}$		-12 -15 -20	9, 10, 11	0 0 0		ns
40	Mask Data ( $\text{DQ}_{\text{M}}$ ) to $\overline{\text{RAS}}$ hold time		$t_{\text{MH}}$	$t_{\text{h(W)}}$		-12 -15 -20	9, 10, 11	20 25 40		ns
41	Transition time (rise or fall)	26	$t_{\text{T}}$	$t_{\text{T}}$		-12 -15 -20	9, 10, 11	3 3 3	50 50 50	ns
42	Refresh period (256 cycle)		$t_{\text{REF}}$	$t_{\text{c(RF)}}$	All 256 row addresses must be accessed.	-12 -15 -20	9, 10, 11		4 4 4	ms
43	$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)		$t_{\text{CSR}}$	$t_{\text{su(RCR)}}$		-12 -15 -20	9, 10, 11		10 10 10	ns
44	$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	22	$t_{\text{CHR}}$	$t_{\text{h(RRC)}}$		-12 -15 -20	9, 10, 11		25 30 40	ns
45	$\overline{\text{CAS}}$ to output in low-Z	26	$t_{\text{CLZ}}$			-12 -15 -20	9, 10, 11		5 5 10	ns
46	Output buffer turn-off delay (referenced from $\overline{\text{CAS}}$ )	12	$t_{\text{OFF}}$	$t_{\text{dis(CH)}}$		-12 -15 -20	9, 10, 11	0 0 0	25 30 35	ns
47	Output enable (referenced from $\overline{\text{TR}}/\overline{\text{OE}}$ )		$t_{\text{OE}}$	$t_{\text{a(OE)}}$		-12 -15 -20	9, 10, 11		25 30 45	ns
48	Output disable (referenced from $\overline{\text{TR}}/\overline{\text{OE}}$ )		$t_{\text{OD}}$	$t_{\text{dis(OE)}}$		-12 -15 -20	9, 10, 11		25 30 35	ns



**TRANSFER AND MODE CONTROL TIMING PARAMETERS**  
**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**  
 (Notes 3, 4, 5, 10, 11, 17) ( $V_{CC} = 5.0V \pm 10\%$ )

ITEM	TEST	NOTES	SYMBOL	ALT. SYMBOL	CONDITIONS $-55^{\circ}\text{C} \leq T_c \leq +110^{\circ}\text{C}$	DEVICE TYPE	GROUP A SUBGROUPS	LIMITS		UNIT
								MIN	MAX	
1	TRANSFER command to $\overline{\text{RAS}}$ set-up time	23	$t_{TS}$	$t_{su}(\text{DT})$	All cycle times assume $t_T = 5\text{ns}$ .	-12 -15 -20	9, 10, 11	0 0 0		ns
2	TRANSFER command to $\overline{\text{RAS}}$ hold time	23	$t_{RTH}$	$t_h(\text{DT})$		-12 -15 -20	9, 10, 11	90 100 140		ns
3	TRANSFER command to $\overline{\text{CAS}}$ hold time	23	$t_{CTH}$	$t_h(\text{CLDT})$		-12 -15 -20	9, 10, 11	30 35 50		ns
4	TRANSFER command to to SC lead time	23, 26	$t_{TSL}$	$t_{SHDH}$		-12 -15 -20	9, 10, 11	5 10 20		ns
5	TRANSFER command to $\overline{\text{RAS}}$ lead time	23, 26	$t_{TRL}$	$t_{su}(\text{DTRH})$		-12 -15 -20	9, 10, 11	10 10 20		ns
6	TRANSFER command to $\overline{\text{RAS}}$ delay time	23, 26	$t_{TRD}$	$t_h(\text{DTRH})$		-12 -15 -20	9, 10, 11	15 20 40		ns
7	TRANSFER command to $\overline{\text{CAS}}$ lead time	23, 26	$t_{TCL}$	$t_{su}(\text{DTCH})$		-12 -15 -20	9, 10, 11	10 10 20		ns
8	TRANSFER command to $\overline{\text{CAS}}$ delay time	23, 26	$t_{TCD}$	$t_h(\text{DTCH})$		-12 -15 -20	9, 10, 11	15 20 40		ns
9	First SC edge to TRANSFER command delay time	26	$t_{TSD}$	$t_h(\text{SCDT})$		-12 -15 -20	9, 10, 11	10 20 40		ns
10	SAM-to-DRAM (Write) TRANSFER command to $\overline{\text{RAS}}$ hold time		$t_{RTHW}$	$t_h(\text{TR})$		-12 -15 -20	9, 10, 11	15 15 30		ns
11	Serial output buffer turn off delay from $\overline{\text{RAS}}$	26	$t_{SDZ}$			-12 -15 -20	9, 10, 11	10 10 10	50 60 80	ns
12	SC to $\overline{\text{RAS}}$ set-up time	26	$t_{SRS}$	$t_{su}(\text{SCRL})$		-12 -15 -20	9, 10, 11	40 45 60		ns
13	$\overline{\text{RAS}}$ to SC delay time	26	$t_{SRD}$	$t_{RHSC}$		-12 -15 -20	9, 10, 11	30 35 50		ns
14	Serial data input to SE delay time	26	$t_{SZE}$			-12 -15 -20	9, 10, 11	0 0 0		ns
15	$\overline{\text{RAS}}$ to SD buffer turn on time	26	$t_{SRO}$			-12 -15 -20	9, 10, 11	0 0 0		ns
16	Serial data input delay from $\overline{\text{RAS}}$	26	$t_{SDD}$			-12 -15 -20	9, 10, 11	55 60 80		ns

## TRANSFER AND MODE CONTROL TIMING PARAMETERS

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 3, 4, 5, 10, 11, 17) ( $V_{CC} = 5.0V \pm 10\%$ )

ITEM	TEST	NOTES	SYMBOL	ALT. SYMBOL	CONDITIONS -55°C ≤ T <sub>c</sub> ≤ +110°C	DEVICE TYPE	GROUP A SUBGROUPS	LIMITS		UNIT
								MIN	MAX	
17	Serial data input to $\overline{RAS}$ delay time	26	<sup>t</sup> SZS		All cycle times assume <sup>t</sup> T = 5ns.	-12 -15 -20	9, 10, 11	0 0 0		ns
18	Serial input mode Enable (SE) to $\overline{RAS}$ set-up time	26	<sup>t</sup> ESR	<sup>t</sup> su(SE)		-12 -15 -20	9, 10, 11	0 0 0		ns
19	Serial input mode Enable (SE) to $\overline{RAS}$ hold time	26	<sup>t</sup> REH	<sup>t</sup> h(SE)		-12 -15 -20	9, 10, 11	10 15 30		ns
20	NON-TRANSFER command to $\overline{RAS}$ set-up time	24, 26	<sup>t</sup> YS	<sup>t</sup> su(DTH)		-12 -15 -20	9, 10, 11	0 0 0		ns
21	NON-TRANSFER command to $\overline{RAS}$ hold time	24, 26	<sup>t</sup> YS	<sup>t</sup> h(DTH)		-12 -15 -20	9, 10, 11	10 10 20		ns


## TRANSFER AND MODE CONTROL TIMING PARAMETERS

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes 3, 4, 5, 10, 11, 17) ( $V_{CC} = 5.0V \pm 10\%$ )

ITEM	TEST	NOTES	SYMBOL	ALT. SYMBOL	CONDITIONS $-55^{\circ}\text{C} \leq T_c \leq +110^{\circ}\text{C}$	DEVICE TYPE	GROUP A SUBGROUPS	LIMITS		UNIT
								MIN	MAX	
1	Serial clock cycle time	26	$t_{SC}$	$t_{c(SC)}$	All cycle times assume $t_T = 5\text{ns}$ .	-12 -15 -20	9, 10, 11	40 60 80		
2	Access time from SC		$t_{SAC}$	$t_{a(SC)}$		-12 -15 -20	9, 10, 11	40 60 80		
3	SC precharge time	26	$t_{SP}$	$t_{w(SCH)}$		-12 -15 -20	9, 10, 11	10 20 30		
4	SC pulse width	26	$t_{SAS}$	$t_{w(SCL)}$		-12 -15 -20	9, 10, 11	10 20 30		
5	Access time from SE	26	$t_{SEA}$	$t_{a(SE)}$		-12 -15 -20	9, 10, 11	30 40 60		
6	SE precharge time	26	$t_{SEP}$	$t_{w(SEH)}$		-12 -15 -20	9, 10, 11	15 20 30		
7	SE pulse width	26	$t_{SE}$	$t_{w(SEL)}$		-12 -15 -20	9, 10, 11	15 20 30		
8	Serial data out hold time after SC high	26	$t_{SOH}$	$t_{h(SCHD)}$		-12 -15 -20	9, 10, 11	10 10 10		
9	Serial output buffer turn off delay from SE	26	$t_{SEZ}$	$t_{dis(SE)}$		-12 -15 -20	9, 10, 11	0 0 0	25 30 50	
10	Serial data in set-up time		$t_{SDS}$	$t_{su(SD)}$		-12 -15 -20	9, 10, 11	0 0 0		
11	Serial data in hold time		$t_{SDH}$	$t_{h(SD)}$		-12 -15 -20	9, 10, 11	20 25 40		
12	Serial input (Write) enable set-up time	26	$t_{SWS}$	$t_{su(SEL)}$		-12 -15 -20	9, 10, 11	0 0 0		
13	Serial input (Write) enable hold time	26	$t_{SWH}$	$t_{h(SEL)}$		-12 -15 -20	9, 10, 11	35 45 60		
14	Serial input (Write) disable set-up time	26	$t_{SWIS}$	$t_{su(SEH)}$		-12 -15 -20	9, 10, 11	0 0 0		ns
15	Serial input (Write) disable hold time	26	$t_{SWIH}$	$t_{h(SEH)}$		-12 -15 -20	9, 10, 11	35 45 60		ns

DRAM READ CYCLE




DRAM EARLY-WRITE CYCLE




 DON'T CARE  
 UNDEFINED

MILITARY VRAM

**DRAM MASK-WRITE CYCLE**



**DRAM READ-WRITE CYCLE  
(READ-MODIFY-WRITE CYCLE)**




NOTE 1: If  $\overline{ME/WE}$  is LOW, a MASK-WRITE cycle will be performed.

 DON'T CARE  
 UNDEFINED

MILITARY VRAM




**DRAM PAGE-MODE READ-WRITE CYCLE  
(READ-MODIFY-WRITE CYCLE)**



NOTE: 1: If  $\overline{ME/WE}$  is LOW, a MASK-WRITE cycle will be performed


**RAS ONLY REFRESH CYCLE  
( $\overline{ME/WE}$  = Don't Care)**




▨ DON'T CARE  
▩ UNDEFINED

MILITARY VRAM

**$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH CYCLE**  
 ( $A_0 - A_7$  and  $\overline{\text{ME}}/\overline{\text{WE}}$  are Don't Care.)



**HIDDEN REFRESH CYCLE**




**NOTE:** A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{\text{ME}}/\overline{\text{WE}} = \text{LOW}$  (when  $\overline{\text{CAS}}$  goes LOW) and  $\overline{\text{TR}}/\overline{\text{OE}} = \text{HIGH}$ .



**DRAM-TO-SAM TRANSFER  
(READ TRANSFER)**


(When part was previously in the SERIAL OUTPUT mode.)



**NOTE 1:** This  $\overline{SE}$  pulse is shown to illustrate the SERIAL OUTPUT ENABLE and DISABLE timing. It is not required.

**DRAM-TO-SAM TRANSFER  
(READ TRANSFER)**

(When part was previously in the SERIAL INPUT mode.)




MILITARY VRAM

**NOTE 1:** There must be no rising edges on the SC input during this time period.

**SAM-TO-DRAM TRANSFER  
(WRITE TRANSFER)**

(When part was previously in the SERIAL INPUT mode.)




**NOTE 1:** If  $\overline{SE}$  is LOW, the SAM data will be transferred to the DRAM.

If  $\overline{SE}$  is HIGH, the SAM data will not be transferred to the DRAM (SERIAL INPUT MODE ENABLE cycle).

**NOTE 2:**  $\overline{SE}$  must be LOW to input new serial data, but the serial address register is incremented by SC regardless of  $\overline{SE}$ .

**NOTE 3:** There must be no rising edges on the SC input during this time period.

**SAM-TO-DRAM TRANSFER  
(WRITE TRANSFER/PSEUDO WRITE TRANSFER)  
(When part was perviously in the SERIAL OUTPUT mode.)**



MILITARY VRAM


**NOTE 1:** If  $\overline{SE}$  is LOW, the SAM data will be transferred to the DRAM.

If  $\overline{SE}$  is HIGH, the SAM data will not be transferred to the DRAM (SERIAL INPUT MODE ENABLE cycle).


**NOTE 2:**  $\overline{SE}$  must be LOW to input new serial data, but the serial address register is incremented by SC regardless of  $\overline{SE}$ .

**NOTE 3:** There must be no rising edges on the SC input during this time period.

SAM SERIAL INPUT



SAM SERIAL OUTPUT




MILITARY VRAM

## MICRON MIL-STD-883C PRODUCT ASSURANCE FLOW

Description of Requirements and Screens	Methods and Test Conditions	Comment
<b>General MIL-M-38510</b>		
1. MIL-STD-883, Class B, Rev C	Establish and implement a product assurance program plan and qualification test plan and submit to qualifying activity.	Approved by DESC
2. Certification	Manufacturer's QA survey	Self audit
3. Traceability	Traceable to wafer production lot.	Computer lot history records
4. Country of Origin (Not required for 883C)	N/A	Devices manufactured, assembled and tested in Boise, Idaho USA.
<b>MIL-STD-883 Fabrication</b>		
5. Incoming Inspections All Direct Materials	MIL-STD-105D	In-line
6. Wafer Fabrication	Method 2018 SEM Monitors	100%
7. Assembly	Class B Process Monitors	100%
<b>MIL-STD-883, Class B, Rev. C, Method 5004 Screening</b>		
8. Internal Visual	Method 2010, cond. B	100%
9. Temperature Cycle	Method 1010, cond. C	100%
10. Constant Acceleration	Method 2001, cond. E	100%
11. Hermeticity		
A. Fine Leak	Method 1014, cond. A	100%
B. Gross Leak	Method 1014, cond. C	100%
12. Initial Electricals	Manufacturer's documented data sheet @ +118°C	100%
13. Burn-in	Method 1015, 162 hours @ 125°C	100%
14. Final Electrical Post Burn-in Test	Method 5004, Class B, 3.1.16 @ -55°C, +25°C, +113°C 5% PDA and in-line Group A per method 5005	100%
15. Marking	Method 2015	100%
16. External Visual	Method 2009	100%
17. Pack/Ship	Includes C of C, with QCI data (attributes only)	100%
18. Quality Conformance Inspection	Method 5005 in-line Class B	Groups A, B, C, D
<b>Quality Conformance Inspection per Method 5005 (attributes data only)</b>		
19. Group A	Manufacturer's documented data sheet	Each lot/sublot
20. Group B	Package functional and construction tests	Each package type on each lot
21. Group C	Die related (1000 hr. operating life)	Micro circuit group/every quarter
22. Group D	Package related test	Each package type Generic every 26 weeks

ORDER INFORMATION



The Micron MT42C4064 is functionally equivalent to other manufacturer's products meeting JEDEC standards. It is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using the high speed,

low power CMOS double poly, single metal process. Micron's QUALITY ASSURED policy is to offer prompt, accurate, and courteous service while assuring reliability and quality. Functionality is consistently assured over a wider power supply, temperature, and refresh range than specified. Each unit receives accelerated burn-in and several hours of AMBYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.

MILITARY VRAM

# MILITARY SRAM

# 2K x 8 SRAM

## ADDITIONAL MILITARY SPECIFICATIONS

- SMD 84036
- JAN (consult factory for reference number)
- RAD-tolerant (consult factory)

## FEATURES

- Battery Backup – 2 volt data retention
- High speed: 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- All inputs and outputs are TTL compatible
- MIL-STD 883 Rev. C, Class B

## OPTIONS


- Timing
  - 15ns access
  - 20ns access
  - 25ns access
  - 30ns access
  - 35ns access

- Packages
  - Ceramic DIP (300 mil)
  - Ceramic LCC
- Two Volt Data Retention

## MARKING

-15
-20
-25
-30
-35
C
EC
L

## PIN ASSIGNMENT (Top View)



## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology. All fabrication is 100% domestic.

For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x 1 configuration features separate data input and output.


Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

MILITARY FAST SRAM



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH Z	STANDBY
READ	L	L	H	DOUT	ACTIVE
READ	H	L	H	HIGH Z	ACTIVE
WRITE	X	L	L	DIN	ACTIVE

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on any input relative to V <sub>SS</sub> .....	-2.0 to +7.0V
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Storage Temperature .....	-65°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA
Lead Temperature (soldering, 10 seconds) .....	+260°C
Junction Temperature .....	+175°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(-55°C ≤ T<sub>C</sub> ≤ 125°C, V<sub>CC</sub> = 5V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	6.0	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Outputs Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX					UNITS	NOTES
			-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I <sub>CC</sub>	130	120	110	100	95	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max.},$ $f = \frac{1}{T_{RC(MIN)}} = \frac{1}{T_{WC(MIN)}} \text{ Hz}$	I <sub>SBT1</sub>	50	45	40	40	40	mA	
	$\overline{CE} \geq V_{IH},$ all other inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> , V <sub>CC</sub> = Max., f = 0Hz	I <sub>SBT2</sub>	35	35	35	35	35	mA	
	$\overline{CE} \geq (V_{CC} - 0.2), V_{CC} = \text{Max.},$ all other inputs ≤ 0.2V or ≥ (V <sub>CC</sub> - 0.2V), f = 0Hz	I <sub>SBCT2</sub>	10	10	10	10	10	mA	

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz, V <sub>CC</sub> = 5V	C <sub>I</sub>		8	pF	4
Output Capacitance		C <sub>O</sub>		8	pF	4

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5)  $(-55^{\circ}\text{C} \leq T_C \leq 125^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 10\%)$

DESCRIPTION	SYM	-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>													
READ cycle time	$t_{RC}$	15		20		25		30		35		ns	
Address access time	$t_{AA}$		15		20		25		30		35	ns	
Chip enable access time	$t_{ACE}$		15		20		25		30		35	ns	
Output hold from address change	$t_{OH}$	3		3		3		3		3		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		10		15		15		20		20	ns	6,7
Chip enable to power up time	$t_{PU}$	0		0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		15		20		25		30		35	ns	
Output enable access time	$t_{AOE}$		12		15		15		20		20	ns	
Output enable to output in low Z	$t_{LZOE}$	0		0		0		0		0		ns	
Output disable to output in high Z	$t_{HZOE}$		10		15		15		20		20	ns	6
<b>WRITE Cycle</b>													
WRITE cycle time	$t_{WC}$	15		20		25		30		35		ns	
Chip enable to end of write	$t_{CW}$	13		15		20		25		30		ns	
Address valid to end of write	$t_{AW}$	15		15		20		25		30		ns	
Address set-up time	$t_{AS}$	0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		ns	
Write pulse width	$t_{WP}$	13		15		20		25		25		ns	
Data set-up time	$t_{DS}$	10		12		15		15		15		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		0		ns	
Write enable to output in high Z	$t_{HZWE}$	0	10	0	12	0	15	0	15	0	15	ns	6

MILITARY FAST SRAM

**AC TEST CONDITIONS**

Input pulse levels .....	Vss to 3.0V
Input rise and fall times .....	5ns
Input timing reference level .....	1.5V
Output reference level .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. ICC is dependent on output loading and cycle rates. The specified value applies with the outputs unloaded, and  $f = \frac{1}{TRC(MIN)} = \frac{1}{TWC(MIN)} = \text{Hz}$ .
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE and <sup>t</sup>HZWE are tested with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage, allowing for actual tester RC time constant.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE.
8.  $\overline{WE}$  is high for READ cycle.
9. Device is continuously selected. All Chip Enables held in their active state.
10. Address valid prior to or coincident with latest occurring Chip Enable.
11. <sup>t</sup>RC = Read Cycle Time. (Page 4)


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2		—	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$				
		V <sub>CC</sub> =2v	—	95	1000	μA
		V <sub>CC</sub> =3v	—	350	1500	μA
<sup>t</sup> CDR <sup>(4)</sup>	Chip Deselect to Data Retention Time		0		—	ns
<sup>t</sup> R <sup>(4)</sup>	Operation Recovery Time		<sup>t</sup> RC <sup>(11)</sup>			ns


**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




**READ CYCLE NO. 1 (8, 9)**




**READ CYCLE NO. 2 (7, 8, 10)**



**WRITE CYCLE NO. 1  
(Write Enable Controlled)**



**WRITE CYCLE NO. 2  
(Chip Enable Controlled)**




 DON'T CARE  
 UNDEFINED

## MICRON MIL-STD 883C PRODUCT ASSURANCE FLOW

Description of Requirements and Screens	Methods and Test Conditions	Comment
<b>General MIL-M-38510</b>		
1. MIL-STD 883, Class B, Rev C	Establish and implement a product assurance program plan and qualification test plan.	Approved
2. Certification	Manufacturer's QA survey	Self audit
3. Traceability	Traceable to wafer production lot.	Computer lot history records
4. Country of Origin (Not required for 883C)	N/A	Devices manufactured, assembled and tested in Boise, Idaho USA.
<b>MIL-STD-883 Fabrication</b>		
5. Incoming Inspections All Direct Materials	MIL-STD-105D	In-line
6. Wafer Fabrication	Method 2018 SEM Monitors	100%
7. Assembly	Class B Process Monitors	100%
<b>MIL-STD-883, Class B, Rev. C, Method 5004 Screening</b>		
8. Internal Visual	Method 2010, cond. B	100%
9. Temperature Cycle	Method 1010, cond. C	100%
10. Constant Acceleration	Method 2001, cond. E	100%
11. Hermeticity	Method 1014, cond. A	100%
A. Fine Leak	Method 1014, cond. C	100%
B. Gross Leak	Manufacturer's documented data sheet @ +125°C	100%
12. Initial Electricals	Method 1015	100%
13. Burn-in	Method 5004, Class B, 3.1.16 @ -55°C, +25°C, +125°C 5% PDA and in-line Group A per method 5005	100%
14. Final Electrical Post Burn-in Test	Method 2015	100%
15. Marking	Method 2009	100%
16. External Visual	Includes C of C, with QCI data (attributes only)	100%
17. Pack/Ship	Method 5005 in-line Class B	Groups A, B, C, D
18. Quality Conformance Inspection		
<b>Quality Conformance Inspection per Method 5005 (attributes data only)</b>		
19. Group A	Manufacturer's documented data sheet	Each lot/sublot
20. Group B	Package functional and construction tests	Each package type on each lot
21. Group C	Die related	Micro circuit group/every quarter
22. Group D	Package related test	Each package type Generic every 26 weeks

## ORDER INFORMATION



The Micron Fast SRAM family is functionally equivalent to other manufacturer's 883 compliant devices. These products are manufactured and quality controlled in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's **QUALITY ASSURED** policy is to offer prompt, accurate and courteous service while assuring quality and reliability.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.

# MILITARY SRAM

# 8K x 8 SRAM

## ADDITIONAL MILITARY SPECIFICATIONS

- SMD 85525
- JAN (consult factory for reference number)
- RAD-tolerant (consult factory)

## FEATURES

- Battery Backup – 2 volt data retention
- High speed: 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- All inputs and outputs are TTL compatible
- MIL-STD 883 Rev. C, Class B

## OPTIONS

- Timing
  - 15ns access
  - 20ns access
  - 25ns access
  - 30ns access
  - 35ns access


## MARKING

- Packages
 


Ceramic DIP (300 mil)	C
Ceramic DIP (600 mil)	CW
Ceramic LCC (28 leads)	EC
Ceramic LCC (32 leads)	ECW
- Two Volt Data Retention L

## PIN ASSIGNMENT (Top View)

### 28L/300/600 DIP




### 28L/LCC



### ECE

### 32L/LCC



### ECF

## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology. All fabrication is 100% domestic.

For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x1 configuration features separate data input and output.


Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

MILITARY FAST SRAM



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	CE1	CE2	WE	OE	DQ	POWER
STANDBY	H	X	X	X	HIGH Z	STANDBY
STANDBY	X	L	X	X	HIGH Z	STANDBY
READ	L	H	H	L	DOUT	ACTIVE
READ	L	H	H	H	HIGH Z	ACTIVE
WRITE	L	H	L	X	DIN	ACTIVE

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on any input or DQ relative to V <sub>SS</sub> ..	-2.0 to +7.0V
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Storage Temperature .....	-65°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA
Lead Temperature (soldering, 10 seconds) .....	+260°C
Junction Temperature .....	+175°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(-55°C ≤ T<sub>C</sub> ≤ 125°C, V<sub>CC</sub> = 5V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	6.0	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Outputs Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX					UNITS	NOTES
			-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I <sub>CC</sub>	130	120	110	100	95	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max.},$ $f = \frac{1}{T_{RC(MIN)}} = \frac{1}{T_{WC(MIN)}} \text{ Hz}$	I <sub>SBT1</sub>	50	45	40	40	40	mA	
	$\overline{CE} \geq V_{IH},$ all other inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> , V <sub>CC</sub> = Max., f = 0Hz	I <sub>SBT2</sub>	35	35	35	35	35	mA	
	$\overline{CE} \geq (V_{CC} - 0.2), V_{CC} = \text{Max.},$ all other inputs ≤ 0.2V or ≥ (V <sub>CC</sub> - 0.2V), f = 0Hz	I <sub>SBC2</sub>	10	10	10	10	10	mA	

## CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz, V <sub>CC</sub> = 5V	C <sub>I</sub>		8	pF	4
Output Capacitance		C <sub>O</sub>		8	pF	4

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) (-55°C ≤ T<sub>C</sub> ≤ 125°C, V<sub>CC</sub> = 5V ± 10%)

DESCRIPTION	SYM	-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>													
READ cycle time	t <sub>RC</sub>	15		20		25		30		35		ns	
Address access time	t <sub>AA</sub>		15		20		25		30		35	ns	
Chip enable access time	t <sub>ACE</sub>		15		20		25		30		35	ns	
Output hold from address change	t <sub>OH</sub>	3		3		3		3		3		ns	
Chip enable to output in low Z	t <sub>LZCE</sub>	5		5		5		5		5		ns	
Chip disable to output in high Z	t <sub>HZCE</sub>		10		15		15		20		20	ns	6,7
Chip enable to power up time	t <sub>PU</sub>	0		0		0		0		0		ns	
Chip disable to power down time	t <sub>PD</sub>		15		20		25		30		35	ns	
Output enable access time	t <sub>AOE</sub>		12		15		15		20		20	ns	
Output enable to output in low Z	t <sub>LZOE</sub>	0		0		0		0		0		ns	
Output disable to output in high Z	t <sub>HZOE</sub>		10		15		15		20		20	ns	6
<b>WRITE Cycle</b>													
WRITE cycle time	t <sub>WC</sub>	15		20		25		30		35		ns	
Chip enable to end of write	t <sub>CW</sub>	13		15		20		25		30		ns	
Address valid to end of write	t <sub>AW</sub>	15		15		20		25		30		ns	
Address set-up time	t <sub>AS</sub>	0		0		0		0		0		ns	
Address hold from end of write	t <sub>AH</sub>	0		0		0		0		0		ns	
Write pulse width	t <sub>WP</sub>	13		15		20		25		25		ns	
Data set-up time	t <sub>DS</sub>	10		12		15		15		15		ns	
Data hold time	t <sub>DH</sub>	0		0		0		0		0		ns	
Write disable to output in low Z	t <sub>LZWE</sub>	0		0		0		0		0		ns	
Write enable to output in high Z	t <sub>HZWE</sub>	0	10	0	12	0	15	0	15	0	15	ns	6

MILITARY FAST SRAM

**AC TEST CONDITIONS**

Input pulse levels .....	Vss to 3.0V
Input rise and fall times .....	5ns
Input timing reference level .....	1.5V
Output reference level .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. ICC is dependent on output loading and cycle rates. The specified value applies with the outputs unloaded, and  $f = \frac{1}{T_{RC(MIN)}} = \frac{1}{T_{WC(MIN)}} = \text{Hz}$ .
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE and <sup>t</sup>HZWE are tested with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage, allowing for actual tester RC time constant.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE.
8. WE is high for READ cycle.
9. Device is continuously selected. All Chip Enables held in their active state.
10. Address valid prior to or coincident with latest occurring Chip Enable.
11. <sup>t</sup>RC = Read Cycle Time. (Page 4)


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2		—	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$				
		V <sub>CC</sub> =2v	—	95	1000	μA
		V <sub>CC</sub> =3v	—	350	1500	μA
<sup>t</sup> CDR <sup>(4)</sup>	Chip Deselect to Data Retention Time		0		—	ns
<sup>t</sup> R <sup>(4)</sup>	Operation Recovery Time		<sup>t</sup> RC <sup>(11)</sup>			ns


**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




**READ CYCLE NO. 1 (8, 9)**




**READ CYCLE NO. 2 (7, 8, 10)**



**WRITE CYCLE NO. 1  
(Write Enable Controlled)**



**WRITE CYCLE NO. 2  
(Chip Enable Controlled)**



 DON'T CARE  
 UNDEFINED

MILITARY FAST SRAM

## MICRON MIL-STD 883C PRODUCT ASSURANCE FLOW

Description of Requirements and Screens	Methods and Test Conditions	Comment
<b>General MIL-M-38510</b>		
1. MIL-STD 883, Class B, Rev C	Establish and implement a product assurance program plan and qualification test plan.	Approved
2. Certification	Manufacturer's QA survey	Self audit
3. Traceability	Traceable to wafer production lot.	Computer lot history records
4. Country of Origin (Not required for 883C)	N/A	Devices manufactured, assembled and tested in Boise, Idaho USA.
<b>MIL-STD-883 Fabrication</b>		
5. Incoming Inspections All Direct Materials	MIL-STD-105D	In-line
6. Wafer Fabrication	Method 2018 SEM Monitors	100%
7. Assembly	Class B Process Monitors	100%
<b>MIL-STD-883, Class B, Rev. C, Method 5004 Screening</b>		
8. Internal Visual	Method 2010, cond. B	100%
9. Temperature Cycle	Method 1010, cond. C	100%
10. Constant Acceleration	Method 2001, cond. E	100%
11. Hermeticity		
A. Fine Leak	Method 1014, cond. A	100%
B. Gross Leak	Method 1014, cond. C	100%
12. Initial Electricals	Manufacturer's documented data sheet @ +125°C	100%
13. Burn-in	Method 1015	100%
14. Final Electrical Post Burn-in Test	Method 5004, Class B, 3.1.16 @ -55°C, +25°C, +125°C 5% PDA and in-line Group A per method 5005	100%
15. Marking	Method 2015	100%
16. External Visual	Method 2009	100%
17. Pack/Ship	Includes C of C, with QCI data (attributes only)	100%
18. Quality Conformance Inspection	Method 5005 in-line Class B	Groups A, B, C, D
<b>Quality Conformance Inspection per Method 5005 (attributes data only)</b>		
19. Group A	Manufacturer's documented data sheet	Each lot/sublot
20. Group B	Package functional and construction tests	Each package type on each lot
21. Group C	Die related	Micro circuit group/every quarter
22. Group D	Package related test	Each package type Generic every 26 weeks



# MILITARY SRAM

# 16K x 1 SRAM

## ADDITIONAL MILITARY SPECIFICATIONS

- SMD 84132
- JAN M38510/291
- RAD-tolerant (consult factory)

## FEATURES

- Battery Backup – 2 volt data retention
- High speed: 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- All inputs and outputs are TTL compatible
- MIL-STD 883 Rev. C, Class B

## OPTIONS

- Timing
  - 15ns access
  - 20ns access
  - 25ns access
  - 30ns access
  - 35ns access

## MARKING


- Packages
 

Ceramic DIP (300 mil)	C
Ceramic LCC	EC
- Two Volt Data Retention L

## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology. All fabrication is 100% domestic.

For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x 1 configuration features separate data input and output.




**MILITARY FAST SRAM**

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



FUNCTIONAL BLOCK DIAGRAM



MILITARY FAST SRAM

TRUTH TABLE

MODE	CE	WE	DQ	POWER
STANDBY	H	X	HIGH Z	STANDBY
READ	L	H	DOUT	ACTIVE
WRITE	L	L	HIGH Z	ACTIVE

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on any input relative to V <sub>SS</sub> .....	-2.0 to +7.0V
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Storage Temperature .....	-65°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA
Lead Temperature (soldering, 10 seconds) .....	+260°C
Junction Temperature .....	+175°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(-55°C ≤ T<sub>C</sub> ≤ 125°C, V<sub>CC</sub> = 5V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	6.0	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX					UNITS	NOTES
			-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Output Open	I <sub>CC</sub>	130	120	110	100	95	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max.},$ $f = \frac{1}{T_{RC(MIN)}} = \frac{1}{T_{WC(MIN)}} \text{ Hz}$	I <sub>SBT1</sub>	50	45	40	40	40	mA	
	$\overline{CE} \geq V_{IH},$ all other inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> , V <sub>CC</sub> = Max., f = 0Hz	I <sub>SBT2</sub>	35	35	35	35	35	mA	
	$\overline{CE} \geq (V_{CC} - 0.2), V_{CC} = \text{Max.},$ all other inputs ≤ 0.2V or ≥ (V <sub>CC</sub> - 0.2V), f = 0Hz	I <sub>SBC2</sub>	10	10	10	10	10	mA	

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz, V <sub>CC</sub> = 5V	C <sub>I</sub>		8	pF	4
Output Capacitance		C <sub>O</sub>		8	pF	4

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5)  $(-55^{\circ}\text{C} \leq T_C \leq 125^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 10\%)$

DESCRIPTION	SYM	-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>													
READ cycle time	$t_{RC}$	15		20		25		30		35		ns	
Address access time	$t_{AA}$		15		20		25		30		35	ns	
Chip enable access time	$t_{ACE}$		15		20		25		30		35	ns	
Output hold from address change	$t_{OH}$	3		3		3		3		3		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		10		15		15		20		20	ns	6,7
Chip enable to power up time	$t_{PU}$	0		0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		15		20		25		30		35	ns	
<b>WRITE Cycle</b>													
WRITE cycle time	$t_{WC}$	15		20		25		30		35		ns	
Chip enable to end of write	$t_{CW}$	13		15		20		25		30		ns	
Address valid to end of write	$t_{AW}$	15		15		20		25		30		ns	
Address set-up time	$t_{AS}$	0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		ns	
Write pulse width	$t_{WP}$	13		15		20		25		25		ns	
Data set-up time	$t_{DS}$	10		12		15		15		15		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		0		ns	
Write enable to output in high Z	$t_{HZWE}$	0	10	0	12	0	15	0	15	0	15	ns	6

## AC TEST CONDITIONS

Input pulse levels .....	Vss to 3.0V
Input rise and fall times .....	5ns
Input timing reference level .....	1.5V
Output reference level .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


## NOTES

- All voltages referenced to Vss (GND).
- 3.0V for pulse width < 20ns.
- ICC is dependent on output loading and cycle rates. The specified value applies with the output unloaded, and  $f = \frac{1}{T_{RC(MIN)}} = \frac{1}{T_{WC(MIN)}} = \text{Hz}$ .
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- $t_{HZCE}$  and  $t_{HZWE}$  are tested with CL = 5pF as in Fig. 2. Transition is measured  $\pm 500\text{mV}$  from steady state voltage, allowing for actual tester RC time constant.
- At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ .
- WE is high for READ cycle.
- Device is continuously selected. All Chip Enables held in their active state.
- Address valid prior to or coincident with latest occurring Chip Enable.
- $t_{RC}$  = Read Cycle Time. (Page 4)


## DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2		—	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$				
		V <sub>CC</sub> =2v	—	95	1000	$\mu\text{A}$
		V <sub>CC</sub> =3v	—	350	1500	$\mu\text{A}$
t <sub>CDR</sub> <sup>(4)</sup>	Chip Deselect to Data Retention Time		0		—	ns
t <sub>R</sub> <sup>(4)</sup>	Operation Recovery Time		t <sub>RC</sub> <sup>(11)</sup>			ns


## LOW V<sub>CC</sub> DATA RETENTION WAVEFORM




**READ CYCLE NO. 1 (8, 9)**




**READ CYCLE NO. 2 (7, 8, 10)**



**WRITE CYCLE NO. 1  
(Write Enable Controlled)**



**WRITE CYCLE NO. 2  
(Chip Enable Controlled)**




 DON'T CARE  
 UNDEFINED

## MICRON MIL-STD 883C PRODUCT ASSURANCE FLOW

Description of Requirements and Screens	Methods and Test Conditions	Comment
<b>General MIL-M-38510</b>		
1. MIL-STD 883, Class B, Rev C	Establish and implement a product assurance program plan and qualification test plan.	Approved
2. Certification	Manufacturer's QA survey	Self audit
3. Traceability	Traceable to wafer production lot.	Computer lot history records
4. Country of Origin (Not required for 883C)	N/A	Devices manufactured, assembled and tested in Boise, Idaho USA.
<b>MIL-STD-883 Fabrication</b>		
5. Incoming Inspections All Direct Materials	MIL-STD-105D	In-line
6. Wafer Fabrication	Method 2018 SEM Monitors	100%
7. Assembly	Class B Process Monitors	100%
<b>MIL-STD-883, Class B, Rev. C, Method 5004 Screening</b>		
8. Internal Visual	Method 2010, cond. B	100%
9. Temperature Cycle	Method 1010, cond. C	100%
10. Constant Acceleration	Method 2001, cond. E	100%
11. Hermeticity		
A. Fine Leak	Method 1014, cond. A	100%
B. Gross Leak	Method 1014, cond. C	100%
12. Initial Electricals	Manufacturer's documented data sheet @ +125°C	100%
13. Burn-in	Method 1015	100%
14. Final Electrical Post Burn-in Test	Method 5004, Class B, 3.1.16 @ -55°C, +25°C, +125°C 5% PDA and in-line Group A per method 5005	100%
15. Marking	Method 2015	100%
16. External Visual	Method 2009	100%
17. Pack/Ship	Includes C of C, with QCI data (attributes only)	100%
18. Quality Conformance Inspection	Method 5005 in-line Class B	Groups A, B, C, D
<b>Quality Conformance Inspection per Method 5005 (attributes data only)</b>		
19. Group A	Manufacturer's documented data sheet	Each lot/sublot
20. Group B	Package functional and construction tests	Each package type on each lot
21. Group C	Die related	Micro circuit group/every quarter
22. Group D	Package related test	Each package type Generic every 26 weeks

## ORDER INFORMATION



The Micron Fast SRAM family is functionally equivalent to other manufacturer's 883 compliant devices. These products are manufactured and quality controlled in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring quality and reliability.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.

# MILITARY SRAM

# 16K x 4 SRAM

## ADDITIONAL MILITARY SPECIFICATIONS

- SMD 86859
- JAN (consult factory for reference number)
- RAD-tolerant (consult factory)

## FEATURES

- Battery Backup – 2 volt data retention
- High speed: 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- All inputs and outputs are TTL compatible
- MIL-STD 883 Rev. C, Class B


## OPTIONS

- Timing
 

15ns access	-15
20ns access	-20
25ns access	-25
30ns access	-30
35ns access	-35
- Packages
 

Ceramic DIP (300 mil)	C
Ceramic LCC	EC
- Two Volt Data Retention L

## MARKING



## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology. All fabrication is 100% domestic.

For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x 1 configuration features separate data input and output.


Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

MILITARY FAST SRAM



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	CE	WE	DQ	POWER
STANDBY	H	X	HIGH Z	STANDBY
READ	L	H	DOUT	ACTIVE
WRITE	L	L	HIGH Z	ACTIVE

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on any input or DQ relative to  $V_{SS}$  .. -2.0 to +7.0V  
 Voltage on  $V_{CC}$  supply relative to  $V_{SS}$  ..... -1.0V to +7.0V  
 Storage Temperature ..... -65°C to +150°C  
 Power Dissipation ..... 1 Watt  
 Short Circuit Output Current ..... 50mA  
 Lead Temperature (soldering, 10 seconds) ..... +260°C  
 Junction Temperature ..... +175°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(-55°C ≤  $T_C$  ≤ 125°C,  $V_{CC} = 5V \pm 10\%$ )

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		$V_{IH}$	2.2	6.0	V	1
Input Low (Logic 0) Voltage		$V_{IL}$	-0.5	0.8	V	1, 2
Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$	$I_{LI}$	-10	10	$\mu A$	
Output Leakage Current	Outputs Disabled, $0V \leq V_{OUT} \leq V_{CC}$	$I_{LO}$	-10	10	$\mu A$	
Output High Voltage	$I_{OH} = -4.0mA$	$V_{OH}$	2.4		V	1
Output Low Voltage	$I_{OL} = 8.0mA$	$V_{OL}$		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX					UNITS	NOTES
			-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}$ , $V_{CC} = \text{Max.}$ , Outputs Open	$I_{CC}$	130	120	110	100	95	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$ , $V_{CC} = \text{Max.}$ , $f = \frac{1}{T_{RC(MIN)} + T_{WC(MIN)}} \text{ Hz}$	$I_{SBT1}$	50	45	40	40	40	mA	
	$\overline{CE} \geq V_{IH}$ , all other inputs ≤ $V_{IL}$ or ≥ $V_{IH}$ , $V_{CC} = \text{Max.}$ , $f = 0\text{Hz}$	$I_{SBT2}$	35	35	35	35	35	mA	
	$\overline{CE} \geq (V_{CC} - 0.2)$ , $V_{CC} = \text{Max.}$ , all other inputs ≤ 0.2V or ≥ $(V_{CC} - 0.2V)$ , $f = 0\text{Hz}$	$I_{SBC2}$	10	10	10	10	10	mA	

## CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	$T_A = 25^\circ C$ , $f = 1\text{MHz}$ , $V_{CC} = 5V$	$C_i$		8	pF	4
Output Capacitance		$C_o$		8	pF	4

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5)  $(-55^{\circ}\text{C} \leq T_C \leq 125^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 10\%)$

DESCRIPTION	SYM	-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>													
READ cycle time	$t_{RC}$	15		20		25		30		35		ns	
Address access time	$t_{AA}$		15		20		25		30		35	ns	
Chip enable access time	$t_{ACE}$		15		20		25		30		35	ns	
Output hold from address change	$t_{OH}$	3		3		3		3		3		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		10		15		15		20		20	ns	6,7
Chip enable to power up time	$t_{PU}$	0		0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		15		20		25		30		35	ns	
<b>WRITE Cycle</b>													
WRITE cycle time	$t_{WC}$	15		20		25		30		35		ns	
Chip enable to end of write	$t_{CW}$	13		15		20		25		30		ns	
Address valid to end of write	$t_{AW}$	15		15		20		25		30		ns	
Address set-up time	$t_{AS}$	0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		ns	
Write pulse width	$t_{WP}$	13		15		20		25		25		ns	
Data set-up time	$t_{DS}$	10		12		15		15		15		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		0		ns	
Write enable to output in high Z	$t_{HZWE}$	0	10	0	12	0	15	0	15	0	15	ns	6

MILITARY FAST SRAM

## AC TEST CONDITIONS

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference level .....	1.5V
Output reference level .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


## NOTES

- All voltages referenced to V<sub>SS</sub> (GND).
- 3.0V for pulse width < 20ns.
- I<sub>CC</sub> is dependent on output loading and cycle rates. The specified value applies with the outputs unloaded, and  $f = \frac{1}{TRC(MIN)} = \frac{1}{TWC(MIN)} = \text{Hz}$ .
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- t<sub>HZCE</sub> and t<sub>HZWE</sub> are tested with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage, allowing for actual tester RC time constant.
- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>.
- $\overline{WE}$  is high for READ cycle.
- Device is continuously selected. All Chip Enables held in their active state.
- Address valid prior to or coincident with latest occurring Chip Enable.
- t<sub>RC</sub> = Read Cycle Time. (Page 4)


## DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2		—	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$				
		V <sub>CC</sub> =2v	—	95	1000	μA
		V <sub>CC</sub> =3v	—	350	1500	μA
t <sub>CDR</sub> <sup>(4)</sup>	Chip Deselect to Data Retention Time		0		—	ns
t <sub>R</sub> <sup>(4)</sup>	Operation Recovery Time			t <sub>RC</sub> <sup>(11)</sup>		ns


### LOW V<sub>CC</sub> DATA RETENTION WAVEFORM




**READ CYCLE NO. 1 (8, 9)**




**READ CYCLE NO. 2 (7, 8, 10)**



**WRITE CYCLE NO. 1  
(Write Enable Controlled)**



**WRITE CYCLE NO. 2  
(Chip Enable Controlled)**




 DON'T CARE  
 UNDEFINED

## MICRON MIL-STD 883C PRODUCT ASSURANCE FLOW

Description of Requirements and Screens	Methods and Test Conditions	Comment
<b>General MIL-M-38510</b>		
1. MIL-STD 883, Class B, Rev C	Establish and implement a product assurance program plan and qualification test plan.	Approved.
2. Certification	Manufacturer's QA survey	Self audit
3. Traceability	Traceable to wafer production lot.	Computer lot history records
4. Country of Origin (Not required for 883C)	N/A	Devices manufactured, assembled and tested in Boise, Idaho USA.
<b>MIL-STD-883 Fabrication</b>		
5. Incoming Inspections All Direct Materials	MIL-STD-105D	In-line
6. Wafer Fabrication	Method 2018 SEM Monitors	100%
7. Assembly	Class B Process Monitors	100%
<b>MIL-STD-883, Class B, Rev. C, Method 5004 Screening</b>		
8. Internal Visual	Method 2010, cond. B	100%
9. Temperature Cycle	Method 1010, cond. C	100%
10. Constant Acceleration	Method 2001, cond. E	100%
11. Hermeticity		
A. Fine Leak	Method 1014, cond. A	100%
B. Gross Leak	Method 1014, cond. C	100%
12. Initial Electricals	Manufacturer's documented data sheet @ +125°C	100%
13. Burn-in	Method 1015	100%
14. Final Electrical Post Burn-in Test	Method 5004, Class B, 3.1.16 @ -55°C, +25°C, +125°C 5% PDA and in-line Group A per method 5005	100%
15. Marking	Method 2015	100%
16. External Visual	Method 2009	100%
17. Pack/Ship	Includes C of C, with QCI data (attributes only)	100%
18. Quality Conformance Inspection	Method 5005 in-line Class B	Groups A, B, C, D
<b>Quality Conformance Inspection per Method 5005 (attributes data only)</b>		
19. Group A	Manufacturer's documented data sheet	Each lot/sublot
20. Group B	Package functional and construction tests	Each package type on each lot
21. Group C	Die related	Micro circuit group/every quarter
22. Group D	Package related test	Each package type Generic every 26 weeks

## ORDER INFORMATION



The Micron Fast SRAM family is functionally equivalent to other manufacturer's 883 compliant devices. These products are manufactured and quality controlled in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring quality and reliability.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.

MILITARY FAST SRAM

# MILITARY SRAM

# 32K x 8 SRAM

## ADDITIONAL MILITARY SPECIFICATIONS

- SMD 88662
- JAN (consult factory for reference number)
- RAD-tolerant (consult factory)

## FEATURES

- Battery Backup – 2 volt data retention
- High speed: 25, 30, 35 and 45ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- All inputs and outputs are TTL compatible
- MIL-STD 883 Rev. C, Class B

## OPTIONS

- Timing
  - 25ns access
  - 30ns access
  - 35ns access
  - 45ns access

## MARKING

- |                           |     |
|---------------------------|-----|
| • Packages                |     |
| Ceramic DIP (300 mil)     | C   |
| Ceramic DIP (600 mil)     | CW  |
| Ceramic LCC (28 pin)      | EC  |
| Ceramic LCC (32 pin)      | ECW |
| • Two Volt Data Retention | L   |

## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

## PIN ASSIGNMENT (Top View)

### 28L/300/600 DIP




### 28L/LCC



CH

### 32L/LCC




ECF

MILITARY FAST SRAM



FUNCTIONAL BLOCK DIAGRAM



MILITARY FAST SRAM

TRUTH TABLE

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH Z	STANDBY
READ	L	L	H	DOUT	ACTIVE
READ	H	L	H	HIGH Z	ACTIVE
WRITE	X	L	L	DIN	ACTIVE

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on any input or DQ relative to V <sub>SS</sub> -2.0V to +7.0V
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> ..... -1.0V to +7.0V
Storage Temperature ..... -65°C to +150°C
Power Dissipation ..... 1 Watt
Short Circuit Output Current ..... 50mA
Lead Temperature (soldering, 10 seconds) ..... +260°C
Junction Temperature ..... +175°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(-55°C ≤ T<sub>C</sub> ≤ 125°C, V<sub>CC</sub> = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	6.0	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I <sub>CC</sub>		100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max.},$ $f = \frac{1}{T_{RC(MIN)}} = \frac{1}{T_{WC(MIN)}} \text{ Hz}$	I <sub>SBT1</sub>		40	mA	
	$\overline{CE} \geq V_{IH},$ all other inputs $\leq V_{IL}$ or $\geq V_{IH}, V_{CC} = \text{Max.},$ $f = 0\text{Hz}$	I <sub>SBT2</sub>		20	mA	
	$\overline{CE} \geq (V_{CC} - 0.2V), V_{CC} = \text{Max.},$ all other inputs $\leq 0.2V$ or $\geq (V_{CC} - 0.2V), f = 0\text{Hz}$	I <sub>SBC2</sub>		10	mA	
Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Outputs Disabled, $0V \leq V_{OUT} \leq V_{CC}$	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz, V <sub>CC</sub> = 5V	C <sub>I</sub>		8	pF	4
Output Capacitance		C <sub>O</sub>		8	pF	4

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ( $-55^{\circ}\text{C} \leq T_C \leq 125^{\circ}\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ )

DESCRIPTION	SYM	-25		-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>											
READ cycle time	$t_{RC}$	25		30		35		45		ns	
Address access time	$t_{AA}$		25		30		35		45	ns	
Chip enable access time	$t_{ACE}$		25		30		35		45	ns	
Output hold from address change	$t_{OH}$	5		5		5		5		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		15		20		20		20	ns	6, 7
Chip enable to power up time	$t_{PU}$	0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		25		30		35		45	ns	
Output Enable Access Time	$t_{AOE}$		15		20		20		20	ns	
Output Enable to output in low Z	$t_{LZOE}$	0		0		0		0		ns	
Output disable to output in high Z	$t_{HZOE}$		15		20		20		20	ns	
<b>WRITE Cycle</b>											
WRITE cycle time	$t_{WC}$	25		30		35		45		ns	
Chip enable to end of write	$t_{CW}$	20		25		30		40		ns	
Address Valid to end of write	$t_{AW}$	20		25		30		40		ns	
Address set-up time	$t_{AS}$	0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	2		2		2		2		ns	
Write pulse width	$t_{WP}$	20		25		25		30		ns	
Data set-up time	$t_{DS}$	16		18		20		20		ns	
Data hold time	$t_{DH}$	2		2		2		2		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		ns	
Write enable to output in high Z	$t_{HZWE}$	0	15	0	15	0	15	0	20	ns	6

MILITARY FAST SRAM

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>ss</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference level .....	1.5V
Output reference level .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

- All voltages referenced to V<sub>ss</sub> (GND).
- 3.0V for pulse width < 20ns.
- I<sub>cc</sub> is dependent on output loading and cycle rates. The specified value applies with the outputs unloaded, and  $f = \frac{1}{T_{RC(MIN)}} = \frac{1}{T_{WC(MIN)}} \text{ Hz.}$
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- t<sub>HZCE</sub> and t<sub>HZWE</sub> are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage, allowing for actual tester RC time constant.
- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>.
- $\overline{WE}$  is high for READ cycle.
- Device is continuously selected. All Chip Enables held in their active state.
- Address valid prior to or coincident with latest occurring Chip Enable.
- t<sub>RC</sub> = Read Cycle Time. (Page 4)


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2	—	V	
I <sub>CCDR</sub>	Data Retention Current	CE ≥ (V <sub>CC</sub> - 0.2V) V <sub>CC</sub> =2V V <sub>IN</sub> ≥ (V <sub>CC</sub> - 0.2V) or ≤ 0.2V		95	1000	μA
		V <sub>CC</sub> =3V		350	1500	μA
t <sub>CDR</sub> <sup>(4)</sup>	Chip Deselect to Data Retention Time		0		—	ns
t <sub>R</sub> <sup>(4)</sup>	Operation Recovery Time		t <sub>RC</sub> <sup>(11)</sup>			ns


**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




### READ CYCLE NO. 1 (8, 9)




### READ CYCLE NO. 2 (7, 8, 10)



### WRITE CYCLE NO. 1 (Write Enable Controlled)




### WRITE CYCLE NO. 2 (Chip Enable Controlled)



 DON'T CARE  
 UNDEFINED

## MICRON MIL-STD 883C PRODUCT ASSURANCE FLOW

Description of Requirements and Screens	Methods and Test Conditions	Comment
<b>General MIL-M-38510</b>		
1. MIL-STD 883, Class B, Rev C	Establish and implement a product assurance program plan and qualification test plan.	Approved
2. Certification	Manufacturer's QA survey	Self audit
3. Traceability	Traceable to wafer production lot.	Computer lot history records
4. Country of Origin (Not required for 883C)	N/A	Devices manufactured, assembled and tested in Boise, Idaho USA.
<b>MIL-STD 883 Fabrication</b>		
5. Incoming Inspections All Direct Materials	MIL-STD-105D	In-line
6. Wafer Fabrication	Method 2018 SEM Monitors	100%
7. Assembly	Class B Process Monitors	100%
<b>MIL-STD 883, Class B, Rev. C, Method 5004 Screening</b>		
8. Internal Visual	Method 2010, cond. B	100%
9. Temperature Cycle	Method 1010, cond. C	100%
10. Constant Acceleration	Method 2001, cond. E	100%
11. Hermeticity		
A. Fine Leak	Method 1014, cond. A	100%
B. Gross Leak	Method 1014, cond. C	100%
12. Initial Electricals	Manufacturer's documented data sheet @ +125°C	100%
13. Burn-in	Method 1015	100%
14. Final Electrical Post Burn-in Test	Method 5004, Class B, 3.1.16 @ -55°C, +25°C, +125°C 5% PDA and in-line Group A per method 5005	100%
15. Marking	Method 2015	100%
16. External Visual	Method 2009	100%
17. Pack/Ship	Includes C of C, with QCI data (attributes only)	100%
18. Quality Conformance Inspection	Method 5005 in-line Class B	Groups A, B, C, D
<b>Quality Conformance Inspection per Method 5005 (attributes data only)</b>		
19. Group A	Manufacturer's documented data sheet	Each lot/sublot
20. Group B	Package functional and construction tests	Each package type on each lot
21. Group C	Die related	Micro circuit group/every quarter
22. Group D	Package related test	Each package type Generic every 26 weeks

**ORDER INFORMATION**

The Micron Fast SRAM family is functionally equivalent to other manufacturer's 883 compliant devices. These products are manufactured and quality controlled in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring quality and reliability.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.

# MILITARY SRAM

# 64K x 1 SRAM

## ADDITIONAL MILITARY SPECIFICATIONS

- SMD 86105
- JAN M38510/292
- RAD-tolerance (consult factory)

## FEATURES

- Battery Backup – 2 volt data retention
- High speed: 15, 20, 25, 30 and 35ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- All inputs and output are TTL compatible
- MIL-STD 883 Rev. C, Class B


## OPTIONS

- Timing
  - 15ns access
  - 20ns access
  - 25ns access
  - 30ns access
  - 35ns access

## MARKING

- |                           |    |
|---------------------------|----|
| • Packages                |    |
| Ceramic DIP (300 mil)     | C  |
| Ceramic LCC               | EC |
| • Two Volt Data Retention | L  |

## PIN ASSIGNMENT (Top View)



## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology. All fabrication is 100% domestic.

For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x 1 configuration features separate data input and output.


Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

MILITARY FAST SRAM



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	$\overline{CE}$	$\overline{WE}$	DQ	POWER
STANDBY	H	X	HIGH Z	STANDBY
READ	L	H	DOUT	ACTIVE
WRITE	L	L	HIGH Z	ACTIVE

MILITARY FAST SRAM

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on any input relative to V <sub>SS</sub> .....	-2.0 to +7.0V
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Storage Temperature .....	-65°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA
Lead Temperature (soldering, 10 seconds) .....	+260°C
Junction Temperature .....	+175°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(-55°C ≤ T<sub>C</sub> ≤ 125°C, V<sub>CC</sub> = 5V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	6.0	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX					UNITS	NOTES
			-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Output Open	I <sub>CC</sub>	130	120	110	100	95	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max.},$ $f = \frac{1}{T_{RC(MIN)} + T_{WC(MIN)}} \text{ Hz}$	I <sub>SBT1</sub>	50	45	40	40	40	mA	
	$\overline{CE} \geq V_{IH},$ all other inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> , V <sub>CC</sub> = Max., f = 0Hz	I <sub>SBT2</sub>	35	35	35	35	35	mA	
	$\overline{CE} \geq (V_{CC} - 0.2), V_{CC} = \text{Max.},$ all other inputs ≤ 0.2V or ≥ (V <sub>CC</sub> - 0.2V), f = 0Hz	I <sub>SBC2</sub>	10	10	10	10	10	mA	

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz, V <sub>CC</sub> = 5V	C <sub>I</sub>		8	pF	4
Output Capacitance		C <sub>O</sub>		8	pF	4

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) (-55°C ≤ T<sub>C</sub> ≤ 125°C, V<sub>CC</sub> = 5V ± 10%)

DESCRIPTION	SYM	-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>													
READ cycle time	t <sub>RC</sub>	15		20		25		30		35		ns	
Address access time	t <sub>AA</sub>		15		20		25		30		35	ns	
Chip enable access time	t <sub>ACE</sub>		15		20		25		30		35	ns	
Output hold from address change	t <sub>OH</sub>	3		3		3		3		3		ns	
Chip enable to output in low Z	t <sub>LZCE</sub>	5		5		5		5		5		ns	
Chip disable to output in high Z	t <sub>HZCE</sub>		10		15		15		20		20	ns	6,7
Chip enable to power up time	t <sub>PU</sub>	0		0		0		0		0		ns	
Chip disable to power down time	t <sub>PD</sub>		15		20		25		30		35	ns	
<b>WRITE Cycle</b>													
WRITE cycle time	t <sub>WC</sub>	15		20		25		30		35		ns	
Chip enable to end of write	t <sub>CW</sub>	13		15		20		25		30		ns	
Address valid to end of write	t <sub>AW</sub>	15		15		20		25		30		ns	
Address set-up time	t <sub>AS</sub>	0		0		0		0		0		ns	
Address hold from end of write	t <sub>AH</sub>	0		0		0		0		0		ns	
Write pulse width	t <sub>WP</sub>	13		15		20		25		25		ns	
Data set-up time	t <sub>DS</sub>	10		12		15		15		15		ns	
Data hold time	t <sub>DH</sub>	0		0		0		0		0		ns	
Write disable to output in low Z	t <sub>LZWE</sub>	0		0		0		0		0		ns	
Write enable to output in high Z	t <sub>HZWE</sub>	0	10	0	12	0	15	0	15	0	15	ns	6

MILITARY FAST SRAM

**AC TEST CONDITIONS**

Input pulse levels .....	Vss to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

- All voltages referenced to Vss (GND).
- 3.0V for pulse width < 20ns.
- Icc is dependent on output loading and cycle rates. The specified value applies with the output unloaded, and  $f = \frac{1}{TRC(MIN)} = \frac{1}{TWC(MIN)} = \text{Hz}$ .
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- $t_{HZCE}$  and  $t_{HZWE}$  are tested with CL = 5pF as in Fig. 2. Transition is measured  $\pm 500\text{mV}$  from steady state voltage, allowing for actual tester RC time constant.
- At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ .
- $\overline{WE}$  is high for READ cycle.
- Device is continuously selected. All Chip Enables held in their active state.
- Address valid prior to or coincident with latest occurring Chip Enable.
- $t_{RC}$  = Read Cycle Time. (Page 4)

**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2		—	V
I <sub>CCDR</sub>	Data Retention Current	$CE \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$				
		V <sub>CC</sub> =2v	—	95	1000	$\mu\text{A}$
		V <sub>CC</sub> =3v	—	350	1500	$\mu\text{A}$
t <sub>CDR</sub> <sup>(4)</sup>	Chip Deselect to Data Retention Time		0		—	ns
t <sub>R</sub> <sup>(4)</sup>	Operation Recovery Time		t <sub>RC</sub> <sup>(11)</sup>			ns

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




MILITARY FAST SRAM


**READ CYCLE NO. 1 (8, 9)**




**READ CYCLE NO. 2 (7, 8, 10)**



**WRITE CYCLE NO. 1  
(Write Enable Controlled)**



**WRITE CYCLE NO. 2  
(Chip Enable Controlled)**




 DON'T CARE  
 UNDEFINED

## MICRON MIL-STD 883C PRODUCT ASSURANCE FLOW

Description of Requirements and Screens	Methods and Test Conditions	Comment
<b>General MIL-M-38510</b>		
1. MIL-STD 883, Class B, Rev C	Establish and implement a product assurance program plan and qualification test plan.	Approved
2. Certification	Manufacturer's QA survey	Self audit
3. Traceability	Traceable to wafer production lot.	Computer lot history records
4. Country of Origin (Not required for 883C)	N/A	Devices manufactured, assembled and tested in Boise, Idaho USA.
<b>MIL-STD-883 Fabrication</b>		
5. Incoming Inspections All Direct Materials	MIL-STD-105D	In-line
6. Wafer Fabrication	Method 2018 SEM Monitors	100%
7. Assembly	Class B Process Monitors	100%
<b>MIL-STD-883, Class B, Rev. C, Method 5004 Screening</b>		
8. Internal Visual	Method 2010, cond. B	100%
9. Temperature Cycle	Method 1010, cond. C	100%
10. Constant Acceleration	Method 2001, cond. E	100%
11. Hermeticity		
A. Fine Leak	Method 1014, cond. A	100%
B. Gross Leak	Method 1014, cond. C	100%
12. Initial Electricals	Manufacturer's documented data sheet @ +125°C	100%
13. Burn-in	Method 1015	100%
14. Final Electrical Post Burn-in Test	Method 5004, Class B, 3.1.16 @ -55°C, +25°C, +125°C 5% PDA and in-line Group A per method 5005	100%
15. Marking	Method 2015	100%
16. External Visual	Method 2009	100%
17. Pack/Ship	Includes C of C, with QCI data (attributes only)	100%
18. Quality Conformance Inspection	Method 5005 in-line Class B	Groups A, B, C, D
<b>Quality Conformance Inspection per Method 5005 (attributes data only)</b>		
19. Group A	Manufacturer's documented data sheet	Each lot/sublot
20. Group B	Package functional and construction tests	Each package type on each lot
21. Group C	Die related	Micro circuit group/every quarter
22. Group D	Package related test	Each package type Generic every 26 weeks

## ORDER INFORMATION



The Micron Fast SRAM family is functionally equivalent to other manufacturer's 883 compliant devices. These products are manufactured and quality controlled in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring quality and reliability.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.

MILITARY FAST SRAM

# MILITARY SRAM

# 64K x 4 SRAM

## ADDITIONAL MILITARY SPECIFICATIONS

- SMD 88681
- JAN (consult factory for reference number)
- RAD-tolerant (consult factory)

## FEATURES

- Battery backup – 2 volt data retention
- High speed: 25, 30, 35 and 45ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- All inputs and outputs are TTL compatible
- MIL-STD 883 Rev. C, Class B

## OPTIONS


- Timing
  - 25ns access -25
  - 30ns access -30
  - 35ns access -35
  - 45ns access -45
- Packages
  - Ceramic DIP (300 mil) C
  - Ceramic LCC EC
- Two Volt Data Retention L

## MARKING

## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.

For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x 1 configuration features separate data input and output.




**MILITARY FAST SRAM**

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	CE	WE	DQ	POWER
STANDBY	H	X	HIGH Z	STANDBY
READ	L	H	DOUT	ACTIVE
WRITE	L	L	DIN	ACTIVE

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on any input or DQ relative to V <sub>SS</sub>	-2.0V to +7.0V
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub>	.....-1.0V to +7.0V
Storage Temperature	.....-65°C to +150°C
Power Dissipation	..... 1 Watt
Short Circuit Output Current	..... 50mA
Lead Temperature (soldering, 10 seconds)	..... +260°C
Junction Temperature	..... +175°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(-55°C ≤ T<sub>C</sub> ≤ 125°C, V<sub>CC</sub> = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	6.0	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Outputs Open	I <sub>CC</sub>		100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max.},$ $f = \frac{1}{T_{RC(MIN)}} = \frac{1}{T_{WC(MIN)}} \text{ Hz}$	I <sub>SBT1</sub>		40	mA	
	$\overline{CE} \geq V_{IH},$ all other inputs $\leq V_{IL}$ or $\geq V_{IH}, V_{CC} = \text{Max.},$ $f = 0\text{Hz}$	I <sub>SBT2</sub>		20	mA	
	$\overline{CE} \geq (V_{CC} - 0.2\text{V}), V_{CC} = \text{Max.},$ all other inputs $\leq 0.2\text{V}$ or $\geq (V_{CC} - 0.2\text{V}), f = 0\text{Hz}$	I <sub>SBC2</sub>		10	mA	
Input Leakage Current	$0\text{V} \leq V_{IN} \leq V_{CC}$	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Outputs Disabled, $0\text{V} \leq V_{OUT} \leq V_{CC}$	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

MILITARY FAST SRAM

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz, V <sub>CC</sub> = 5V	C <sub>I</sub>		8	pF	4
Output Capacitance		C <sub>O</sub>		8	pF	4

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5)  $(-55^{\circ}\text{C} \leq T_C \leq 125^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 10\%)$

DESCRIPTION	SYM	-25		-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>											
READ cycle time	$t_{RC}$	25		30		35		45		ns	
Address access time	$t_{AA}$		25		30		35		45	ns	
Chip enable access time	$t_{ACE}$		25		30		35		45	ns	
Output hold from address change	$t_{OH}$	5		5		5		5		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		15		20		20		20	ns	6, 7
Chip enable to power up time	$t_{PU}$	0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		25		30		35		45	ns	
<b>WRITE Cycle</b>											
WRITE cycle time	$t_{WC}$	25		30		35		45		ns	
Chip enable to end of write	$t_{CW}$	20		25		30		40		ns	
Address Valid to end of write	$t_{AW}$	20		25		30		40		ns	
Address set-up time	$t_{AS}$	0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	2		2		2		2		ns	
Write pulse width	$t_{WP}$	20		25		25		30		ns	
Data set-up time	$t_{DS}$	16		18		20		20		ns	
Data hold time	$t_{DH}$	2		2		2		2		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		ns	
Write enable to output in high Z	$t_{HZWE}$	0	15	0	15	0	15	0	20	ns	6

MILITARY FAST SRAM

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>ss</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference level .....	1.5V
Output reference level .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

- All voltages referenced to V<sub>ss</sub> (GND).
- 3.0V for pulse width < 20ns.
- I<sub>CC</sub> is dependent on output loading and cycle rates. The specified value applies with the outputs unloaded, and  $f = \frac{1}{TRC(MIN)} = \frac{1}{TWC(MIN)}$  Hz.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- t<sub>HZCE</sub> and t<sub>HZWE</sub> are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage, allowing for actual tester RC time constant.
- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>.
- WE is high for READ cycle.
- Device is continuously selected. All Chip Enables held in their active state.
- Address valid prior to or coincident with latest occurring Chip Enable.
- t<sub>RC</sub> = Read Cycle Time. (Page 4)

**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT												
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2	—	V													
I <sub>CCDR</sub>	Data Retention Current	<table border="1"> <tr> <td>CE ≥ (V<sub>CC</sub> - 0.2V)</td> <td>V<sub>CC</sub>=2V</td> <td>—</td> <td>95</td> <td>1000</td> <td>μA</td> </tr> <tr> <td>V<sub>IN</sub> ≥ (V<sub>CC</sub> - 0.2V) or ≤ 0.2V</td> <td>V<sub>CC</sub>=3V</td> <td>—</td> <td>350</td> <td>1500</td> <td>μA</td> </tr> </table>	CE ≥ (V <sub>CC</sub> - 0.2V)	V <sub>CC</sub> =2V	—	95	1000	μA	V <sub>IN</sub> ≥ (V <sub>CC</sub> - 0.2V) or ≤ 0.2V	V <sub>CC</sub> =3V	—	350	1500	μA				
CE ≥ (V <sub>CC</sub> - 0.2V)	V <sub>CC</sub> =2V	—	95	1000	μA													
V <sub>IN</sub> ≥ (V <sub>CC</sub> - 0.2V) or ≤ 0.2V	V <sub>CC</sub> =3V	—	350	1500	μA													
t <sub>CDR</sub> <sup>(4)</sup>	Chip Deselect to Data Retention Time		0		—	ns												
t <sub>R</sub> <sup>(4)</sup>	Operation Recovery Time		t <sub>RC</sub> <sup>(11)</sup>			ns												

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




MILITARY FAST SRAM


**READ CYCLE NO. 1 (8, 9)**




**READ CYCLE NO. 2 (7, 8, 10)**



**WRITE CYCLE NO. 1  
(Write Enable Controlled)**



**WRITE CYCLE NO. 2  
(Chip Enable Controlled)**



 DON'T CARE  
 UNDEFINED

## MICRON MIL-STD 883C PRODUCT ASSURANCE FLOW

Description of Requirements and Screens	Methods and Test Conditions	Comment
<b>General MIL-M-38510</b>		
1. MIL-STD 883, Class B, Rev C	Establish and implement a product assurance program plan and qualification test plan.	Approved.
2. Certification	Manufacturer's QA survey	Self audit
3. Traceability	Traceable to wafer production lot.	Computer lot history records
4. Country of Origin (Not required for 883C)	N/A	Devices manufactured, assembled and tested in Boise, Idaho USA.
<b>MIL-STD 883 Fabrication</b>		
5. Incoming Inspections All Direct Materials	MIL-STD-105D	In-line
6. Wafer Fabrication	Method 2018 SEM Monitors	100%
7. Assembly	Class B Process Monitors	100%
<b>MIL-STD 883, Class B, Rev. C, Method 5004 Screening</b>		
8. Internal Visual	Method 2010, cond. B	100%
9. Temperature Cycle	Method 1010, cond. C	100%
10. Constant Acceleration	Method 2001, cond. E	100%
11. Hermeticity		
A. Fine Leak	Method 1014, cond. A	100%
B. Gross Leak	Method 1014, cond. C	100%
12. Initial Electricals	Manufacturer's documented data sheet @ +125°C	100%
13. Burn-in	Method 1015	100%
14. Final Electrical Post Burn-in Test	Method 5004, Class B, 3.1.16 @ -55°C, +25°C, +125°C 5% PDA and in-line Group A per method 5005	100%
15. Marking	Method 2015	100%
16. External Visual	Method 2009	100%
17. Pack/Ship	Includes C of C, with QCI data (attributes only)	100%
18. Quality Conformance Inspection	Method 5005 in-line Class B	Groups A, B, C, D
<b>Quality Conformance Inspection per Method 5005 (attributes data only)</b>		
19. Group A	Manufacturer's documented data sheet	Each lot/sublot
20. Group B	Package functional and construction tests	Each package type on each lot
21. Group C	Die related	Micro circuit group/every quarter
22. Group D	Package related test	Each package type Generic every 26 weeks



# MILITARY SRAM

# 256K x 1 SRAM

## ADDITIONAL MILITARY SPECIFICATIONS

- SMD 88725
- JAN (consult factory for reference number)
- RAD-tolerant (consult factory)

## FEATURES

- Battery backup – 2 volt data retention
- High speed: 25, 30, 35 and 45ns
- High performance, low power, CMOS double metal process
- Single +5V ( $\pm 10\%$ ) power supply
- Easy memory expansion with  $\overline{CE}$  option
- All inputs and outputs are TTL compatible
- MIL-STD 883 Rev. C, Class B

## OPTIONS


- Timing
  - 25ns access
  - 30ns access
  - 35ns access
  - 45ns access

## MARKING

- Packages
 

Ceramic DIP (300 mil)	C
Ceramic LCC	EC
- Two Volt Data Retention L

## PIN ASSIGNMENT (Top View)



## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x 1 configuration features separate data input and output.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	CE	WE	OUTPUT	POWER
STANDBY	H	X	HIGH Z	STANDBY
READ	L	H	DOUT	ACTIVE
WRITE	L	L	HIGH Z	ACTIVE

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on any input relative to V <sub>SS</sub> .....	-2.0V to +7.0V
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Voltage applied to D <sub>OUT</sub> .....	-1.0V to 6.0V
Storage Temperature .....	-65°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA
Lead Temperature (soldering, 10 seconds) .....	+260°C
Junction Temperature .....	+175°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(-55°C ≤ T<sub>C</sub> ≤ 125°C, V<sub>CC</sub> = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	6.0	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.},$ Output Open	I <sub>CC</sub>		100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}, V_{CC} = \text{Max.},$ $f = \frac{1}{T_{RC(MIN)}} = \frac{1}{T_{WC(MIN)}} \text{ Hz}$	I <sub>SBT1</sub>		40	mA	
	$\overline{CE} \geq V_{IH},$ all other inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> , V <sub>CC</sub> = Max., f = 0Hz	I <sub>SBT2</sub>		20	mA	
	$\overline{CE} \geq (V_{CC} - 0.2V), V_{CC} = \text{Max.},$ all other inputs ≤ 0.2V or ≥ (V <sub>CC</sub> - 0.2V), f = 0Hz	I <sub>SBC2</sub>		10	mA	
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

MILITARY FAST SRAM

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz, V <sub>CC</sub> = 5V	C <sub>I</sub>		8	pF	4
Output Capacitance		C <sub>O</sub>		8	pF	4

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ( $-55^{\circ}\text{C} \leq T_C \leq 125^{\circ}\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ )

DESCRIPTION	SYM	-25		-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>											
READ cycle time	$t_{RC}$	25		30		35		45		ns	
Address access time	$t_{AA}$		25		30		35		45	ns	
Chip enable access time	$t_{ACE}$		25		30		35		45	ns	
Output hold from address change	$t_{OH}$	5		5		5		5		ns	
Chip enable to output in low Z	$t_{LZCE}$	5		5		5		5		ns	
Chip disable to output in high Z	$t_{HZCE}$		15		20		20		20	ns	6, 7
Chip enable to power up time	$t_{PU}$	0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		25		30		35		45	ns	
<b>WRITE Cycle</b>											
WRITE cycle time	$t_{WC}$	25		30		35		45		ns	
Chip enable to end of write	$t_{CW}$	20		25		30		40		ns	
Address Valid to end of write	$t_{AW}$	20		25		30		40		ns	
Address set-up time	$t_{AS}$	0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	2		2		2		2		ns	
Write pulse width	$t_{WP}$	20		25		25		30		ns	
Data set-up time	$t_{DS}$	16		18		20		20		ns	
Data hold time	$t_{DH}$	2		2		2		2		ns	
Write disable to output in low Z	$t_{LZWE}$	0		0		0		0		ns	
Write enable to output in high Z	$t_{HZWE}$	0	15	0	15	0	15	0	20	ns	6

## AC TEST CONDITIONS

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference level .....	1.5V
Output reference level .....	1.5V
Output load .....	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

## NOTES

- All voltages referenced to V<sub>SS</sub> (GND).
- 3.0V for pulse width < 20ns.
- I<sub>CC</sub> is dependent on output loading and cycle rates. The specified value applies with the output unloaded, and  $f = \frac{1}{TRC(MIN)} = \frac{1}{TWC(MIN)}$  Hz.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- t<sub>HZCE</sub> and t<sub>HZWE</sub> are tested with CL = 5pF as


in Fig. 2. Transition is measured ± 500mV from steady state voltage, allowing for actual tester RC time constant.

- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>.
- $\overline{WE}$  is high for READ cycle.
- Device is continuously selected. All Chip Enables held in their active state.
- Address valid prior to or coincident with latest occurring Chip Enable.
- t<sub>RC</sub> = Read Cycle Time. (Page 4)


## DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2	—	V	
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	—	95	1000	μA
		V <sub>CC</sub> =2V	—	350	1500	μA
		V <sub>CC</sub> =3V	—	—	—	—
t <sub>CDR</sub> <sup>(4)</sup>	Chip Deselect to Data Retention Time		0	—	—	ns
t <sub>R</sub> <sup>(4)</sup>	Operation Recovery Time		t <sub>RC</sub> <sup>(11)</sup>	—	—	ns


## LOW V<sub>CC</sub> DATA RETENTION WAVEFORM




**READ CYCLE NO. 1 (8, 9)**




**READ CYCLE NO. 2 (7, 8, 10)**



**WRITE CYCLE NO. 1  
(Write Enable Controlled)**



**WRITE CYCLE NO. 2  
(Chip Enable Controlled)**




 DON'T CARE  
 UNDEFINED

MILITARY FAST SRAM

## MICRON MIL-STD 883C PRODUCT ASSURANCE FLOW

Description of Requirements and Screens	Methods and Test Conditions	Comment
<b>General MIL-M-38510</b>		
1. MIL-STD 883, Class B, Rev C	Establish and implement a product assurance program plan and qualification test plan.	Approved
2. Certification	Manufacturer's QA survey	Self audit
3. Traceability	Traceable to wafer production lot.	Computer lot history records
4. Country of Origin (Not required for 883C)	N/A	Devices manufactured, assembled and tested in Boise, Idaho USA.
<b>MIL-STD 883 Fabrication</b>		
5. Incoming Inspections All Direct Materials	MIL-STD-105D	In-line
6. Wafer Fabrication	Method 2018 SEM Monitors	100%
7. Assembly	Class B Process Monitors	100%
<b>MIL-STD 883, Class B, Rev. C, Method 5004 Screening</b>		
8. Internal Visual	Method 2010, cond. B	100%
9. Temperature Cycle	Method 1010, cond. C	100%
10. Constant Acceleration	Method 2001, cond. E	100%
11. Hermeticity	Method 1014, cond. A	100%
A. Fine Leak	Method 1014, cond. C	100%
B. Gross Leak	Manufacturer's documented data sheet @ +125°C	100%
12. Initial Electricals	Method 1015	100%
13. Burn-in	Method 5004, Class B, 3.1.16 @ -55°C, +25°C, +125°C	100%
Burn-in Test	5% PDA and in-line Group A per method 5005	100%
15. Marking	Method 2015	100%
16. External Visual	Method 2009	100%
17. Pack/Ship	Includes C of C, with QCI data (attributes only)	100%
18. Quality Conformance Inspection	Method 5005 in-line Class B	Groups A, B, C, D
<b>Quality Conformance Inspection per Method 5005 (attributes data only)</b>		
19. Group A	Manufacturer's documented data sheet	Each lot/sublot
20. Group B	Package functional and construction tests	Each package type on each lot
21. Group C	Die related	Micro circuit group/every quarter
22. Group D	Package related test	Each package type Generic every 26 weeks

## ORDER INFORMATION



The Micron Fast SRAM family is functionally equivalent to other manufacturer's 883 compliant devices. These products are manufactured and quality controlled in the U.S.A. at Micron's modern Boise, Idaho facility. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring quality and reliability.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you.

MILITARY FAST SRAM

---

<b>DYNAMIC RAMs</b> .....	<b>1</b>
<b>DYNAMIC RAM MODULES</b> .....	<b>2</b>
<b>MULTIPOINT DYNAMIC RAMs (VRAMs)</b> .....	<b>3</b>
<b>STATIC RAMs</b> .....	<b>4</b>
<b>CACHE DATA RAMs</b> .....	<b>5</b>
<b>FIFO MEMORIES</b> .....	<b>6</b>
<b>MILITARY PRODUCTS</b> .....	<b>7</b>
<b>PACKAGE INFORMATION</b> .....	<b>8</b>
<b>SALES INFORMATION</b> .....	<b>9</b>

---






<b>PACKAGE TYPE</b>	<b>PIN COUNT</b>	<b>PAGE</b>
<b>PLASTIC DIP</b> .....	16 .....	8-3
	18 .....	8-4
	20 .....	8-5
	22 .....	8-6
	24 .....	8-7
	28 .....	8-8
<b>CERAMIC DIP</b> .....	16 .....	8-9
	18 .....	8-10
	20 .....	8-11
	22 .....	8-12
	24 .....	8-13
	28 .....	8-14
<b>PLASTIC ZIP</b> .....	16 .....	8-15
	20 .....	8-15
	24 .....	8-16
	28 .....	8-16
<b>PLCC</b> .....	18 .....	8-17
<b>PLASTIC SOJ</b> .....	20 .....	8-18
	24 .....	8-18
	28 .....	8-19
<b>CERAMIC LCC</b> .....	18 .....	8-20
	20 .....	8-21
	22 .....	8-21
	28 .....	8-22
	32 .....	8-22
<b>FLAT PACK</b> .....	16 .....	8-23
	18 .....	8-23
	20 .....	8-24
<b>MODULE SIP</b> .....	22 .....	8-25
	24 .....	8-25
	30 .....	8-26
<b>MODULE SIMM</b> .....	30 .....	8-28
	72 .....	8-29




16-PIN PLASTIC DIP  
PA




All dimensions in inches (millimeters)  $\frac{\text{Max.}}{\text{Min.}}$

## 18-PIN PLASTIC DIP PB




All dimensions in inches (millimeters) Max. Min.

## 18-PIN PLASTIC DIP PC




All dimensions in inches (millimeters) Max. Min.


## 20-PIN PLASTIC DIP PD




## 20-PIN PLASTIC DIP PE



## 22-PIN PLASTIC DIP PF




## 24-PIN PLASTIC DIP PG



All dimensions in inches (millimeters)  $\frac{\text{Max.}}{\text{Min.}}$


## 24-PIN PLASTIC DIP PH




All dimensions in inches (millimeters)  $\frac{\text{Max.}}{\text{Min.}}$




## 28-PIN PLASTIC DIP PJ



## 28-PIN PLASTIC DIP PK




16-PIN CERAMIC DIP  
CA




All dimensions in inches (millimeters)  $\frac{\text{Max.}}{\text{Min.}}$


## 18-PIN CERAMIC DIP CB



## 18-PIN CERAMIC DIP CC




20-PIN CERAMIC DIP  
CD



All dimensions in inches (millimeters) <sup>Max.</sup> / <sub>Min.</sub>


22-PIN CERAMIC DIP  
CE




All dimensions in inches (millimeters)  $\frac{\text{Max.}}{\text{Min.}}$

PACKAGE INFORMATION


## 24-PIN CERAMIC DIP CF



## 24-PIN CERAMIC DIP CG






28-PIN CERAMIC DIP  
CH



All dimensions in inches (millimeters)  $\frac{\text{Max.}}{\text{Min.}}$ .




PACKAGE INFORMATION

## 16-PIN PLASTIC ZIP ZA



All dimensions in inches (millimeters)  $\frac{\text{Max.}}{\text{Min.}}$


## 20-PIN PLASTIC ZIP ZB



All dimensions in inches (millimeters)  $\frac{\text{Max.}}{\text{Min.}}$




## 24-PIN PLASTIC ZIP ZC





All dimensions in inches (millimeters) Max. Min.

## 28-PIN PLASTIC ZIP ZD




18-PIN PLCC  
EJA




All dimensions in inches (millimeters)  $\frac{\text{Max.}}{\text{Min.}}$


## 20-PIN PLASTIC SOJ DJA




## 24-PIN PLASTIC SOJ DJB



## 28-PIN PLASTIC SOJ DJC




## 28-PIN PLASTIC SOJ DJD




All dimensions in inches (millimeters) Max.  
Min.


18-PIN CERAMIC LCC  
ECA




18-PIN CERAMIC LCC  
ECB




20-PIN CERAMIC LCC  
ECC




22-PIN CERAMIC LCC  
ECD




## 28-PIN CERAMIC LCC ECE



## 32-PIN CERAMIC LCC ECF



16-PIN FLAT PACK  
FA



18-PIN FLAT PACK

TBD




---

**20-PIN FLAT PACK**


TBD

## 22-PIN MODULE SIP MA




All dimensions in inches (millimeters)  $\frac{\text{Max.}}{\text{Min.}}$ .

## 24-PIN MODULE SIP MB




All dimensions in inches (millimeters)  $\frac{\text{Max.}}{\text{Min.}}$ .

30-PIN MODULE SIP  
MC




All dimensions in inches (millimeters)  $\frac{\text{Max.}}{\text{Min.}}$ .

30-PIN MODULE SIP  
MD




All dimensions in inches (millimeters)  $\frac{\text{Max.}}{\text{Min.}}$ .

## 30-PIN MODULE SIP ME




All dimensions in inches (millimeters)  $\frac{\text{Max.}}{\text{Min.}}$ .

## 30-PIN MODULE SIP MG




All dimensions in inches (millimeters)  $\frac{\text{Max.}}{\text{Min.}}$ .

## 30-PIN MODULE SIMM MH




## 30-PIN MODULE SIMM MI




All dimensions in inches (millimeters)  $\frac{\text{Max.}}{\text{Min.}}$

## 30-PIN MODULE SIMM MJ



All dimensions in inches (millimeters)  $\frac{\text{Max.}}{\text{Min.}}$

## 72-PIN MODULE SIMM MK



**Notes:** All dimensions are in inches (millimeters). Tolerances are to be determined.



---

<b>DYNAMIC RAMs</b> .....	<b>1</b>
<b>DYNAMIC RAM MODULES</b> .....	<b>2</b>
<b>MULTIPORT DYNAMIC RAMs (VRAMs)</b> .....	<b>3</b>
<b>STATIC RAMs</b> .....	<b>4</b>
<b>CACHE DATA RAMs</b> .....	<b>5</b>
<b>FIFO MEMORIES</b> .....	<b>6</b>
<b>MILITARY PRODUCTS</b> .....	<b>7</b>
<b>PACKAGE INFORMATION</b> .....	<b>8</b>
<b>SALES INFORMATION</b> .....	<b>9</b>


---





## Micron Component Group Product Numbering

Format = AA BB CC DDDD EEE-FF GGGG





**ALABAMA****Representative**

Electronic Sales Incorporated  
303 Williams Avenue  
Suite 422  
Huntsville, AL 35801  
Phone - 205-533-1735  
TWX - 810-726-2107  
FAX - 205-534-4404

**Distributors**

Hall-Mark Electronics Corporation #07  
4900 Bradford Drive  
Huntsville, AL 35807  
Phone - 205-837-8700  
TWX - 810-726-2187

Pioneer Technology  
4825 University Square  
Huntsville, AL 35816  
Phone - 205-837-9300  
TWX - 810-726-2197  
FAX - 205-837-9358

**ARIZONA****Representative**

Quatra Electronic Sales Incorporated  
4645 South Lakeshore Drive  
Tempe, AZ 85282  
Phone 602-820-7050  
FAX 602-820-7054

**Distributors**

Anthem Electronics Incorporated  
1727 East Weber Drive  
Tempe, AZ 85281  
Phone - 602-966-6600  
TWX - 910-950-0110  
FAX - 602-966-4826

Hall-Mark Electronics Corporation  
4937 S. 36th Place  
Phoenix, AZ 85040  
Phone - 602-437-1200  
FAX - 602-437-2348

Wyle Laboratories  
17855 North Black Canyon Highway  
Phoenix, AZ 85623  
Phone - 602-866-2888  
TWX - 371-2871  
FAX - 602-866-6957

**ARKANSAS****Representative**

Nova Marketing Incorporated  
7955 East 50th Street  
Suite 1339  
Tulsa, OK 74145  
Phone - 918-660-5105

**Distributors**

Hall-Mark Electronics Corporation  
11420 Pagemill Road  
Dallas, TX 75243  
Phone - 214-553-4300  
TWX - 910-860-5577  
FAX - 214-343-5988

Pioneer Electronics  
13710 Omega Road  
Dallas, TX 75234  
Phone - 214-386-7300  
TWX - 910-860-5563  
FAX - 214-490-6419

Wyle Laboratories  
1810 N. Greenville Avenue  
Richardson, TX 75083  
Phone - 214- 235-9953  
FAX - 214-644-5064

**CALIFORNIA****Representatives**

C-K Associates  
8333 Clairemont Mesa Boulevard  
Suite 102  
San Diego, CA 92111  
Phone - 619-279-0420  
TWX - 910-335-2009  
FAX - 619-279-7650

Jones & McGeoy Sales Incorporated  
801 Parkcenter Drive  
Suite 250  
Santa Ana, CA 92705  
Phone - 714-547-6466  
TWX - 510-601-4878  
Telex - 989057  
FAX - 714-547-7670

Jones & McGeoy Sales Incorporated  
15350 Sherman Way  
Van Nuys, CA 91406  
Phone - 818-994-6500  
FAX - 818-994-8929

**Distributors**

Anthem Electronics Incorporated  
1040 E. Brokaw Road  
San Jose, CA 95131  
Phone - 408-295-4200  
FAX - 408-282-1542

Anthem Electronics Incorporated  
20640 Bahama Street  
Chatsworth, CA 91311  
Phone - 818-700-1000  
FAX - 818-709-7639

Anthem Electronics Incorporated  
1 Old Field Drive  
East Irvine, CA 92718  
Phone - 714-768-4444  
TWX - 910-595-1583  
FAX - 714-480-4747

Anthem Electronics Incorporated  
4700 Northgate Boulevard  
Sacramento, CA 95834  
Phone - 916-922-6800  
FAX - 916-922-3439

Anthem Electronics Incorporated  
9369 Carroll Park Drive  
San Diego, CA 92121  
Phone - 619-453-9005  
FAX - 619-546-7893

Hall-Mark Electronics Corporation  
6341 Auburn Boulevard  
Suite D  
Citrus Heights, CA 95610  
Phone - 916-722-8600

Hall-Mark Electronics Corporation  
3878 Ruffin Road  
Unit 10A  
San Diego, CA 92123  
Phone - 619-268-1201

Hall-Mark Electronics Corporation  
8130 Remmet Avenue  
Canoga Park, CA 91304  
Phone - 818-716-7300

Hall-Mark Electronics Corporation  
1110 Ringwood Court  
San Jose, CA 95131  
Phone - 408-432-0900  
TWX - 910-339-9505  
FAX - 408-433-0745

Hall-Mark Electronics Corporation  
19220 South Normandie Avenue  
Torrance, CA 90502  
Phone - 213-217-8400

Wyle Laboratories  
124 Maryland Street  
El Segundo, CA 90245  
Phone - 213-322-8100

Wyle Laboratories  
3000 Bowers Avenue  
Santa Clara, CA 95051  
Phone - 408-727-2500  
TWX - 910-338-0296  
FAX - 408-727-5896

Wyle Laboratories  
17872 Cowan Avenue  
Irvine, CA 92714  
Phone - 714-863-9953  
Telex - 714-371-9599  
FAX - 714-863-0473

Wyle Laboratories  
11151 Sun Center Drive  
Rancho Cordova, CA 95670  
Phone - 916-638-5282  
TWX - 713719279  
Telex - 3103719279  
FAX - 916-638-1491

Wyle Laboratories  
9625 Chesapeake Drive  
San Diego, CA 92123  
Phone - 619-565-9171  
Telex - 3719592

Wyle Laboratories  
26677 W. Agoura Road  
Calabasas, CA 91302  
Phone - 818-880-9000  
Telex - 3103720232

Hall-Mark Electronics Corporation  
6950 South Tucson Way  
Englewood, CO 80112  
Phone - 303-790-1662  
TWX - 910-931-0472  
FAX - 303-790-4991

**CANADA****Representatives**

Clark-Hurman Associates  
37 George Street North  
Suite 404  
Brampton, Ontario  
L6X1RS  
Canada  
Phone - 416-453-1118  
Telex - 06988501  
FAX 416-453-5609

Clark-Hurman Associates  
66 Colonnade Road  
Suite 205  
Nepean, Canada  
Canada  
Phone - 613-727-5626  
FAX - 613-727-1707

**Distributor**

Semad Electronic  
85 Spy Court  
Markham, Ontario  
Canada L3R 4Z4  
Phone - 416-475-8500  
FAX - 416-475-4158

**COLORADO****Representative**

Wescom Marketing  
4851 Independence Street  
Suite 159  
Wheatridge, CO 80033  
Phone - 303-422-8957  
FAX - 303-422-9892

**Distributors**

Anthem Electronics Incorporated  
373 Inverness Drive South  
Englewood, CO 80112  
Phone - 303-790-4500  
FAX - 303-790-4532

Wyle Laboratories  
451 E 124th Street  
Thornton, CO 80241  
Phone - 303-457-9953  
Telex - 372-0529  
FAX - 303-457-4831

**CONNECTICUT****Representative**

Advanced Tech Sales Incorporated  
Park Place West,  
Suite 102,  
348 Park Street  
North Reading, MA 01864  
Phone - 617-664-0888  
TWX - 510-100-9762  
FAX - 617-664-5503

**Distributors**

Hall-Mark Electronics Corporation  
33 Village Lane  
Wallingford, CT 06492  
Phone - 203-271-2844  
FAX - 203-271-1704

Anthem Electronics  
170 Research Parkway  
Meriden, CT 06450  
Phone - 203-237-2282

Pioneer Electronics  
112 Main Street  
Norwalk, CT 06851  
Phone - 203-853-1515  
TWX - 710-468-3373  
FAX - 203-838-9901

**DELAWARE****Representative**

Omega Electronic Sales Incorporated  
1 Fairway Plaza  
Suite 108  
Huntingdon Valley, PA 19006  
Phone - 215-947-4135  
TWX - 510-665-5485  
FAX - 215-938-1984

**Distributor**

Pioneer Technologies Incorporated  
261 Gibraltia Road  
Horsham, PA 19044  
Phone - 215-674-4000  
TWX - 510-665-6778  
FAX - 215-674-3107

**DISTRICT OF COLUMBIA****Representative**

Electronic Engineering & Sales, Inc.  
235 Prince George Street  
Annapolis, MD 21401  
Phone - 301-269-4234  
FAX - 301-269-6476  
Mobile - 301-440-0818

**Distributor**

Pioneer Technologies Corporation  
9100 Gaither Road  
Gaithersburg, MD 20877  
Phone - 301-921-0660  
TWX - 710-828-0545  
FAX - 301-921-4255

**FLORIDA****Representatives**

Delmac Sales Incorporated  
2000 Tree Fork Lane  
Suite 106  
Longwood, FL 32750  
Phone - 407-831-0040  
FAX - 407-831-0025

Delmac Sales Incorporated  
1701 W. Hillsboro Boulevard  
Suite 304  
Deerfield Beach, FL 33441  
Phone - 305-427-7788  
TWX - 510-956-3151  
FAX - 305-427-7949

Delmac Sales Incorporated  
1170 Woodlawn Street  
Clearwater, FL 33516  
Phone - 813-447-5192  
TWX 510-100-5606  
FAX - 813-447-2622

**Distributors**

Hall-Mark Electronics Corporation  
15301 Roosevelt Boulevard  
Suite 303  
Clearwater, FL 33520  
Phone - 813-530-4543  
TWX - 810-863-0410  
FAX - 813-535-3865

Hall-Mark Electronics Corporation  
3161 Southwest 15th Street  
Pompano Beach, FL 33069  
Phone - 305-971-9280  
TWX - 510-956-9720

Hall-Mark Electronics Corporation  
7648 Southland Boulevard  
Suite 100  
Orlando, FL 32809  
Phone - 407-855-4020  
TWX - 810-850-0105

Pioneer Electronics  
337 South-North Lake #1000  
Altamonte Springs, FL 32701  
Phone - 407-834-9090  
TWX - 810-853-0284  
FAX - 407-834-0865

Pioneer Electronics  
674 S. Military Trail  
Deerfield Beach, FL 33442  
Phones - 305-428-8877  
TWX - 510-955-9653  
FAX - 305-481-2950

**GEORGIA****Representative**

Electronic Sales Incorporated  
3103A Medlock Bridge Road  
Norcross, Georgia 30071  
Phone - 404-448-6554  
TWX - 910-380-7192

**Distributors**

Hall-Mark Electornics Corporation  
6410 Atlantic Boulevard  
Suite 115  
Norcross, GA 30071  
Phone - 404-447-8000  
TWX - 810-766-4510

Pioneer Technology  
3100F Northwoods Place  
Norcross, GA 30071  
Phone - 404-448-1711  
TWX - 810-766-4515  
FAX - 404-446-8270

**HAWAII****Representative**

Anthem Electronics Incorporated  
1040 E. Brokaw Road  
San Jose, CA 95131  
Phone - 408-295-4200  
FAX - 408-282-1542

**Distributors**

Anthem Electronics Incorporated  
1040 Brokaw Road  
San Jose, CA 95131  
Phone - 408-295-4200  
FAX - 408-2822-1542

Hall-Mark Electronics Corporation  
1110 Ringwood Court  
San Jose, CA 95131  
Phone - 408-432-0900  
TWX - 910-339-9505  
FAX - 408-433-0745

Wyle Laboratories  
3000 Bowers Avenue  
Santa Clara, CA 95051  
Phone - 408-727-2500  
TWX - 910-338-0296  
FAX - 408-727-5896

**IDAHO****Representative**

Wescom Marketing  
3501 South Main  
Salt Lake City, Utah 84115  
Phone - 801-269-0419  
FAX - 801-269-0665

**Distributor**

Oakley Electronics  
2801 West Idaho  
Boise, Idaho 82702  
Phone - 208-343-7937

**ILLINOIS****Representatives**

Hitec Central Incorporated  
803 Choctaw  
Independence, MO 64056  
Phone - 816-796-6684  
FAX - 816-796-6562

Oasis Sales Corporation  
1101 Tonne Road  
Elk Grove Village, IL 60007  
Phone - 312-640-1850  
TWX - 62578340  
FAX - 312-640-9432

**Distributors**

Anthem Electronics Incorporated  
180 Crossen Avenue  
Elk Grove Village, IL 60007  
Phone - 312-640-6066  
FAX - 312-640-6302

Hall-Mark Electronics Corporation  
210 Mittel Drive  
Wooddale, IL 60191  
Phone - 312-860-3800  
FAX - 312-860-0239



Pioneer Electronics  
2171 Executive Drive  
Suite 200  
Addison, IL 60101  
Phone - 312-495-9680  
FAX - 312-495-9831

**INDIANA****Representative**

Electronic Marketing Consultants Incorporated  
4470 North College Avenue  
Indianapolis, IN 46205  
Phone - 317-921-3450  
FAX - 317-921-3459  
Telex - 62880527

**Distributors**

Hall-Mark Electronics Corporation  
4275 W. 96th Street  
Indianapolis, IN 46268  
Phone - 317-872-8875

Pioneer Electronics  
6408 Castle Place Drive  
Indianapolis, IN 46250  
Phone - 317-849-7300  
TWX - 810-260-1794  
FAX - 317-842-5998

**IOWA****Representative**

HITEC Central Incorporated  
1644 26th Street N.W.  
Cedar Rapids, IA 52405  
Phone - 319-396-3228

**Distributors**

Anthem Electronics Incorporated  
10025 Valley View Road  
Suite 160  
Eden Prairie, MN 55344  
Phone - 612-944-5454  
FAX - 612-944-3405

Hall-Mark Electronics Corporation  
13750 Shoreline Drive  
Earth City, MO 63045  
Phone - 314-291-5350  
TWX - 910-762-0672

Hall-Mark Electronics Corporation  
210 Mittel Drive  
Wooddale, IL 60191  
Phone - 312-860-3800  
FAX - 312-860-0239

Pioneer Electronics  
7625 Golden Triangle Drive  
Eden Prairie, MN 55344  
Phone - 612-944-3355  
TWX- 910-576-2737  
FAX - 612-935-1921

**KANSAS****Representative**

HITEC Central Incorporated  
803 Choctaw  
Independence, MO 64056  
Phone - 816-796-6684  
FAX - 816-796-6562

**Distributors**

Hall-Mark Electronics Corporation  
10809 Lakeview Avenue  
Lenexa, KS 66215  
Phone - 913-888-4747  
TWX - 910-380-6767  
FAX - 913 - 888-0532

Pioneer Electronics  
10551 Lackman Road  
Lenexa, KS 66215  
Phone - 913-492-0500  
TWX - 510-601-6411  
FAX - 913-492-7832

**KENTUCKY****Representative**

Electronic Marketing Consultants Incorporated  
4470 North College Avenue  
Indianapolis, IN 46205  
Phone - 317-921-3450  
Telex - 62880527  
FAX - 317-921-3459

**Distributors**

Hall-Mark Electronics Corporation  
400 East Welson Bride Road  
Suite S  
Worthington, OH 43085  
Phone - 614-888-3313  
TWX - 810-339-2586  
FAX - 614-888-0767

Pioneer Electronics  
4433 Interpoint Boulevard  
Dayton, OH 45424  
Phone - 513-236-9900  
TWX - 810-459-1622  
FAX - 513-236-8133

**LOUISIANA****Representative**

Nova Marketing Incorporated  
8350 Meadow Road Suite 174  
Dallas, TX 75231  
Phone - 214-750-6082  
TWX - 910-861-9185  
FAX - 214-750-6068

**Distributors**

Hall-Mark Electronics Corporation  
11420 Pagemill Road  
Dallas, TX 75243  
Phone - 214-553-4300  
TWX - 910-860-5577  
FAX - 214-343-5988

Pioneer Electronics  
13710 Omega Road  
Dallas, TX 75234  
Phone - 214-386-7300  
TWX - 910-860-5563  
FAX - 214-490-6419

Wyle Laboratories  
1810 North Greenville Avenue  
Richardson, TX 75083  
Phone - 214-235-9953  
FAX - 214-644-5064

**MAINE****Representative**

Advanced Technology Sales Incorporated  
Park Place West,  
Suite 102,  
348 Park Street  
North Reading, MA 01864  
Phone - 617-664-0888  
TWX - 510-100-9762  
FAX - 617-664-5503

**Distributors**

Anthem Electronics  
36 Jonspin Road  
Wilmington, MA 01887  
Phone - 617-657-5170  
FAX - 617-657-6008

Hall-Mark Electronics Corporation  
6 Cook Street  
Billerica, MA 01821  
Phone - 617-935-9777  
TWX - 710-348-0617  
FAX - 617-667-4129

Pioneer Electronics  
44 Hartwell Avenue  
Lexington, MA 02173  
Phone - 617-861-9200  
TWX - 710-326-6617  
FAX - 617-863-1547

**MARYLAND****Representative**

Electronic Engineering & Sales Inc.  
235 Prince George Street  
Annapolis, Maryland 21401  
Phone - 301-269-4234  
FAX - 301-269-6476  
Mobile - 301-440-0818

**Distributors**

Anthem Electronics  
9020A Menden Hall Court  
Columbia, MD 21045  
Phone - 301-381-0040

Hall-Mark Electronics Corporation  
10240 Old Columbia Road  
Columbia, MD 21046  
Phone - 301-988-9800  
TWX - 910-862-1907  
FAX - 301-381-2036

Pioneer Technology Corporation  
9100 Gaither Road  
Gaithersburg, MD 20877  
Phone - 301-921-0660  
TWX - 710-828-0545  
FAX - 301-921-4255

## **MASSACHUSETTS**

### **Representative**

Advanced Tech Sales Incorporated  
Park Place West,  
Suite 102,  
348 Park Street  
North Reading, ME 01864  
Phone - 617-664-0888  
TWX - 510-100-9762  
FAX - 617-664-5503

### **Distributors**

Anthem Electronics  
36 Jonspin Road  
Wilmington, MA 01887  
Phone - 617-657-5170  
FAX - 617-657-6008

Hall-Mark Electronics Corporation  
6 Cook Street  
Billerica, MA 01821  
Phone - 617-935-9777  
TWX - 710-348-0617  
FAX - 617-667-4129

Pioneer Electronics  
44 Hartwell Avenue  
Lexington, MA 02173  
Phone - 617-861-9200  
TWX - 710-326-6617  
FAX - 617-863-1547

## **MICHIGAN**

### **Representatives**

Rathsburg Associates Incorporated  
17600 Northland Park Court  
Suite 100  
P.O. Box 5037  
Southfield, MI 48086-5037  
Phone - 313-559-9700  
TWX - 810-243-4064  
FAX - 313-559-1405

Rathsburg Associates Incorporated  
2680 Horizon, S.E.  
Grand Rapids, MI 49506  
Phone - 616-949-7400  
FAX - 616-949-1909

### **Distributors**

Hall-Mark Electronics Corporation  
38027 Schoolcraft Road  
Livonia, MI 48150  
Phone - 313-462-1205

Pioneer Electronics  
4505 Broadmoor Avenue, S.E.  
Grand Rapids, MI 46508  
Phone - 616-698-1800  
TWX - 510-600-1800  
FAX - 616-698-1831

Pioneer Electronics  
13485 Stanford  
Livonia, MI 48150  
Phone - 313-525-1800  
TWX - 810-242-3271  
FAX - 313-427 3720

## **MINNESOTA**

### **Representative**

HMR Incorporated  
9065 Lyndale Avenue South  
Minneapolis, MN 55420  
Phone - 612-888-2122  
TWX - 910-576-2755  
FAX - 612-576-2755

**Distributors**

Anthem Electronics Incorporated  
10025 Valley View Raod  
Suite 160  
Eden Prairie, MN 55344  
Phone - 612-944-5454  
FAX - 612-944-3405

Hall-Mark Electronics Corporation  
10300 Valley View Road  
Suite 101  
Eden Prairie, MN 55344  
Phone - 612-941-2600  
FAX - 612-941-5778

Pioneer Electronics  
7625 Golden Triangle Drive  
Eden Prairie, MN 55344  
Phone - 612-944-3355  
TWX - 910-576-2737  
FAX - 612-935-1921

**MISSISSIPPI****Representative**

Electronic Sales Incorporated  
303 Williams Avenue,  
Suite 422,  
Huntsville, AL 35801  
Phone - 205-533-1735  
TWX - 810-726-2107  
FAX - 205-534-4404

**Distributor**

Hall-Mark Electronics Corporation  
4900 Bradford Drive  
Huntsville, AL 35807  
Phone - 205-837-8700  
TWX - 810-726-2187

**MISSOURI****Representatives**

HITEC Central Incorporated  
2282 Goldfinch  
Florissant, MO 63031  
Phone - 314-831-9377  
FAX - 314-838-1148

HITEC Central Incorporated  
803 Choctaw  
Independence, MO 64056  
Phone - 816-796-6684  
FAX - 816-796-6562

**Distributors**

Hall-Mark Electronics Corporation  
13750 Shoreline Drive  
Earth City, MO 63045  
Phone - 314-291-5350  
TWX - 910-762-0672

Pioneer Electronics  
655 Craig Road  
St Louis, MO 63141  
Phone - 314-432-4350

**MONTANA****Distributors**

Almac Electronics  
E 10905 Montgomery  
Spokane, WA 99206  
Phone - 509-924-9500  
1-800-325-6545

Oakley Electronics  
2801 West Idaho  
Boise, ID 83702  
Phone - 208-343-7937

**NEBRASKA****Representative**

Wescom Marketing  
4851 Independence Street  
Suite 159  
Wheatridge, CO 80033  
Phone - 303-422-8957  
FAX - 303-422-9892

**Distributors**

Hall-Mark Electronics Corporation  
6950 South Tucson Way  
Englewood, CO 80112  
Phone - 303-790-1662  
TWX - 910-931-0472  
FAX - 303-790-4991

Wyle Laboratories  
451 E 124th Street  
Thornton, CO 80241  
Phone - 303-457-9953  
TWX - 372-0529  
FAX - 303-457-4831

**NEVADA****Distributors**

Anthem Electronics Incorporated  
4700 Northgate Boulevard  
Sacramento, CA 95834  
Phone - 916-922-6800  
FAX - 916-922-3439

Hall-Mark Electronics Corporation  
6341 Auburn Boulevard  
Suite D  
Citrus Heights, CA 95610  
Phone - 916-922-8600

Wyle Laboratories  
11151 Sun Center Drive  
Rancho Cordova, CA 95670  
Phone - 916-638-5282  
TWX - 713719279  
Telex - 3103719279  
FAX - 916-638-1491

**NEW HAMPSHIRE****Representative**

Advanced Technology Sales Incorporated  
Park Place West,  
Suite 102,  
348 Park Street  
North Reading, MA 01864  
Phone - 617-664-0888  
TWX - 510-100-9762  
FAX - 617-664-5503

**Distributors**

Hall-Mark Electronics Corporation  
6 Cook Street  
Billerica, MA 01821  
Phone - 617-935-9777  
TWX - 710-348-0617  
FAX - 617-667-4129

Anthem Electronics  
36 Jonspin Road  
Wilmington, MA 01887  
Phone - 617-657-5170  
FAX - 617-657-6008

Pioneer Electronics  
44 Hartwell Avenue  
Lexington, MA 02173  
Phone - 617-861-9200  
TWX - 710-326-6617  
FAX - 617-863-1547

**NEW JERSEY****Representative**

Omega Electronics Sales Incorporated  
1 Fairway Plaza  
Suite 108  
Huntingdon Valley, PA 19006  
Phone - 215-947-4135  
TWX - 510-665-5485  
FAX - 215-938-1984

**Distributors**

Anthem Electronics  
311 Rt 46 West  
Fairfield, NJ 07006  
Phone - 210-227-7960

Hall-Mark Electronics Corporation  
107 Fairfield Road  
Fairfield, NJ 07006  
Phone - 201-575-4415  
TWX - 710-734-4409

Hall-Mark Electronics Corporation  
11000 Midlantic Drive  
Mt. Laurel, NJ 08054  
Phone - 609-235-1900  
TWX - 710-940-0660

Hall-Mark Electronics Corporation  
10 Old Bloomfield Avenue  
Pinebrook, NJ 07058  
Phone - 201-882-9773

Pioneer Electronics  
45 Route 46  
Pinebrook, NJ 07058  
Phone - 201-575-3510  
TWX - 710-734-4382  
FAX - 201-575-3454

## **NEW MEXICO**

### **Representative**

Quatra Associates Incorporated  
9704 Admiral Dewey Northeast  
Albuquerque, NM 87111  
Phone - 505-821-1455

Emtec Sales Incorporated  
299 Ridgedale Avenue  
East Hanover, N.J. 07936  
Phone - 201-428-0600  
TWX - 710-994  
FAX - 201-428-9594

### **Distributors**

Anthem Electronics Inc.  
1727 East Weber Drive  
Tempe, AZ 85281  
Phone - 602-966-6600  
TWX - 910-950-0110  
FAX - 602-966-4826

Hall-Mark Electronics Corporation  
4937 South 36th Place  
Phoenix, AZ 85040  
Phone - 602-437-1200  
FAX - 602-437-2348

Wyle Laboratories  
17855 North Black Canyon Highway  
Phoenix, AZ 85023  
Phone - 602-866-2888  
Telex - 3712871  
FAX - 602-866-6937

## **NEW YORK**

### **Representatives**

Emtec Sales Incorporated  
299 Ridgedale Avenue  
East Hanover, NJ 07936  
Phone - 201-428-0600  
TWX - 710-994-4867  
FAX - 201-428-9594

Gen-Tech Electronics  
4855 Executive Drive  
Liverpool, NY 13088  
Phone - 315-451-3480  
TWX - 710-545-0250  
FAX - 315-451-0988

Gen -Tech Electronics  
41 Burning Tree Lane  
Penfield, NY 14526  
Phone - 716-381-5159

Gen-Tech Electronics  
70 Sandoris Circle  
Rochester, NY 14622  
Phone - 716-467-5016

Gen-Tech Electronics  
5 Arbutus Lane  
MR 97 Binghamton, NY 13901  
Phone - 607-648-8833

### **Distributors**

Anthem Electronics  
400 Oser Avenue  
Hauppaugen N.Y. 11787  
Phone - 516-273-1660

Hall-Mark Electronics Corporation  
101 Comac Street  
Ronkonkoma, NY 11779  
Phone - 516-737-0600  
TWX - 516-222-0162

Hall-Mark Electronics Corporation  
-80 Rockwood Place  
Rochester, NY 14610  
Phone - 716-244-9290

Pioneer Electronics  
68 Corporate Drive  
Binghamton, NY 13904  
Phone - 607-722-9300  
TWX - 510-252-0893  
FAX - 607-722-9562

Pioneer Electronics  
840 Fairport Park  
Fairport, NY 14450  
Phone - 716-381-7070  
TWX - 510-253-7001  
FAX - 716-381-5955

Pioneer Electronics  
60 Crossways Park West  
Woodbury, NY 11797  
Phone - 516-921-8700  
TWX - 510-221-2184  
FAX - 516-921-2143

## **NORTH CAROLINA**

### **Representatives**

Electronic Sales Incorporated  
315 N. Academy,  
Suite 206,  
Cary, NC 27511  
Phone - 919-467-8486  
TWX - 881605  
FAX - 919-469-4286

Electronic Sales Incorporated  
441 E. Arrowood Road  
Apartment E2  
Charlotte, NC 28217  
Phone - 704-522-8428  
FAX - 704-522-8419

### **Distributors**

Hall-Mark Electronics Corporation  
5237 North Boulevard  
Raleigh, NC 27604  
Phone - 919-872-0712  
TWX - 510-928-1831

Pioneer Technology  
9801A Southern Pine Boulevard  
Charlotte, NC 28210  
Phone - 704-527-8188  
TWX - 810-621-0366  
FAX - 704-522-8564

Pioneer Electronics  
2810 Meridian Parkway  
#148  
Durham, NC 27713  
Phone - 919-544-5400

## **NORTH DAKOTA**

### **Representative**

HMR Incorporated  
9065 Lyndale Avenue South  
Minneapolis, MN 55420  
Phone - 612-888-2722  
TWX - 910-576-2755  
FAX - 612-884-4768

### **Distributors**

Anthem Electronics Incorporated  
10025 Valley View Road  
Suite 160  
Eden Prairie, MN 55344  
Phone - 612-944-5454  
FAX - 612-944-3405

Hall-Mark Electronics Corporation  
10300 Valley View Road  
Suite 101  
Eden Prairie, MN 55344  
Phone - 612-941-2600  
FAX - 612-941-5778

Pioneer Electronics  
7625 Golden Triangle Drive  
Eden Prairie, MN 55344  
Phone - 612-944-3355  
TWX - 910-576-2737  
FAX - 612-955-1921

## **OHIO**

### **Representatives**

Rathsburg Associates  
P.O. Box 652  
13965 Chillicothe  
Chesterland, OH 44026  
Phone - 216-338-8899  
FAX - 216-729-6435

Rathsburg Associates  
4433 Interpoint Boulevard  
Dayton, OH 45424  
Phone - 513-236-9900  
FAX - 513-236-8133

**Distributors**

Hall-Mark Electronics Corporation  
5821 Harper Road  
Solon, OH 44139  
Phone - 216-349-4632  
FAX - 216-248-4803

Hall-Mark Electronics Corporation  
400 E. Welson Bridge Road  
Suite S  
Worthington, OH 43085  
Phone - 614-888-3313  
TWX - 810-339-2586  
FAX - 614-888-0767

Pioneer Electronics  
4800 E 131st Street  
Cleveland, OH 44105  
Phone - 216-587-3600  
TWX - 810-421-0011  
FAX - 216-663-1004

Pioneer Electronics  
4433 Interpoint Boulevard  
Dayton, OH 45424  
Phone - 513-236-9900  
TWX - 810-459-1622  
FAX - 513-236-8133

Pioneer Electronics  
5400 Naiman Parkway  
Solon, OH 44139  
Phone - 216-349-1300

**OKLAHOMA****Representative**

Nova Marketing Incorporated  
7955 East 50th Street  
Suite 1339  
Tulsa, OK 74145  
Phone - 918-660-5105

**Distributor**

Hall-Mark Electronics Corporation  
2510 N. Hemlock Lane  
Broken Arrow, OK 74012  
Phone - 918-251-1108

**OREGON****Representative**

Northwest Marketing Associates  
6975 SW Sandburg Road  
Suite 330  
Portland, OR 97223  
Phone - 503-620-0441  
TWX - 910-464-5157  
FAX - 503-684-2451

**Distributors**

Almac Electronics  
1885 N.W. 169th Place  
Beaverton, OR 97006  
Phone - 503-629-8090  
FAX - 503-645-0611

Anthem Electronics Incorporated  
9705 SW Sunshine Ct  
#900  
Beaverton, OR 97005  
Phone - 503-643-1114  
FAX - 503-626-7928

Wyle Laboratories  
5289 N.E. Elam Young Parkway  
Bldg. E100  
Hillsboro, OR 97123  
Phone - 503-640-6000  
TWX - 371-0379  
FAX - 503-640-5846

**PENNSYLVANIA****Representatives**

(Western Pennsylvania)  
Rathsburg & Associates  
4433 Interpoint Boulevard  
Dayton, OH 45424  
Phone - 513-236-9900  
FAX - 513-236-8133

(Eastern Pennsylvania)  
Omega Electronic Sales Incorporated  
1 Fairway Plaza  
Suite 108  
Huntingdon Valley, PA 19006  
Phone - 215-947-4135  
TWX - 510-665-5485  
FAX - 215-938-1984



**Distributors**

Anthem Electronics  
101 Rock Road  
Horsham, PA 19044  
Phone - 215-443-5150

Hall-Mark Electronics Corporation  
11000 Midlantic Drive  
Mt. Laurel, NJ 08054  
Phone - 609-235-1900  
TWX - 710-940-0660

Pioneer Technology  
261 Gibraltar Road  
Horsham, PA 19044  
Phone - 215-674-4000  
TWX - 510-665-6778  
FAX - 215-674-3107

Pioneer Electronics  
259 Kappa Drive  
Pittsburgh, PA 15238  
Phone - 412-782-2300  
TWX - 710-795-3122  
FAX - 412-963-8255

**RHODE ISLAND****Representative**

Advanced Technology Sales Incorporated  
Park Place West,  
Suite 102  
348 Park Street  
North Reading, MA 01864  
Phone - 617-664-0888  
TWX - 510-100-9726  
FAX - 617-664-5503

**Distributors**

Anthem Electronics  
170 Research Parkway  
Meriden, CT 06450  
Phone - 203-237-2282

Hall-Mark Electronics Corporation  
33 Village Lane  
Wallingford, CT 06492  
Phone - 203-271-2844  
FAX - 203-271-1704

Pioneer Electronics  
112 Main Street  
Norwalk, CT 06851  
Phone - 203-853-1515  
TWX - 710-468-3373  
FAX - 203-838-9901

**SOUTH CAROLINA****Representative**

Electronic Sales Incorporated  
441 E. Arrowhead Road  
Apartment E2  
Charlotte, NC 28217  
Phone - 704-522-8428  
FAX - 704-522-8419

**Distributor**

Pioneer Technology  
9801A Southern Pine Boulevard  
Charlotte, NC 28210  
Phone - 704-527-8188  
TWX - 810-621-0366  
FAX - 704-522-8564

**SOUTH DAKOTA****Representative**

HMR Incorporated  
9065 Lyndale Avenue South  
Minneapolis, MN 55420  
Phone - 612-888-2122  
TWX - 910-576-2755  
FAX - 612-884-4768

**Distributors**

Anthem Electronics Incorporated  
10025 Valley View Road  
Suite 160  
Eden Prairie, MN 55344  
Phone - 612-944-5454  
FAX - 612-944-3405

Hall-Mark Electronics Corporation  
10300 Valley View Road  
Suite 101  
Eden Prairie, MN 55344  
Phone - 612-941-2600  
FAX - 612-941-5778

Pioneer Electronics  
7625 Golden Triangle Drive  
Eden Prairie, MN 55344  
Phone - 612-944-3355  
TWX - 910-576-2737  
FAX - 612-935-1921

**TENNESSEE****Representative**

Electronic Sales Incorporated  
303 Williams Avenue  
Suite 422  
Huntsville, AL 35801  
Phone - 205-533-1735  
TWX - 810-726-2107  
FAX - 205-534-4404

**Distributors**

Hall-Mark Electronics Corporation  
4900 Bradford Drive  
Huntsville, AL 35807  
Phone - 205-837-8700  
TWX - 810-726-2187

Pioneer Technology  
4825 University Square  
Huntsville, AL 35816  
Phone - 205-837-9300  
TWX - 810-726-2197  
FAX - 205-837-9358

**TEXAS****Representatives**

Nova Marketing Incorporated  
8350 Meadow Road  
Suite 174  
Dallas, TX 75231  
Phone - 214-750-6082  
TWX - 910-861-9185  
FAX - 214-750-6068

Nova Marketing Incorporated  
9207 Country Creek  
#150  
Houston, TX 77036  
Phone - 713-988-6082  
FAX - 713-774-1014

Nova Marketing Incorporated  
Stillhouse Canyon Office Park  
4807 Spicewood Springs Road  
Building 3, Suite 3140  
Austin, TX 78759  
Phone - 512-343-2321  
FAX - 512-343-2487

Quatra Associates Incorporated  
9704 Admiral Dewey NE  
Albuquerque, NM 87111  
Phone - 505-821-1455

**Distributors**

Anthem Electronics  
651 North Plan Road  
Suite 429  
Richardson, TX 75081  
Phone - 214-238-7100  
FAX - 214-238-0237

Hall-Mark Electronics Corporation  
11333 Pagemill Road  
P.O. Box 660091  
Dallas, TX 75266  
Phone - 214-343-5000  
FAX - 214-343-5988

Hall-Mark Electronics Corporation  
12211 Technology Boulevard  
Austin, TX 78727  
Phone - 512-258-8848  
TWX - 910-874-2031  
FAX - 512-258-3777

Hall-Mark Electronics Corporation  
11420 Pagemill Road  
Dallas, TX 75243  
Phone - 214-553-4300  
TWX - 910-860-5577  
FAX - 214-343-5988

Hall-Mark Electronics Corporation  
8000 Westglen  
Houston, TX 77063  
Phone - 713-781-6100  
TWX - 910-881-2711

Wyle Laboratories  
2120-F West Braker Lane  
Austin, TX 78758  
Phone - 512-834-9957  
FAX - 512-834-0981

Wyle Laboratories  
1810 N. Greenville Avenue  
Richardson, TX 75083  
Phone - 214-235-9953  
FAX - 214-644-5064

Wyle Laboratories  
1101 S. Wilcrest,  
Suite 105  
Houston, TX 77099  
Phone - 713-879-9953  
FAX - 713-879-6540

## UTAH

### Representative

Wescom Marketing  
3501 S. Main  
Salt Lake City, UT 84115  
Phone - 801-269-0419  
FAX - 801-269-0665

### Distributors

Anthem Electronics Incorporated  
1279 West 2200 South  
Salt Lake City, UT 84119  
Phone - 801-973-8555  
FAX - 801-973-8909

Hall-Mark Electronics Corporation  
2265 South 1300 West  
West Valley City, UT 84119  
Phone - 801-972-1008

Wyle Laboratories  
1325 West 2200 South  
West Valley City, UT 84119  
Phone - 801-974-9953  
TWX - 310-371-0506  
Telex - 713-710-506  
FAX - 801-972-2524

## VERMONT

### Representative

Advanced Technology Sales Incorporated  
Park Place West,  
Suite 1-2  
348 Park Street  
North Reading, MA 01864  
Phone - 617-664-0888  
TWX - 510-100-9762  
FAX - 617-664-5503

### Distributors

Anthem Electronics  
36 Jonspin Road  
Wilmington, MA 01887  
Phone - 617-657-5170  
FAX - 617-657-6008

Hall-Mark Electronic Corporation  
6 Cook Street  
Billerica, MA 01821  
Phone - 617-935-9777  
TWX - 710-348-0617  
FAX - 617-667-4129

Pioneer Electronics  
44 Hartwell Avenue  
Lexington, MA 02173  
Phone - 617-861-9200  
TWX - 710-326-6617  
FAX - 617-863-1547

## VIRGINIA

### Representative

Electronic Engineering & Sales Incorporated  
235 Prince George Street  
Annapolis, MD 21401  
Phone - 301-269-4234  
FAX - 301-269-6476  
Mobile - 301-440-0818

### Distributors

Anthem Electronics  
9020A Menden Hall Court  
Columbia, MD 21045  
Phone - 301-381-0040

Hall-Mark Electronics Corporation  
10240 Old Columbia Road  
Columbia, MD 21046  
Phone - 301-988-9800  
TWX - 910-862-1907  
FAX - 301-381-2036

Pioneer Technology Corporation  
9100 Gaither Road  
Gaithersburg, MD 20877  
Phone - 301-921-0660  
TWX - 710-828-8545  
FAX - 301-921-4255

## WASHINGTON

### Representative

Northwest Marketing Associates  
12835 Bellevue-Redmond Road  
Suite 330N  
Bellevue, WA 98005  
Phone - 206-455-5846  
TWX - 910-443-2445  
FAX - 206-452-1130

### Distributors

Almac Electronics  
14360 Southeast Eastgate West  
Bellevue, WA 98007  
Phone - 206-643-9992  
FAX - 206-643-9709

Almac Electronics  
East 10905 Montgomery  
Spokane, WA 99026  
Phone - 509-924-9500  
1-800-325-6545

Anthem Electronics Incorporated  
5020 148th Avenue N.E.  
Redmond, WA 98052  
Phone - 206-881-0850  
Telex - 910-997-0118  
FAX - 206-885-4041

Wyle Laboratories  
1750 132nd Avenue, N.E.  
Bellevue, WA 98005  
Phone - 206-453-8300  
TWX - 310-372-42600  
Telex - 713724260  
FAX - 206-453-0071

## WEST VIRGINIA

### Representative

Rathsburg & Associates  
4433 Interpoint Boulevard  
Dayton, OH 45424  
Phone - 513-236-9900  
FAX - 513-236-8133

### Distributor

Hall-Mark Electronics Corporation  
400 E Welson Bridge Road  
Suite S  
Worthington, OH 43085  
Phone - 614-888-3313  
TWX - 810-339-2586  
FAX - 614-888-0767

## WISCONSIN

### Representative

HMR Incorporated  
9065 Lyndale Avenue South  
Minneapolis, MN 55420  
Phone - 612-888-2122  
TWX - 910-576-2755  
FAX - 612-884-4768

Oasis Sales Corporation  
1305 North Barker Road  
Brookfield, WI 53005  
Phone - 414-782-6660  
TWX - 62951740  
FAX - 414-782-7921

### Distributor

Hall-Mark Electronics Corporation  
16255 West Lincoln Avenue  
New Berlin, Wisconsin 53151  
Phone - 414-797-7844

## WYOMING

### Representative

Wescom Marketing  
3501 South Main  
Salt Lake City, UT 84115  
Phone - 801-269-0419  
FAX - 801-269-0665

**Distributors**

Anthem Electronics Incorporated  
1279 West 2200 South  
Salt Lake City, UT 84119  
Phone - 801-973-8555  
FAX - 801-973-8909

Hall-Mark Electronics Corporation  
2265 South 1300 West  
West Valley City, UT 84119  
Phone - 801-972-1008

Wyle Laboratories  
1325 West 2200 South  
West Valley City, UT 84119  
Phone - 801-974-9953  
TWX - 310-371-0506  
Telex - 713-710-506  
FAX - 801-972-2524

**ARGENTINA****Distributor**

Systar - Startsis S.A.  
Avenue Pte. Roue Saenz  
Rena 720 - Riso 7  
1035 Buenos Aires  
Argentina  
Phone - 1-71-8763

**AUSTRALIA****Representative**

Reptechnic Pte. Ltd.  
Suite #5  
130-134 Pacific Highway  
St. Leonards NSW 2065  
Australia  
Phone - 02-436-3422  
FAX - 02-436-3764

**Distributor**

N.S.D. Australia  
205 Middleborough Road  
Box Hill 3128  
Victoria  
Australia  
Phone - 3-890-0900  
FAX - 3-899-0819

**BELGIUM****Distributor**

MCA - Tronix SPRL  
Parc Industriel  
de Recherches  
Du Sart Tilman  
Avenue Des Noisetiers  
B4900 Angleur  
Belgium  
Phone - 041-674208  
Telex - 42052  
FAX - 41-67-6331

**DENMARK****Distributor**

Henkel Electronic  
Industriparken 4  
4960 Holeby  
Denmark  
Phone - 03-906333  
Telex - 43219  
FAX - 3-906422

**FINLAND****Distributor**

Turion Oy  
Granittitie 9  
00710 Helsinki SF- Finland  
Phone - 0-372144  
Telex - 124388 Turio SF  
Liuskentie 3, Pihlajamaki  
FAX - 0373558

**FRANCE****Representative**

Rep'Tronic, SA  
11, Escalier des Ullis  
91400 Orsay, France  
Phone - 1-69288700  
Telex - 610-969  
FAX - 1-69281750

**Distributors**

A2M  
6, Avenue Charles  
De Gaulle  
78150 Le Chesnay, Cedex  
France  
Phone - 1-39549113  
Telex - 698-376  
FAX - 1-9543061

RTF Diffusion  
59-63 Rue Desnouettes  
75015 Paris  
France  
Phone - 1-47460113  
Telex - 260832  
FAX - 142665814

**ISRAEL****Representative/Distributor**

Rapac Electronic, Ltd.  
P.O. 18053  
Tel Aviv, Israel 61180  
Street address:  
#7, Saloniki Street  
Tel Aviv, Israel 61100  
Phone - 3-477115  
Telex - 342173  
FAX - 3-493-272

**ITALY****Distributor**

Moxel S.r.L.  
Via C Frova 34  
20092 Cinisello Balsamo  
(MI) Italy  
Phone - 02-61290521  
Telex - 352045  
FAX - 261-72582

**NEW ZEALAND****Distributor**

IRH Components  
80 Mokoia Road  
Birkenhead, Auckland  
New Zealand  
Phone - 9-419-0514

**NETHERLANDS****Distributor**

Akam Electronics B.V.  
Bleiswijkseweg 43  
2712 PB Zoetermeer  
The Netherlands  
Phone - 079-443200  
Telex - 33183 AKAMNL  
FAX - 079-421734

**NORWAY****Distributor**

BIT Elektronikk AS  
Postboks 36-Lier  
3401 Lier  
Norway  
Phone - 03-847099  
FAX - 03-845510

**REPUBLIC OF KOREA****Representative**

Eastern Electronics, Inc.  
3rd Floor, Yoowha Building  
995-16, Daechi-Ding,  
Kangnam Ku  
Seoul, Korea  
Phone - 2-566-0511  
FAX - 2-553-2998

**SINGAPORE, PHILLIPINES &  
INDONESIA****Representative**

Desner Electronics  
(FE) Ltd.  
190 Middle Road  
16-07 Fortune Centre  
Singapore, 0718  
Phone - 3373188  
Telex - 39191  
FAX - 3373180

**SPAIN****Distributor**

ATD Electronica, S.A.  
Paza Ciudad de Veena, 6  
28040 Madrid  
Spain  
Phone - 1-2344000  
1-2344009  
Telex - 42754  
FAX - 1-234-7663

**SWEDEN****Distributor**

IE Komponenter AB  
Box 11 113  
S161 11  
Stockholm, Sweden  
Phone - 08-804685  
FAX - 08-262286

**SWITZERLAND****Representative**

Micron Technology  
Casa Fuchs CH-6984  
Pura Switzerland  
Phone - 1-9171-3785  
FAX - 1-9171-3889

---

**TAIWAN, R.O.C & HONG KONG****Representative**

Kaltec International Ltd.  
Rm 1204, Hanford House  
221 Nathan Road  
Kowloon, Hong Kong  
Phone - 3-7391618  
Telex - 51695  
FAX - 3-7214570

**UNITED KINGDOM****Representative**

Micron Technology  
European Office  
Trafalgar House  
Grenville Place  
Mill Hill London  
Phone - 01-959-3611  
FAX - 01-959-6168

**Representative/Distributor**

Micro Call Ltd.  
Thame Park Road  
Thame, Oxon  
OX93XD  
United Kingdom  
Phone - 084-421-5405  
Telex - 0-837917  
FAX - 084-421-7185

**Distributor**

Abacus Electronics PLC  
Abacus House, Bone Lane  
Newbury, Bukshire  
RG14 55F  
United Kingdom  
Phone - 0635-30680  
Telex - 847589  
FAX - 0635-38670

**WEST GERMANY****Distributor**

A.S.P.  
Leon Hardsweg 2  
8025 Unterhaching  
Munich, W. Germany  
Phone - 49-89-61-10-80





# MICRON

TECHNOLOGY, INC.

Micron Technology, Inc.  
Marketing Department  
2805 East Columbia Road  
Boise, Idaho 83706  
Telephone: (208) 386-3900  
TWX: (910) 970-5973  
FAX: (208) 343-2536