

MICROCHIP DATA BOOK











Microchip Data Book

Second Edition

For Military devices, please refer to the "MILITARY DATA BOOK"



"Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Inc. with respect to the accuracy or use of such information, or infringement of patents arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights." DEC, VAX, VMS, and ULTRIX are trademarks of Digital Equipment Corp.

MACINTOSH is a trademark of Apple Computer, Inc. IBM and IBM PC are trademarks of IBM Corp.

SMC is a trademark of Standard Microsystems Corp.

PICPAK, PIC-ICE, PICPRO, PICALC, and PICSIM are trademarks of Microchip Technology Inc.

PIC is a registered trademark of Microchip Technology Inc. The Microchip logo and name is a registered trademark of Microchip

Technology Incorporated.



Table of Contents

Page

2

3

57	
65	
73	
81	

SECTION 1 SERIAL EEPROM PRODUCT SPECIFICATIONS

24C01A	1K (128 x 8) CMOS Serial Electrically Erasable PROM1- 1	
24C01A Dice	1K (128 x 8) CMOS Serial Electrically Erasable PROM Die Form	
24C02A	2K (256 X 8) CMOS Serial Electrically Erasable PROM 1- 17	
24C02A Dice	2K (256 X 8) CMOS Serial Electrically Erasable PROM Die Form	
24C04A	4K (512 x 8) CMOS Serial Electrically Erasable PROM	
24C04A Dice	4K (512 x 8) CMOS Serial Electrically Erasable PROM Die Form	
59C11	1K (128 x 8 or 64 x 16) CMOS Serial Electrically Erasable PROM	
59C11 Dice	1K (128 x 8 or 64 x 16) CMOS Serial Electrically Erasable PROM Die Form1- 57	
85C72	1K (128 x 8) CMOS Serial Electrically Erasable PROM	
85C72 Dice	1K (128 x 8) CMOS Serial Electrically Erasable PROM Die Form	
85C82	2K (256 x 8) CMOS Serial Electrically Erasable PROM1- 81	
85C82 Dice	2K (256 x 8) CMOS Serial Electrically Erasable PROM Die Form	
85C92	4K (512 x 8) CMOS Serial Electrically Erasable PROM	
85C92 Dice	4K (512 x 8) CMOS Serial Electrically Erasable PROM Die Form	
93C06	256 Bits (16 x 16) CMOS Serial Electrically Erasable PROM	
93C06 Dice	256 Bits (16 x 16) CMOS Serial Electrically Erasable PROM Die Form	
93C46	1K (64 x 16) CMOS Serial Electrically Erasable PROM1-129	
93C46 Dice	1K (64 x 16) CMOS Serial Electrically Erasable PROM Die Form	
24CXX/85CXX	24CXX/85CXX To Microcontroller Communication1-145	
ER59256/93C06	ER59256/93C06 And NMC9306/NMC93C06 Compatibility Issue1-155	
24C01A	24C01A Compatibility Issue And Its Mobility For Memory Upgrade1-159	

SECTION 2 EEPROM PRODUCT SPECIFICATIONS

28C04A	4K (512 x 8) CMOS Electrically Erasable PROM	2- 1
28C16A	16K (2K x 8) CMOS Electrically Erasable PROM	2- 9
28C17A	16K (2K x 8) CMOS Electrically Erasable PROM	2- 17
28C17A Dice	16K (2K x 8) CMOS Electrically Erasable PROM Die Form	2- 25
28C64A	64K (8K x 8) CMOS Electrically Erasable PROM	2- 33
28C64A Dice	64K (8K x 8) CMOS Electrically Erasable PROM Die Form	2- 41

SECTION 3 EPROM PRODUCT SPECIFICATIONS

27C64 27C128 27C256 27C512 27HC64 27HC256 27HC1616 27HC641	64K (8K x 8) CMOS UV Erasable PROM 128K (16K x 8) CMOS UV Erasable PROM 256K (32K x 8) CMOS UV Erasable PROM 512K (64K x 8) CMOS UV Erasable PROM 64K (8K x 8) High Speed CMOS UV Erasable PROM 256K (32K x 8) High Speed CMOS UV Erasable PROM 256K (16K x 16) High Speed CMOS UV Erasable PROM 64K (8K x 8) High Speed CMOS UV Erasable PROM	
27HC641 27Cxxx	64K (8K x 8) High Speed CMOS UV Erasable PROM	





Table of Contents

SECTION 4	MICROCONTI	ROLLER PRODUCT SPECIFICATIONS		
	PIC	PIC 16xxx Series Microcontroller Family	4-	
	PIC16C5X	EPROM-Based 8-Bit CMOS Microcontroller Series	4-	
	PIC1654S	8-Bit Microcontroller	4-	3
	PIC1655	8-Bit Microcontroller	4-	51
	PIC1670	8 Bit Microcontroller	4-	67
SECTION 5	LOGIC PROD	UCT SPECIFICATIONS		
	AY2661	Enhanced Programmable Communication Interface	5-	1
	AY3-1015D	UAR/T: Universal Asynchronous Receiver/Transmitter	5-	17
	AY58116/36	Dual Baud Rate Generator	5-	29
	AY58126/46	Single Baud Rate Generator		37
	AY38910A/12A	Programmable Sound Generator	5-	45
	AY8930	Enhanced Programmable Sound Generator		
	AY0438-I	32-Segment CMOS LCD Driver		
SECTION 6	DIGITAL SIGN	IAL PROCESSING PRODUCT SPECIFICATIONS		
	DSP	Product Portfolio	6-	-
	DSP320C10	CMOS Digital Signal Processor (B Version)	6-	5
	DSP320C10	Development Tools	6-	23
SECTION 7) RELIABILITY		
	QA	Quality Without Compromise	7-	1
	27Cxxx	EPROM Plastic Package Reliability Bulletin		
SECTION 8	PACKAGING			
	Packaging	Outlines and Dimensions	8-	1
APPENDIX	OFFICE LOCA	ATIONS		
		entatives	۸_	
	Distributors	anduves		
	Field Offices			
				14

v

4

7

8

6







MICROCHIP TECHNOLOGY INCORPORATED

Company Profile

FEATURES

- Fully integrated manufacturing
- · A global network of plants and facilities
- A history of innovation
- Strategic marketing focus
- · A product family of shared strengths
- Quality without compromise
- Research and development of high performance products
- · Performance alliance with customers
- A solid executive team with an eye towards innovation

BUSINESS SCOPE

Microchip Technology manufactures and markets very large scale integrated circuits (VLSI). The Company's strong experience in CMOS nonvolatile memories, programmable microcontrollers and peripheral devices has positioned the firm as a leading supplier to manufacturers of computer peripheral, automotive, consumer, military and telecommunication products.



Company headquarters in Chandler, Arizona; executive offices, R & D, and two wafer fabrication units occupy this 142,000 square-foot facility.

Microchip Technology Incorporated



GUIDING VALUES

Customers Are Our Focus

We establish successful customer partnerships by exceeding customer expectations for products, services and attitude. We earn our credibility through meeting commitments and producing quality products and services in a timely fashion. We believe each employee must effectively serve their internal customers in order for Microchip's external customers to be properly served.

Quality Comes First

We will perform correctly the first time, maintain customer satisfaction and measure our quality against requirements. We practice effective and standardized improvement methods, such as statistical process control to anticipate problems and implement root cause solutions. We believe that when quality comes first, reduced costs follow.

Continuous Improvement Is Essential

We utilize the concept of "Vital Few" to establish our priorities. We concentrate our resources on continuously improving the Vital Few while empowering each employee to make continuous improvements in their area of responsibility. We strive for constructive and honest self-criticism to identify improvement opportunities.

Employees Are Our Greatest Strength

We design jobs and provide opportunities in a fashion which clearly promotes pride in work, integrity, trust, teamwork, creativity, employee involvement and development, fairness, and productivity. We base recognition, advancement and compensation on an employee's achievement of excellence in team and individual performance. We provide for employee health and welfare by offering a competitive, comprehensive employee benefits program.

Shareholders Are The Owners Of Our Business

We understand that shareholders have invested in the Microchip team and will be provided with continuously increasing company net worth.

Technology Is Our Foundation

We commit to ongoing investments and advancements in the design and development of our manufacturing process, device and circuit technologies, which are the basis for our products.

Products Are The Result Of Our Efforts

We develop technologies which provide reliable, innovative, and cost effective products to support current and future market opportunities. We understand that customers primarily view Microchip through the quality, service, cost, and technological leadership of our products.

Total Cycle Times Are Competitive

We focus resources to optimize cycle times to our customers by empowering employees to achieve efficient cycle times in their area of responsibility. We believe that cycle time reduction is achieved by streamlining processes through the systematic removal of barriers to productivity.

Safety Is Never Compromised

We place our concern for safety of our community and employees at the forefront of our decisions, policies and actions. Each employee is responsible for safety.

Profits Provide For Everything We Do

We strive to maintain competitive pretax profits as they allow continued investments and future growth, and indicate the overall success of Microchip.

Communication Is Vital

We encourage open, honest, constructive, and ongoing communication in all company and community relationships to resolve issues, exchange information and share knowledge.

Suppliers, Representatives, And Distributors Are Our Partners

We maintain mutually beneficial partnerships with suppliers, representatives and distributors who are an integral link in the achievement of our mission and guiding values.

Professional Ethics Are Practiced

We manage our business and treat customers, employees, shareholders, investors, suppliers, distributors, representatives, community and government in a manner that exemplifies our honesty, ethics and integrity. We recognize our responsibility to the community and are proud to serve as an equal opportunity employer.

Microchip Technology Incorporated

MICROCHIP: A FULLY INTEGRATED COMPANY SERVING A GLOBAL MARKET

Propelled by customer requirements....

...and powered by continuous improvement...

...upfront the wave of technological change.

"Microchip Technology draws its impetus from the technology expectations of a large base of longstanding customers. Microchip is small enough to respond quickly with technology to equate the customer's need. Moreover, as a fully integrated IC Manufacturer, Microchip deploys its panoply of resources to act timely and efficiently, and on a worldwide scale: Design, Technology Development, Mask Shop, Wafer Fabrication, Assembly and Test, Customer Support.

"World-wide competition leaves no room for divergence or mediocrity. Therefore, Microchip Technology is committed to focus and to continuously improve all the vital aspects of its business. To improve performance, our employees are encouraged to analyze their methods continually. Personal empowerment trespasses the limits of personal responsibility to act in anticipation.

"Our industry's life-line is innovation. The fast pace of technological change is inherent in our industry. Microchip Technology has accelerated the rate of change of its technology and products to the forefront of the economical feasibility.

"Change is our ally. Driving and managing change is our winning strategy."

Steve Saughi

President

A PRODUCT FAMILY OF SHARED STRENGTHS

Microchip's product focus is CMOS nonvolatile memories and programmable microcontrollers. These product lines include EEPROMs, High Speed EPROMs, Flash EPROMs, and PIC[®] microcontrollers in a broad range of product densities, speeds and packages.

Microchip is quick to capitalize on advances in one product line by incorporating those breakthroughs into other product families. The possibility of enhancing the performance levels of each Microchip product family is explored with every innovation.

MICROCONTROLLERS

Microcontrollers from Microchip combine high performance, low cost, and small package size. They offer the best price/performance ratio in the industry. Large numbers of these devices are used in computer peripherals, data entry, office automation, automotive control systems, security, and cost-sensitive consumer products, such as remote controls and appliances.

The widely accepted PIC16XX (over 75 million shipped) and PIC16CXX series are the industry's only 8-bit based microcontrollers using a high speed RISC architecture. Microchip pioneered the use of RISC architecture to obtain high speed and instruction efficiency. The CMOS PIC16CXX is in volume production, and has achieved over one thousand design wins.

The PIC family is supported by a range of user-friendly development systems, including simulators and in-circuit emulators.

Future CMOS PIC generations will include advanced features, such as higher speed, additional I/O, sophisticated timers, embedded A/D, extended instruction/data memory and inter-processor communication,

SERIAL EEPROMs

Serial EEPROM devices are available in 256 bit, 1K, 2K, 4K, and 16K bit densities. Endurance is greater than 100,000 erase/write cycles. These EEPROMs are ESD protected for greater than 4 kV and operate over a temperature range from -40 °C to +85 °C. They are available in SOIC packages conforming to JEDEC and Japanese standards. The main markets are automotive and consumer products, such as entertainment and telecommunication electronics and appliances.

EEPROMs

The 1.2* micron CMOS EEPROM devices from Microchip are available in 4K, 16K, and 64K densities. The manufacturing process used for these EEPROMs ensures 10,000 to 100,000 write and erase cycles. Data retention is over 10 years. Short write times are less than 200 μ sec. These EEPROMs work reliably under demanding conditions and have been proven to operate efficiently at temperatures from -55 °C to +125 °C.

* All EEPROMs 4K and greater utilize a 1.2 micron CMOS process.

Microchip Technology Incorporated

Common applications include computer peripherals, engine control, pattern recognition and telecommunications.

Microchip's CMOS EPROM devices are produced in densities from 64K to 512K. High Speed EPROMs have access times range as low as 45 nano-seconds. Microchip's process flow uniqueness lies in its simplicity. A minimum number of steps allow to offer a reliable family of commodity EPROMs, single metal EPROMs, and double metal EPROMs. Typical applications include computer peripheral, military, instrumentation, and automotive devices.

Microchip's expertise in Plastic Packaging, combined with its previous leadership in the ROM market, led to the development of the Plastic OTP EPROM market where Microchip the #1 supplier today.

Microchip delivers military devices that conscientious engineers can use with confidence. Our 883C compliant parts cover all quality fronts: DESC standard military drawing approval, high speed performance and quick turn availability.

Microchip's military products include CMOS memories, CMOS/ NMOS digital signal processors and microcontrollers - all with high reliability, fast access times and proven retention. Endurance is guaranteed in both dual in-line cerdip packages and leadless chip carriers.

Other Microchip products, such as DSPs, ICs for serial data communications and sound generation, are mature products with proven track record, and a large, repeat customer base.

Microchip provides a wide package selection of single-chip DSPs that can be programmed for a wide variety of applications. Several variants of the industry standard 32010 and 320C10 are offered at speeds up to 25 MHz. The 320 DSP family is often found in commercial and military applications were medium and high performance parts are required.

The Company's reputation as a quality supplier of DSPs is evidenced by a license agreement with Texas Instruments to second-source the TMS 32010 and TMS 320C10.

EPROMs

MILITARY PRODUCTS

OTHER MICROCHIP PRODUCTS

Microchip Technology Incorporated

FULLY INTEGRATED MANUFACTURING

Microchip delivers fast turnaround through total control over all phases of production. Design, product development, mask making, wafer fabrication, assembly and quality assurance testing are conducted at facilities owned and operated by Microchip. Our integrated approach to manufacturing along with rigorous use of statistical process control, continuous improvement and implementation of root cause fixes, has brought forth tight product consistency levels and high yields which enable Microchip to compete successfully in world markets.

A GLOBAL NETWORK OF PLANTS AND FACILITIES

Microchip is a global competitor providing local service to the world's technology centers. The Company's focal point is the design and technology advancement facility in Chandler, Arizona. Most military and high performance parts emanate from here, as well as front end wafer fabrication and electrical probing.

Microchip's assembly and test facility in Kaohsiung, Taiwan houses the technology and modern assembly methods necessary for plastic and ceramic packaging. Select quality conscious firms who fabricate wafers in the Pacific Rim use our Kaohsiung plant for assembly.

Sales and application offices are located in key cities throughout the Western Hemisphere, Pacific Rim and Europe. Offices are staffed to meet the high quality expectations of our customers, and can be accessed for technical support, purchasing information and failure analysis.

A HISTORY OF INNOVATION

Microchip's history of innovation in the semiconductor industry is as old as the industry itself. For over a quarter century Microchip and its former parent company General Instruments have been developers of cost-effective logic and memory technology and products.

Microchip is credited with a number of firsts: The Metal-Oxide-Silcon (MOS) Integrated Circuit, DRAM, serial EEPROM, Reduced Instruction Set Computer (RISC) microcontroller product family, UART, CMOS 64K EEPROM, and CMOS single chip DSP are all innovations that were originally developed and introduced by our engineers.

STRATEGIC MARKETING FOCUS

Microchip targets selected markets where our advanced designs, progressive process technology and industry leading operating speeds enable us to deliver decidedly superior performance. The firm has recently positioned itself to play a dominant role as a supplier of high performance reprogrammable microcontrollers, and CMOS nonvolatile memories.

FUTURE PRODUCTS

New process technology is constantly being developed for EEPROM, High Speed EPROM, and microcontroller products. Many advanced process technology modules are being developed that will be integrated into our present product lines to achieve a range of compatible processes. Current production technology is attaining 1.2 micron densities. Substantial progress toward 1 micron and submicron technologies are under development, as well as new CMOS EEPROM, High Speed CMOS EPROM and advanced CMOS RISC-based microcontroller products.

QUALITY WITHOUT COMPROMISE

Product reliability is designed into Microchip products at the outset. Design margins are established to guarantee that every product can be produced easily, error-free and within the tolerances of the manufacturing process.

All our quality assurance tests are run tighter than customer specifications. Products are tested at least two machine tolerances higher than those specified by the customer.

Every new product is measured under accelerated stress testing. Test samples encompass the full range of processed tolerances at each step. Data sheets detailing these processes enable customers to reach accurate decisions based on known quantitative values.

To determine whether a process is within normal manufacturing variation, statistical techniques are put to work at each process step. In-process controls are performed by operators in the wafer fabrication division and immediate corrective action is taken if they deem a process is out of control. Products are also sampled weekly through a variety of carefully monitored stress and accelerated life tests.

Microchip's positive documentation control program assures the correct document is always available at the point of use. Active documents are serialized and stamped to eliminate the possibility of performing a job from obsolete or incorrect instructions.

Individuals in all departments are required to analyze the methods employed at their positions and formulate plans to improve performance. The evaluation process is never exhausted. Screening efforts alone are never considered enough. In all areas of our business, everyone is expected to make continuous improvement.

RESEARCH AND DEVELOPMENT OF PERFORMANCE PRODUCTS

Microchip's research and development activities, include exploring new process technologies and products that have industry leadership potential. Particular emphasis is placed on products that can be put to work in high performance niche markets.

Equipment is continually updated to bring the most sophisticated process, CAD and testing tools on line. Cycle times for new technology development are continuously reduced by using a pilot line within the manufacturing facility.

FORMING A PERFORMANCE ALLIANCE WITH CUSTOMERS

Microchip works in tangent with customers to establish mutual programs to improve the performance of our products in their systems. We go beyond the incoming inspection level and specification by extending our quality responsibility to the point where the customer ships the system. Microchip's quality programs ensure that our products can be used with such impunity, a customer can implement improvement programs centered on us as a supplier. NOTES:



SECTION 1 SERIAL EEPROM PRODUCT SPECIFICATIONS

24C01A	1K (128 x 8) CMOS Serial Electrically Erasable PROM1- 1
24C01A Dice	1K (128 x 8) CMOS Serial Electrically Erasable PROM Die Form1- 9
24C02A	2K (256 X 8) CMOS Serial Electrically Erasable PROM 1- 17
24C02A Dice	2K (256 X 8) CMOS Serial Electrically Erasable PROM Die Form 1- 25
24C04A	4K (512 x 8) CMOS Serial Electrically Erasable PROM1- 33
24C04A Dice	4K (512 x 8) CMOS Serial Electrically Erasable PROM Die Form1- 41
59C11	1K (128 x 8 or 64 x 16) CMOS Serial Electrically Erasable PROM1- 49
59C11 Dice	1K (128 x 8 or 64 x 16) CMOS Serial Electrically Erasable PROM Die Form
85C72	1K (128 x 8) CMOS Serial Electrically Erasable PROM1- 65
85C72 Dice	1K (128 x 8) CMOS Serial Electrically Erasable PROM Die Form1-73
85C82	2K (256 x 8) CMOS Serial Electrically Erasable PROM1- 81
85C82 Dice	2K (256 x 8) CMOS Serial Electrically Erasable PROM Die Form 1- 89
85C92	4K (512 x 8) CMOS Serial Electrically Erasable PROM 1- 97
85C92 Dice	4K (512 x 8) CMOS Serial Electrically Erasable PROM Die Form
93C06	256 Bits (16 x 16) CMOS Serial Electrically Erasable PROM
93C06 Dice	256 Bits (16 x 16) CMOS Serial Electrically Erasable PROM Die Form
93C46	1K (64 x 16) CMOS Serial Electrically Erasable PROM1-129
93C46 Dice	1K (64 x 16) CMOS Serial Electrically Erasable PROM Die Form
24CXX/85CXX	24CXX/85CXX To Microcontroller Communication1-145
ER59256/93C06	ER59256/93C06 And NMC9306/NMC93C06 Compatibility Issue1-155
24C01A	24C01A Compatibility Issue And Its Mobility For Memory Upgrade 1-159





24C01A


1K (128 x 8) CMOS Serial Electrically Erasable PROM

FEATURES


- · Low power CMOS technology
- Organized as one block of 128 bytes (128 x 8)
- · Two wire serial interface bus
- 5 volt only operation
- · Self-timed write cycle (including auto-erase)
- · Page-write buffer for up to 2 bytes
- 1ms write cycle time for single byte
- · 100,000 erase/write cycles
- · Data retention >10 years
- · 8-pin DIP or SOIC package
- Available for extended temperature ranges: ---Commercial: 0°C to +70°C
 - ---Industrial: -40°C to +85°C
 - -Automotive: -40°C to +125°C

DESCRIPTION

The Microchip Technology Inc 24C01A is a 1K bit Electrically Erasable PROM. The device is organized as 128 x 8 bit memory with a two wire serial interface. Advanced CMOS technology allows a significant reduction in power over NMOS serial devices. Up to eight 24C01As may be connected to the two wire bus. The 24C01A is available in the standard 8-pin DIP and a surface mount SOIC package.



1-1



ELECTRICAL CHARACTERISTICS

Maximum Ratings*


All inputs and outputs w.r.t. Vss	0.3 V to +7 V
Storage temperature	-65°C to +150°C
Ambient temp. with power applied	-65°C to +125°C
Soldering temperature of leads (10 sec	onds)+300°C
ESD protection on all pins	4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION	ON TABLE
Name	Function
A0, A1, A2	Chip Address Inpuis
Vss	Ground
SDA	Serial Address/Data I/O
SCL	Serial Clock
NF	No Function
Vcc	+5 V Power Supply

DC CHARACTERISTICS	5			Comme Industria	5 V (±10%) rcial (C): Tamb = 0°C to +70°C al (I): Tamb = -40°C to +85°C tive (E): Tamb = -40°C to +125°C
Parameter	Symbol	Min	Max	Units	Conditions
Vcc detector threshold	Vтн	2.8	4.5	V	
SCL and SDA pins: High level input voltage Low level input voltage Low level output voltage	Vih Vil Vol	Vcc x 0.7 -0.3	Vcc + 1 Vcc x 0.3 0.4	V V V	Io∟ = 3.2 mA (SDA only)
A0, A1 & A2 pins: High level input voltage Low level input voltage	ViH ViL	Vcc - 0.5 -0.3	Vcc + 0.5 0.5	V V	
Input leakage current	lu -		10	μA	VIN = 0 V to Vcc
Output leakage current	ILO		10	μA	VOUT = 0 V to Vcc
Internal capacitance (all inputs/outputs)	CINT		7.0	pF	VIN/VOUT = 0 V (Note 1) Tamb = +25°C, f = 1 MHz
Operating current	Icco		3.5 4.25	mA mA	FCLK = 100 kHz, program cycle time = 2 ms, Vcc = 5 V, Tamb = 0°C to 70°C FCLK = 100 kHz, program cycle
program cycle read cycle	ICCW ICCR		7.0 8.5 750	mA mA μA	time = 2 ms, Vcc = 5 V, Tamb = (I) and (E) Vcc = 5 V, Tamb = 0°C to +70°C Vcc = 5 V, Tamb = (I) and (E) Vcc = 5 V, Tamb= (C), (I) and (E)
Standby current	Iccs		100	μA	SDA = SCL = Vcc = 5 V (no PROGRAM active)

Note 1: This parameter is periodically sampled and not 100% tested.




DS11133B-2

© 1990 Microchip Technology Inc.

1

Párameter	Symbol	Min	Тур	Max	Units	Remarks
Clock frequency	FCLK			100	kHz	
Clock high time	Тнідн	4000			ns	
Clock low time	TLOW	4700			ns	
SDA and SCL rise time	TR			1000	ns	
SDA and SCL fall time	TF			300	ns	
START condition hold time	THD:STA	4000			ns	After this period the first clock pulse is generated
START condition setup time	TSU:STA	4700			ns	Only relevant for repeated START condition
Data input hold time	THD:DAT	0			ns	
Data input setup time	TSU:DAT	250			ns	
Data output delay time	TPD	300		3500	ns	See Note 1
STOP condition setup time	Tsu:sto	4700			ns	
Bus free time	TBUF	4700			ns	Time the bus must be free before a new transmission can start
Input filter time constant (SDA and SCL pins)	Tı			100	ns	1
Program cycle time	Twc		.7N	N	ms	Byte or Page mode N = # o bytes to be written

Note 1: As transmitter the device must provide this internal minimum delay time to bridge the undefined region (min 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.



FUNCTIONAL DESCRIPTION

The 24C01A supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24C01A works as slave. Both, master and slave can operate as trans-

mitter or receiver but the master device determines which mode is activated.

Up to eight 24C01As can be connected to the bus, selected by the A0, A1 and A2 chip address inputs. Other devices can be connected to the bus but require different device codes than the 24C01A (refer to section Slave Address).

BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 24C01A does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.




SLAVE ADDRESS

The chip address inputs A0, A1 and A2 of each 24C01A must be externally connected to either Vcc or ground (Vss), assigning to each 24C01A a unique 3-bit address. Up to eight 24C01As may be connected to the bus. Chip selection is then accomplished through software by setting the bits A0, A1 and A2 of the slave address to the corresponding hardwired logic levels of the selected 24C01A.

After generating a START condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 24C01A, followed by the chip address bits A0, A1 and A2.

The eighth bit of slave address determines if the master device wants to read or write to the 24C01A. (See Figure 2.)

The 24C01A monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.



BYTE PROGRAM MODE

In this mode the master sends addresses and one data byte to the 24C01A.

Following the START condition, the device code (4-bit), the slave address (3-bit), and the R/W bit, which is logic LOW, are placed onto the bus by the master. This indicates to the addressed 24C01A that a byte with a word address will follow after it has generated an acknowledge bit. Therefore, the next byte transmitted by the master is the

word address and will be written into the address pointer of the 24C01A. The most significant bit of the word address is a "Do Not Care" value for the 24C01A. After receiving the acknowledge of the 24C01A, the master device transmits the data word to be written into the addressed memory location. The 24C01A acknowledges again and the master generates a STOP condition. This initiates the internal programming cycle of the 24C01A. (See Figure 3).


PAGE PROGRAM MODE

Toprogram the 24C01A, the master sends addresses and data to the 24C01A which is the slave, (see Figure 3). This is done by supplying a START condition followed by the 4bit device code, the 3-bit slave address, and the R/W bit which is defined as a logic LOW for a write. This indicates to the addressed slave that a word address will follow so the slave outputs the acknowledge pulse to the master during the ninth clock pulse. When the word address is received by the 24C01A, it places it in the lower 8 bits of the address pointer defining which memory location is to be written. (One do not care bit and seven address bits.) The 24C01A will generate an acknowledge after every 8-bits received and store them consecutively in a 2-byte RAM until a STOP condition is detected which initiates the internal programming cycle. If more than 2 bytes are transmitted by the master, the 24C01A will terminate the write cycle. This does not affect erase/write cycles of the EEPROM array.

If the master generates a STOP condition after transmitting the first data word (Point'P' on Figure 3), byte programming mode is entered.

The internal, completely self-timed PROGRAM cycle starts after the STOP condition has been generated by the master and all received (up to two) data bytes will be written in a serial manner.

The PROGRAM cycle takes N milliseconds, whereby N is the number of received data bytes (N max = 2).



1

24C01A

READ MODE

This mode illustrates master device reading data from the 24C01A.


As can be seen from Figure 4, the master first sets up the slave and word addresses by doing a write. (Note: Although this is a read mode, the address pointer must be written to.) During this period the 24C01A generates the necessary acknowledge bits as defined in the appropriate section.

The master now generates another START condition and transmits the slave address again, except this time the read/write bit is set into the read mode. After the slave generates the acknowledge bit, it then outputs the data

from the addressed location on to the SDA pin, increments the address pointer and, if it receives an acknowledge from the master, will transmit the next consecutive byte. This autoincrement sequence is only aborted when the master sends a STOP condition instead of an acknowledge.

Note: If the master knows where the address pointer is, it can begin the read sequence at point 'R' indicated on Figure 4 and save time transmitting the slave and word addresses.

In all modes, the address pointer will automatically increment from the end of the memory block (128 byte) back to the first location in that block.



PIN DESCRIPTION

A0, A1 and A2 Chip Address Inputs

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to eight 24C01As can be connected to the bus.

These inputs must be connected to either Vss or Vcc.

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer, SDA is allowed to change only during SCL LOW. Changes during SCL HIGH are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

NF No Function

Must be connected to either Vss or Vcc.

Notes:

1) A "page" is defined as the maximum number of bytes that can be programmed in a single write cycle. The 24C01A page is 2 bytes long.


2) A "block" is defined as a continuous area of memory with distinct boundaries. The address pointer can not cross the boundary from one block to another. It will however, wrap around from the end of a block to the first location in the same block. The 24C01A has only one block (128 bytes).

1

NOTES:

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





24C01A DICE FORM


1K (128 x 8) CMOS Serial Electrically Erasable PROM


FEATURES

- · Low power CMOS technology
- Organized as one block of 128 bytes (128 x 8)
- Two wire serial interface bus
- · 5 volt only operation
- · Self-timed write cycle (including auto-erase)
- Page-write buffer for up to 2 bytes
- 1ms write cycle time for single byte
- Available in wafer or wafflepack
- Temperature range: —Commercial: 0°C to +70°C

DESCRIPTION

The Microchip Technology Inc. 24C01A is a 1K bit Electrically Erasable PROM. The device is organized as 128 x 8 bit memory with a two wire serial interface. Advanced CMOS technology allows a significant reduction in power over NMOS serial devices. Up to eight 24C01As may be connected to the two wire bus. The 24C01A dice are available in wafer or wafflepack package.





Preliminary Information

1

1-9

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. Vss-0.3V to +7V Storage temperature-65°C to +150°C Ambient temp. with power applied-65°C to +125°C Soldering temperature of leads (10 seconds) .. +300°C ESD protection on all pins4 kV


*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PAD FUNCTION TABLE		
Name	Function	
A0, A1, A2	Chip Address Inputs	
Vss	Ground	
SDA	Serial Address/Data I/O	
SCL	Serial Clock	
NF	No Function	
Vcc	+5 V Power Supply	

DC CHARACTERISTICS		Vcc = +5V (±10%) Commercial (C): Tamb = 0°C to +70°C					
Parameter	Symbol	Min	Max	Units	Conditions		
Vcc detector threshold	Vтн	2.8	4.5	v			
SCL and SDA pins: High level input voltage Low level input voltage Low level output voltage	Vih Vil Vol	Vcc x 0.7 -0.3	Vcc + 1 Vcc x 0.3 0.4	V V V	IOL = 3.2 mA (SDA only)		
A0, A1 & A2 pins: High level input voltage Low level input voltage	ViH ViL	Vcc - 0.5 -0.3	Vcc + 0.5 0.5	v			
Input leakage current	ILI		10	μA	VIN = 0 V to Vcc		
Output leakage current	ILO		10	μA	VOUT = 0 V to Vcc		
Internal capacitance (all inputs/outputs)	CINT		7.0	pF	VIN/VOUT = 0 V (Note 1) Tamb = +25°C, f = 1 MHz		
Operating current	Icco		3.5	mA	FCLK = 100 kHz, program cycle time = 2 ms, Vcc = 5 V,		
program cycle	Iccw		7.0	mA	VCC = 5 V		
read cycle	ICCR		750	μA	Vcc = 5 V		
Standby current	Iccs		100	μΑ	SDA = SCL = Vcc = 5 V (no PROGRAM active)		


DC CHARACTERISTICS

Note 1: This parameter is periodically sampled and not 100% tested.



Parameter	Symbol	Min	Тур	Max	Units	Remarks
Clock Frequency	FCLK			100	kHz	
Clock high time	Тнідн	4000			ns	
Clock low time	TLOW	4700			ns	
SDA and SCL rise time	TR			1000	ns	
SDA and SCL fall time	TF			300	ns	
START condition hold time	THD:STA	4000			ns	After this period the first clock pulse is generated
START condition setup time	TSU:STA	4700			ns	Only relevant for repeated START condition
Data input hold time	THD:DAT	0			ns	
Data input setup time	TSU:DAT	250			ns	
Data output delay time	TPD	300		3500	ns	See Note 1
STOP condition setup time	Tsu:sto	4700			ns	
Bus free time	TBUF	4700			ns	Time the bus must be free before a new transmission can start
Noise suppression time constant (SDA and SCL pins)	Ti			100	ns	
Program cycle time	Twc		.7N	N	ms	Byte or Page mode N = # of bytes to be written

Note 1: As transmitter the device must provide this internal minimum delay time to bridge the undefined region (min 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.



FUNCTIONAL DESCRIPTION

The 24C01A supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24C01A works as slave. Both, master and slave can operate as

transmitter or receiver but the master device determines which mode is activated.

Up to eight 24C01As can be connected to the bus, selected by the A0, A1 and A2 chip address inputs. Other devices can be connected to the bus but require different device codes than the 24C01A (refer to section Slave Address).

1

BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 24C01A does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case the slave must leave the data line HIGH to enable the master to generate the STOP condition.




SLAVE ADDRESS

The chip address inputs A0, A1 and A2 of each 24C01A must be externally connected to either Vcc or ground (Vss), assigning to each 24C01A a unique 3-bit address. Up to eight 24C01As may be connected to the bus. Chip selection is then accomplished through software by setting the bits A0, A1 and A2 of the slave address to the corresponding hardwired logic levels of the selected 24C01A.

After generating a START condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 24C01A, followed by the chip address bits A0, A1 and A2.

The eighth bit of slave address determines if the master device wants to read or write to the 24C01A. (See Figure 2.)

The 24C01A monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.



BYTE PROGRAM MODE

In this mode, the master sends addresses and one data byte to the 24C01A.

Following the START condition, the device code (4-bit), the slave address (3-bit), and the R/W bit, which is logic LOW, are placed onto the bus by the master. This

indicates to the addressed 24C01A that a byte with a word address will follow after it has generated an acknowledge bit. Therefore the next byte transmitted by the master is the word address and will be written into the address pointer of the 24C01A. The most significant bit of the word address is a "Do Not Care" value for the 24C01A. After receiving the acknowledge of the 24C01A, the master device transmits the data word to be written into the addressed memory location. The 24C01A acknowledge again and the master generates a STOP condition. This initiates the internal programming cycle of the 24C01A. (See Figure 3.)


PAGE PROGRAM MODE

To program the 24C01A, the master sends addresses and data to the 24C01A which is the slave (see Figure 3). This is done by supplying a START condition followed by the 4-bit device code, the 3-bit slave address, and the R/W bit which is defined as a logic LOW for a write. This indicates to the addressed slave that a word address will follow so the slave outputs the acknowledge pulse to the master during the ninth clock pulse. When the word address is received by the 24C01A, it places it in the lower 8 bits of the address pointer defining which memory location is to be written. (One do not care bit and seven address bits.) The 24C01A will generate an acknowledge after every 8-bits received and store them consecutively in a 2- byte RAM until a STOP condition is detected which initiates the internal programming cycle. If more than 2 bytes are transmitted by the master, the 24C01A will terminate the write cycle. This does not affect erase/write cycles of the EEPROM array.

If the master generates a STOP condition after transmitting the first data word (Point 'P' on Figure 3), byte programming mode is entered.

The internal, completely self-timed PROGRAM cycle starts after the STOP condition has been generated by the master and all received (up to two) data bytes will be written in a serial manner.

The PROGRAM cycle takes N milliseconds, whereby N is the number of received data bytes (N max = 2).



24C01A DICE FORM


READ MODE

This mode illustrates master device reading data from the 24C01A.

As can be seen from Figure 4, the master first sets up the slave and word addresses by doing a write. (Note: Although this is a read mode, the address pointer must be written to.) During this period the 24C01A generates the necessary acknowledge bits as defined in the appropriate section.

The master now generates another START condition and transmits the slave address again, except this time the read/write bit is set into the read mode. After the slave generates the acknowledge bit, it then outputs the data from the addressed location on to the SDA pad, increments the address pointer and, if it receives an acknowledge from the master, will transmit the next consecutive byte. This autoincrement sequence is only aborted when the master sends a STOP condition instead of an acknowledge.

Note: If the master knows where the address pointer is, it can begin the read sequence at point 'R' indicated on Figure 4 and save time transmitting the slave and word addresses.



PAD DESCRIPTION

A0, A1 and A2 Chip Address Inputs

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to eight 24C01As can be connected to the bus.

These inputs must be connected to either Vss or Vcc.

SDA Serial Address/Data Input/Output

This is a bidirectional pad used to transfer addresses and data into and data out of the device. It is an open drain terminal. For normal data transfer, SDA is allowed to change only during SCL LOW. Changes during SCL HIGH are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

NF No Function

Must be connected to either Vss or Vcc.


1

NOTES:

24C01A DICE FORM

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





24C02A


2K (256 x 8) CMOS Serial Electrically Erasable PROM


FEATURES

- · Low power CMOS technology
- Organized as one block of 256 bytes (256 x 8)
- Hardware write protect for upper 1K (128 x 8)
- Two wire serial interface bus
- · 5 volt only operation
- Self-timed write cycle (including auto-erase)
- · Page-write buffer for up to 2 bytes
- 1ms write cycle time for single byte
- · 100.000 erase/write cycles
- · Data retention >10 years
- 8-pin DIP or SOIC package
- · Available for extended temperature ranges:
- Commercial: 0°C to +70°C
- Industrial: -40°C to +85°C
- Automotive: -40°C to +125°C

DESCRIPTION

The Microchip Technology Inc. 24C02A is a 2K bit Electrically Erasable PROM. The device is organized as 256 x 8 bit memory with a two wire serial interface. Advanced CMOS technology allows a significant reduction in power over NMOS serial devices. A special feature allows a write protection for the upper 1K (128 x 8). The 24C02A also has a page-write capability for up to 2 bytes of data. Up to eight 24C02As may be connected to the two wire bus. The 24C02A is available in the standard 8-pin DIP and a surface mount SOIC package.





Preliminary Information

1

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. Vss0.3 V to +7 V							
Storage temperature65°C to +150°C							
Ambient temp, with power applied65°C to +125°C							
Soldering temperature of leads (10 seconds)+300°C							
ESD protection on all pins4 kV							


*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE

Name	Function
A0, A1, A2	Chip Address Inputs
Vss	Ground
SDA	Serial Address/Data I/O
SCL	Serial Clock
WP	Write Protect Input
Vcc	+5 V Power Supply

DC CHARACTERISTICS	$Vcc = +5 V (\pm 10\%)$ Commercial (C): Tamb = 0°C to +70°C Industrial (I): Tamb = -40°C to +85°C Automotive (E): Tamb = -40°C to +125°C					
Parameter	Symbol	Min	Max	Units	Conditions	
Vcc detector threshold	Vтн	2.8	4.5	v		
SCL and SDA pins: High level input voltage Low level input voltage Low level output voltage	Vih Vil Vol	Vcc x 0.7 -0.3	Vcc + 1 Vcc x 0.3 0.4	V V V	IOL = 3.2 mA (SDA only)	
A0, A1 & A2 pins: High level input voltage Low level input voltage	ViH Vi∟	Vcc - 0.5 -0.3	Vcc + 0.5 0.5	v v	,	
Input leakage current	lu -		10	μA	VIN = 0 V to Vcc	
Output leakage current	Ilo		10	μΑ	VOUT = 0 V to Vcc	
Internal capacitance (all inputs/outputs)	CINT		7.0	pF	VIN/VOUT = 0 V (Note 1) TAMB = 25°C, f = 1 MHz	
Operating current	Icco		3.5 4.25	mA mA	FCLK = 100 kHz, program cycle time = 2 ms, Vcc = 5 V, Tamb = 0°C to 70°C FCLK = 100 kHz, program cycle time = 2 ms, Vcc = 5 V, Tamb = (I) and (E)	
program cycle read cycle	ICCW ICCR		7.0 8.5 750	mA mA μA	Vcc = 5 V, Tamb = 0°C to $+70°C$ Vcc = 5 V, Tamb = (1) and (E) Vcc = 5 V, Tamb = (C), (1) and (E)	
Standby current	Iccs		100	μΑ	SDA = SCL = Vcc = 5 V (no PROGRAM active)	


Note 1: This parameter is periodically sampled and not 100% tested.



© 1990 Microchip Technology Inc.

AC CHARACTERISTICS						
Parameter	Symbol	Min	Тур	Max	Units	Remarks
Clock frequency	FCLK			100	kHz	
Clock high time	Тнідн	4000			ns	
Clock low time	TLOW	4700			ns	
SDA and SCL rise time	TR			1000	ns	
SDA and SCL fall time	TF			300	ns	
START condition hold time	THD:STA	4000			ns	After this period the first clock pulse is generated
START condition setup time	TSU:STA	4700			ns	Only relevant for repeated START condition
Data input hold time	THD:DAT	0			ns	
Data input setup time	TSU:DAT	250			ns	
Data output delay time	TPD	300		3500	ns	See Note 1
STOP condition setup time	Tsu:sto	4700			ns	
Bus free time	TBUF	4700			ns	Time the bus must be free before a new transmission can start
Input filter time constant (SDA and SCL pins)	TI			100	ns	
Program cycle time	Twc		.7N	N	ms	Byte or Page mode N = # of bytes to be written

Note 1: As transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.



FUNCTIONAL DESCRIPTION

The 24C02A supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24C02A works as slave. Both, master and slave can operate as trans-

mitter or receiver but the master device determines which mode is activated.

Up to eight 24C02As can be connected to the bus, selected by the A0, A1 and A2 chip address inputs. Other devices can be connected to the bus, but require different device codes than the 24C02A (refer to section Slave Address).

BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a STARTcondition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 24C02A does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.




SLAVE ADDRESS

The chip address inputs A0, A1 and A2 of each 24C02A must be externally connected to either Vcc or ground (Vss), assigning to each 24C02A a unique 3-bit address. Up to eight 24C02As may be connected to the bus. Chip selection is then accomplished through software by setting the bits A0, A1 and A2 of the transmitted slave address to the corresponding hardwired logic levels of the selected 24C02A.

After generating a START condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 24C02A, followed by the chip address bits A0, A1 and A2.

The eighth bit of slave address determines if the master device wants to read or write to the 24C02A. (See Figure 2.)

The 24C02A monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.



BYTE PROGRAM MODE

In this mode the master sends addresses and one data byte to the 24C02A.

Following the START condition, the device code (4-bit), the slave address (3-bit), and the R/W bit, which is logic LOW, are placed onto the bus by the master. This

indicates to the addressed 24C02A that a byte with a word address will follow after it has generated an acknowledge bit. Therefore, the next byte transmitted by the master is the word address and will be written into the address pointer of the 24C02A. After receiving the acknowledge of the 24C02A, the master device transmits the data word to be written into the addressed memory location. The 24C02A acknowledges again and the master generates a STOP condition. This initiates the internal programming cycle of the 24C02A. (See Figure 3.)


PAGE PROGRAM MODE

To program the 24C02A, the master sends addresses and data to the 24C02A which is the slave. (See Figure 3.) This is done by supplying a START condition followed by the 4-bit device code, the 3-bit slave address, and the R/W bit which is defined as a logic LOW for a write. This indicates to the addressed slave that a word address will follow so the slave outputs the acknowledge pulse to the master during the ninth clock pulse. When the word address is received by the 24C02A, it places it in the lower 8 bits of the address pointer defining which memory location is to be written. The 24C02A will generate an acknowledge after every 8 bits received and store them consecutively in a 2-byte RAM until a STOP condition is detected which initiates the internal programming cycle. If more than 2 bytes are transmitted by the master, the 24C02A will terminate the write cycle. This does not affect erase/write cycles of the EEPROM array.

If the master generates a STOP condition after transmitting the first data word (Point 'P' on Figure 3), byte programming mode is entered.

The internal, completely self-timed PROGRAM cycle starts after the STOP condition has been generated by the master and all received (up to two) data bytes will be written in a serial manner.

The PROGRAM cycle takes N milliseconds, whereby N is the number of received data bytes (N max = 2).



1

WRITE PROTECTION

Programming of the upper half of the memory will not take place if the WP pin of the 24C02A is connected to V_{cc} (+5 V). The 24C02A will accept slave and word addresses but if the memory accessed is write protected by the WP pin, the 24C02A will not generate an acknowledge after the first byte of data has been received, and thus the program cycle will not be started when the stop condition is asserted.

READ MODE


This mode illustrates master device reading data from the 24C02A.

As can be seen from Figure 4, the master first sets up the slave and word addresses by doing a write. (Note: although this is a read mode the address pointer must be written to.) During this period the 24C02A generates the necessary acknowledge bits as defined in the appropriate section.

The master now generates another START condition and transmits the slave address again, except this time the read/write bit is set into the read mode. After the slave generates the acknowledge bit, it then outputs the data from the addressed location on to the SDA pin, increments the address pointer and, if it receives an acknowledge from the master, will transmit the next consecutive byte. This autoincrement sequence is only aborted when the master sends a STOP condition instead of an acknowledge.

Note: If the master knows where the address pointer is, it can begin the read sequence at point 'R' indicated on Figure 4 and save time transmitting the slave and word addresses.

Note: In all modes, the address pointer will automatically increment from the end of the memory block (256 byte) back to the first location in that block.



PIN DESCRIPTION

A0, A1 and A2 Chip Address Inputs

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to eight 24C02As can be connected to the bus. These inputs must be connected to either Vss or Vcc.

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer SDA is allowed to change only during SCL LOW. Changes during SCL HIGH are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

WP Write Protection

This pin must be connected to either Vss or Vcc. If tied to Vcc, PROGRAM operations onto the upper half of memory (addresses 080—0FF) will not be executed. Read operations are possible.

If tied to Vss, normal memory operation is enabled (read/ write the entire memory 000—0FF).

This feature allows the user to assign the upper half of the memory as ROM which can be protected against accidental programming. When write is disabled, slave address and word address will be acknowledged but data will not be acknowledged.

Notes:


1) A "page" is defined as the maximum number of bytes that can be programmed in a single write cycle. The 24C02A page is 2 bytes long.

2) A "block" is defined as a continuous area of memory with distinct boundaries. The address pointer can not cross the boundary from one block to another. It will however, wrap around from the end of a block to the first location in the same block. The 24C02A has only one block (256 bytes).

NOTES:

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





24C02A DICE FORM

2K (256 x 8) CMOS Serial Electrically Erasable PROM


1-25


FEATURES

- · Low power CMOS technology
- Organized as one block of 256 bytes (256 x 8)
- Hardware write protect for upper 1k (128 x 8)
- Two wire serial interface bus
- · 5 volt only operation
- · Self-timed write cycle (including auto-erase)
- · Page-write buffer for up to 2 bytes
- · 1ms write cycle time for single byte
- Available in wafer or wafflepack
- Temperature range:
 - ---Commercial: 0°C to +70°C

DESCRIPTION

The Microchip Technology Inc 24C02A is a 2K bit Electrically Erasable PROM. The device is organized as 256 x 8 bit memory with a two wire serial interface. Advanced CMOS technology allows a significant reduction in power over NMOS serial devices. A special feature allows a write protection for the upper 1k (128 x 8). The 24C02A also has a page-write capability for up to 2 bytes of data. Up to eight 24C02As may be connected to the two wire bus. The 24C02A dice are available in wafer or wafflepack package.





Preliminary Information

1

ELECTRICAL CHARACTERISTICS


MAXIMUM RATINGS*

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PAD FUNCTION TABLE						
Name	Function					
A0, A1, A2	Chip Address Inputs					
Vss	Ground					
SDA	Serial Address/Data I/O					
SCL	Serial Clock					
WP	Write Protect Input					
Vcc	+5 V Power Supply					


DC CHARACTERISTICS	Vcc = $+5$ V (\pm 10%) Commercial (C): Tamb = 0°C to $+70$ °C				
Parameter	Symbol	Min	Max	Units	Conditions
Vcc detector threshold	Vтн	2.8	4.5	v	
SCL and SDA pins: High level input voltage Low level input voltage Low level output voltage	Vi∺ Vi∟ Vo∟	Vcc x 0.7 -0.3	Vcc + 1 Vcc x 0.3 0.4	V V V	IOL = 3.2 mA (SDA only)
A0, A1 & A2 pins: High level input voltage Low level input voltage	ViH Vi∟	Vcc - 0.5 -0.3	Vcc + 0.5 0.5	v	
Input leakage current	- Iu		10	μA	VIN = 0 V to Vcc
Output leakage current	ILO		10	μA	VOUT = 0 V to Vcc
Internal capacitance (all inputs/outputs)	CINT	·	7.0	pF	VIN/VOUT = 0 V (Note 1) Tamb = +25°C, f = 1 MHz
Operating current	Icco		3.5	mA	FCLK = 100 kHz, program cycle
program cycle	Iccw		7.0	mA	time = 2 ms, Vcc = 5 V, Vcc = 5 V
read cycle	ICCR		750	μA	Vcc=5V
Standby current	lccs		100	μA	SDA = SCL = Vcc = 5 V (no PROGRAM active)

Note 1: This parameter is periodically sampled and not 100% tested.



AC CHARACTERISTICS						
Parameter	Symbol	Min	Тур	Max	Units	Remarks
Clock frequency	FCLK			100	kHz	
Clock high time	Тнідн	4000			ns	······································
Clock low time	TLOW	4700			ns	
SDA and SCL rise time	TR			1000	ns	
SDA and SCL fall time	TF			300	ns	
START condition hold time	THD:STA	4000			ns	After this period the first clock pulse is generated
START condition setup time	TSU:STA	4700			ns	Only relevant for repeated START condition
Data input hold time	THD:DAT	0			ns	
Data input setup time	TSU:DAT	250			ns	
Data output delay time	TPD	300		3500	ns	See Note 1
STOP condition setup time	TSU:STO	4700			ns	
Bus free time	TBUF	4700			ns	Time the bus must be free before a new transmission can start
Noise suppression time constant (SDA and SCL pins)	Ті			100	ns	
Program cycle time	Twc		.7N	N	ms	Byte or Page mode N = # of bytes to be written

Note 1: As transmitter the device must provide this internal minimum delay time to bridge the undefined region (min 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.



FUNCTIONAL DESCRIPTION

The 24C02A supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24C02A works as slave. Both, master and slave can operate as

transmitter or receiver but the master device determines which mode is activated.

Up to eight 24C02As can be connected to the bus, selected by the A0, A1 and A2 chip address inputs. Other devices can be connected to the bus but require different device codes than the 24C02A (refer to section Slave Address).

BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During the data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a START condition and terminated with a STOPp condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 24C02A does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.




SLAVE ADDRESS

The chip address inputs A0, A1 and A2 of each 24C02A must be externally connected to either Vcc or ground (Vss), assigning to each 24C02A a unique 3-bit address. Up to eight 24C02As may be connected to the bus. Chip selection is then accomplished through software by setting the bits A0, A1 and A2 of the transmitted slave address to the corresponding hardwired logic levels of the selected 24C02A.

After generating a START condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 24C02A, followed by the chip address bits A0, A1 and A2.

The eighth bit of slave address determines if the master device wants to read or write to the 24C02A. (See Figure 2.)

The 24C02A monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.



BYTE PROGRAM MODE

In this mode, the master sends addresses and one data byte to the 24C02A.

Following the START condition, the device code (4-bit), the slave address (3-bit), and the R/W bit, which is logic LOW, are placed onto the bus by the master. This indicates to the addressed 24C02A that a byte with a

word address will follow after it has generated an acknowledge bit. Therefore, the next byte transmitted by the master is the word address and will be written into the address pointer of the 24C02A. After receiving the acknowledge of the 24C02A, the master device transmits the data word to be written into the addressed memory location. The 24C02A acknowledges again and the master generates a STOP condition. This initiates the internal programming cycle of the 24C02A. (See Figure 3.)


PAGE PROGRAM MODE

To program the 24C02A, the master sends addresses and data to the 24C02A which is the slave (see Figure 3). This is done by supplying a START condition followed by the 4-bit device code, the 3-bit slave address, and the R/W bit which is defined as a logic LOW for a write. This indicates to the addressed slave that a word address will follow so the slave outputs the acknowledge pulse to the master during the ninth clock pulse. When the word address is received by the 24C02A, it places it in the lower 8 bits of the address pointer defining which memory location is to be written. The 24C02A will generate an acknowledge after every 8-bits received and store them consecutively in a 2-byte RAM until a STOP condition is detected which initiates the internal programming cycle. If more than 2 bytes are transmitted by the master, the 24C02A will terminate the write cycle. This does not affect erase/write cycles of the EEPROM array.

If the master generates a STOP condition after transmitting the first data word (Point 'P' on Figure 3), byte programming mode is entered.

The internal, completely self-timed PROGRAM cycle starts after the STOP condition has been generated by the master and all received (up to 2) data bytes will be written in a serial manner.

The PROGRAM cycle takes N milliseconds, whereby N is the number of received data bytes (N max = 2).



WRITE PROTECTION

Programming of the upper half of the memory will not take place if the WP pad of the 24C02A is connected to Vcc (+5 V). The 24C02A will accept slave and word addresses but if the memory accessed is write protected by the WP pad, the 24C02A will not generate an acknowledge after the first byte of data has been received, and thus the program cycle will not be started when the STOP condition is asserted.

READ MODE


This mode illustrates master device reading data from the 24C02A.

As can be seen from Figure 4, the master first sets up the slave and word addresses by doing a write. (Note: Although this is a read mode, the address pointer must be written to.) During this period the 24C02A generates the necessary acknowledge bits as defined in the appropriate section.

The master now generates another START condition and transmits the slave address again, except this time the read/write bit is set into the read mode. After the slave generates the acknowledge bit, it then outputs the data from the addressed location on to the SDA pad, increments the address pointer and, if it receives an acknowledge from the master, will transmit the next consecutive byte. This autoincrement sequence is only aborted when the master sends a STOP condition instead of an acknowledge.

Note: If the master knows where the address pointer is, it can begin the read sequence at point 'R' indicated on Figure 4 and save time transmitting the slave and word addresses.

Note: In all modes, the address pointer will automatically increment from the end of the memory block (256 bytes) back to the first location in that block.



PAD DESCRIPTION

A0, A1 and A2 Chip Address Inputs

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to eight 24C02As can be connected to the bus.

These inputs must be connected to either Vss or Vcc.

SDA Serial Address/Data Input/Output

This is a bidirectional pad used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer, SDA is allowed to change only during SCL LOW. Changes during SCL HIGH are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

WP Write Protection

This pad must be connected to either VCC or VSS.

If tied to Vcc, PROGRAM operations onto the upper memory page (addresses 080—0FF) will not be executed. READ operations are possible.

If tied to Vss, normal memory operation is enabled (read/ write the entire memory 000—0FF).


This feature allows the user to assign the upper half of the memory as ROM which can be protected against accidental programming. When write is disabled, slave address and word address will be acknowledged but data will not be acknowledged.

NOTES:

24C02A DICE FORM

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.








4K (512 x 8) CMOS Serial Electrically Erasable PROM


FEATURES

- · Low power CMOS technology
- Organized as two blocks of 256 bytes (2 x 256 x 8)
- · Hardware write protect for upper block
- Two wire serial interface bus
- · 5 volt only operation
- · Self-timed write cycle (including auto-erase)
- · Page-write buffer for up to 8 bytes
- · 1ms write cycle time for single byte
- · 100,000 erase/write cycles
- · Data retention >10 years
- · 8-pin DIP or SOIC package
- Available for extended temperature ranges:
 —Commercial: 0°C to +70°C
 - ---Industrial: -40°C to +85°C
 - ----Industrial: -40 C to +85 C
 - -Automotive: -40°C to +85°C

DESCRIPTION

The Microchip Technology Inc. 24C04A is a 4K bit Electrically Erasable PROM. The device is organized as two blocks of 256 x 8 bit memory with a two wire serial interface. Advanced CMOS technology allows a significant reduction in power over NMOS serial devices. A special feature allows a write protection for the upper 256 byte block. The 24C04A also has a page-write capability for up to 8 bytes of data. Up to four 24C04As may be connected to the two wire bus. The 24C04A is available in the standard 8-pin DIP and a surface mount SOIC package.





ELECTRICAL CHARACTERISTICS

Maximum Ratings*


All inputs and outputs w.r.t. Vss0.3 V to +7 V
Storage temperature65°C to +150°C
Ambient temp. with power applied65°C to +125°C
Soldering temperature of leads (10 seconds) +300°C
ESD protection on all pins4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCT	PIN FUNCTION TABLE				
Name	Function				
A0	No Function, Must be				
	connected to Vcc or Vss				
A1, A2	Chip Address Inputs				
Vss	Ground				
SDA	Serial Address/Data I/O				
SCL	Serial Clock				
WP	Write Protect Input				
Vcc	+5 V Power Supply				

DC CHARACTERISTICS			(/cc = +5 V Commercial ndustrial Automotive:	(C): Tamb = 0°C to +70°C (I): Tamb = -40°C to +85°C
Parameter	Symbol	Min	Max	Units	Conditions
Vcc detector threshold	Vтн	2.8	4.5	v	
SCL and SDA pins: High level input voltage Low level input voltage Low level output voltage	Vih Vil Vol	Vcc x 0.7 -0.3	Vcc + 1 Vcc x 0.3 0.4	V V V	IOL = 3.2 mA (SDA only)
A1 & A2 pins: High level input voltage Low level input voltage	ViH ViL	Vcc - 0.5 -0.3	Vcc + 0.5 0.5	v v	
Input leakage current	IL1		10	μA	VIN = 0 V to Vcc
Output leakage current	ILO		10	μA	VOUT = 0 V to Vcc
Internal capacitance (all inputs/outputs)	Cint		7.0	pF	VIN/VOUT = 0 V (Note 1) Tamb = +25°C, f = 1 MHz
Operating current	Icco		3.5 4.25	mA mA	$F_{CLK} = 100 \text{ kHz}, \text{program cycle}$ time = 2 ms, Vcc = 5 V, Tamb = 0°C to +70°C $F_{CLK} = 100 \text{ kHz}, \text{program cycle}$ time = 2 ms, Vcc = 5 V,
program cycle read cycle	ICCW ICCR		7.0 8.5 750	mA mA μA	Tamb = (I) and (E) Vcc = 5 V, Tamb = 0°C to +70°C Vcc = 5 V, Tamb= (I) and (E) Vcc = 5 V, Tamb= (C), (I) and (E)
Standby current	lccs		100	μA	SDA = SCL = Vcc = 5 V (no PROGRAM active)


Note 1: This parameter is periodically sampled and not 100% tested.



©1990 Microchip Technology Inc.

Parameter	Symbol	Min	Тур	Max	Units	Remarks
Clock frequency	FCLK			100	kHz	
Clock high time	Тнідн	4000			ns	
Clock low time	TLOW	4700			ns	
SDA and SCL rise time	TR			1000	ns	
SDA and SCL fall time	TF			300	ns	
START condition hold time	THD:STA	4000			ns	After this period the first clock pulse is generated
START condition setup time	TSU:STA	4700			ns	Only relevant for repeated START condition
Data input hold time	THD:DAT	0			ns	
Data input setup time	TSU:DAT	250			ns	
Data output delay time	TPD	300		3500	ns	See Note 1
STOP condition setup time	Tsu:sto	4700			ns	
Bus free time	TBUF	4700			ns	Time the bus must be free before a new transmission can start
Input filter time constant (SDA and SCL pins)	Ті			100	ns	
Program cycle time	Twc		.7N	N	ms	Byte or Page mode N = # of bytes to be written

Note 1: As transmitter the device must provide this internal minimum delay time to bridge the undefined region (min 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.



FUNCTIONAL DESCRIPTION

The 24C04A supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24C04A works as slave. Both, master and slave can operate as trans-

mitter or receiver but the master device determines which mode is activated.

Up to four 24C04As can be connected to the bus, selected by the A1 and A2 chip address inputs. A0 must be tied to Vcc or Vss. Other devices can be connected to the bus but require different device codes than the 24C04A (refer to section Slave Address).

BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 24C04A does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.




SLAVE ADDRESS

The chip address inputs A1 and A2 of each 24C04A must be externally connected to either Vcc or ground (Vss), assigning to each 24C04A a unique2-bit address. Up to four 24C04As may be connected to the bus. Chip selection is then accomplished through software by setting the bits A1 and A2 of the slave address to the corresponding hardwired logic levels of the selected 24C04A. A0 is not used and must be connected to either Vcc or Vss.

After generating a START condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 24C04A, followed by the chip address bits A1 and A2. The seventh bit of that byte (BA) is used to select the upper block (addresses 100—1FF) or lower page (addresses 000—0FF) of the 24C04A.

The eighth bit of slave address determines if the master device wants to read or write to the 24C04A. (See Figure 2.)

The 24C04A monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.



BYTE PROGRAM MODE

In this mode, the master sends addresses and one data byte to the 24C04A.

Following the START condition, the device code (4-bit), the slave address (3-bit), and the R/W bit, which is logic LOW, are placed onto the bus by the master. This indicates to the addressed 24C04A that a byte with a

word address will follow after it has generated an acknowledge bit. Therefore the next byte transmitted by the master is the word address and will be written into the address pointer of the 24C04A. After receiving the acknowledge of the 24C04A, the master device transmits the data word to be written into the addressed memory location. The 24C04A acknowledges again and the master generates a STOP condition. This initiates the internal programming cycle of the 24C04A. (See Figure 3.)


PAGE PROGRAM MODE

To program the 24C04A, the master sends addresses and data to the 24C04A which is the slave (see Figure 3). This is done by supplying a START condition followed by the 4-bit device code, the 3-bit slave address, and the R/W bit which is defined as a logic LOW for a write. This indicates to the addressed slave that a word address will follow so the slave outputs the acknowledge pulse to the master during the ninth clock pulse. When the word address is received by the 24C04A, it places it in the lower 8 bits of the address pointer defining which memory location is to be written. (The BA bit transmitted with the slave address is the ninth bit of the address pointer.) The 24C04A will generate an acknowledge after every 8-bits received and store them consecutively in an 8-byte RAM until a STOP condition is detected which initiates the internal programming cycle. If more than 8 bytes are transmitted by the master, the 24C04A will roll over and overwrite the data beginning with the first received byte. This does not affect erase/write cycles of the EEPROM array and is accomplished as a result of only allowing the address registers bottom 3 bits to increment while the upper 5 bits remain unchanged.

If the master generates a STOP condition after transmitting the first data word (Point 'P' on Figure 3), byte programming mode is entered.

The internal, completely self-timed PROGRAM cycle starts after the STOP condition has been generated by the master and all received (up to eight) data bytes will be written in a serial manner.

The PROGRAM cycle takes N milliseconds, whereby N is the number of received data bytes (N max = 8).



©1990 Microchip Technology Inc.

WRITE PROTECTION

Programming of the upper half of the memory will not take place if the WP pin of the 24C04A is connected to Vcc (+5 V). The 24C04A will accept slave and word addresses but if the memory accessed is write protected by the WP pin, the 24C04A will not generate an acknowledge after the first byte of data has been received, and thus the program cycle will not be started when the STOP condition is asserted.

READ MODE


This mode illustrates master device reading data from the 24C04A.

As can be seen from Figure 4, the master first sets up the slave and word addresses by doing a write. (Note: Although this is a read mode, the address pointer must be written to.) During this period the 24C04A generates the necessary acknowledge bits as defined in the appropriate section.

The master now generates another START condition and transmits the slave address again, except this time the read/write bit is set into the read mode. After the slave generates the acknowledge bit, it then outputs the data from the addressed location on to the SDA pin, increments the address pointer and, if it receives an acknowledge from the master, will transmit the next consecutive byte. This autoincrement sequence is only aborted when the master sends a STOP condition instead of an acknowledge.

Note: If the master knows where the address pointer is, it can begin the read sequence at point 'R' indicated on Figure 4 and save time transmitting the slave and word addresses.

Note: In all modes, the address pointer will not increment through a block (256 byte) boundary, but will rotate back to the first location in that block.



PIN DESCRIPTION

<u>A0</u>

This pin must be connected to either Vcc or Vss.

A1, A2 Chip Address Inputs

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to four 24C04As can be connected to the bus.

These inputs must be connected to either Vss or Vcc.

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer, SDA is allowed to change only during SCL LOW. Changes during SCL HIGH are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

WP Write Protection

This pin must be connected to either Vcc or Vss.

If tied to Vcc, PROGRAM operations onto the upper memory block (addresses 100—1FF) will not be executed. Read operations are possible.

If tied to Vss, normal memory operation is enabled (read/ write the entire memory 000—1FF).

This feature allows the user to assign the upper half of the memory as ROM which can be protected against accidental programming. When write is disabled, slave address and word address will be acknowledged but data will not be acknowledged.

Notes:


1) A "page" is defined as the maximum number of bytes that can be programmed in a single write cycle. The 24C04A page is 8 bytes long.

2) A "block" is defined as a continuous area of memory with distinct boundaries. The address pointer can not cross the boundary from one block to another. It will however, wrap around from the end of a block to the first location in the same block. The 24C04A has two blocks, 256 bytes each.

NOTES:

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





24C04A

4K (512 x 8) CMOS Serial Electrically Erasable PROM


1-41


FEATURES

- · Low power CMOS technology
- Organized as two blocks of 256 bytes (2 x 256 x 8)
- · Hardware write protect for upper block
- · Two wire serial interface bus
- · 5 volt only operation
- · Self-timed write cycle (including auto-erase)
- · Page-write buffer for up to 8 bytes
- · 1ms write cycle time for single byte
- · Available in wafer or wafflepack
- · Temperature range:
 - -Commercial: 0°C to +70°C

DESCRIPTION

The Microchip Technology Inc. 24C04A is a 4K bit Electrically Erasable PROM. The device is organized as two blocks of 256 x 8 bit memory with a two wire serial interface. Advanced CMOS technology allows a significant reduction in power over NMOS serial devices. A special feature allows a write protection for the upper 256 byte block. The 24C04A also has a page-write capability for up to 8 bytes of data. Up to four 24C04As may be connected to the two wire bus. The 24C04A dice are available in wafer or wafflepack package.





Preliminary Information

© 1990 Microchip Technology Inc. DS11143C-1

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. Vss0.3 V to +7 V
Storage temperature65°C to +150°C
Ambient temp. with power applied65°C to +125°C
Soldering temperature of leads (10 seconds) +300°C
ESD protection on all pins4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PAD FUNCTION TABLE


Name	Function	
A0, A1, A2	Chip Address Inputs	si . '-
Vss	Ground	
SDA	Serial Address/Data I/O	
SCL	Serial Clock	
WP	Write Protect Input	
Vcc	+5 V Power Supply	

DC CHARACTERISTICS

Vcc = +5 V ($\pm 10\%$) Commercial (C): Tamb = 0°C to +70°C


Parameter	Symbol	Min	Max	Units	Conditions
Vcc detector threshold	Vтн	2.8	4.5	V	
SCL and SDA pins: High level input voltage Low level input voltage Low level output voltage	Vih Vil Vol	Vcc x 0.7 -0.3	Vcc + 1 Vcc x 0.3 0.4	V V V	IOL = 3.2 mA (SDA only)
A0, A1 & A2 pins: High level input voltage Low level input voltage	Vih Vil	Vcc - 0.5 -0.3	Vcc + 0.5 0.5	V V	
Input leakage current	lu -		10	μA	VIN = 0 V to Vcc
Output leakage current	ILO		10	μA	VOUT = 0 V to Vcc
Internal capacitance (all inputs/outputs)	CINT		7.0	pF	VIN/VOUT = 0 V (Note 1) Tamb = +25°C, f = 1 MHz
Operating current	Icco		3.5	mA	$F_{CLK} = 100 \text{ kHz}$, program cycle time = 2 ms, Vcc = 5 V,
program cycle	Iccw		7.0	mA	Vcc = 5 V
read cycle	ICCR		750	μA	Vcc = 5 V
Standby current	lccs		100	μA	SDA = SCL = Vcc = 5 V (no PROGRAM active)

Note 1: This parameter is periodically sampled and not 100% tested.



AC CHARACTERISTICS						
Parameter	Symbol	Min	Тур	Max	Units	Remarks
Clock frequency	FCLK			100	kHz	
Clock high time	Тнідн	4000			ns	
Clock low time	TLOW	4700			ns	
SDA and SCL rise time	TR			1000	ns	
SDA and SCL fall time	TF			300	ns	
START condition hold time	THD:STA	4000			ns	After this period the first clock pulse is generated
START condition setup time	TSU:STA	4700			ns	Only relevant for repeated START condition
Data input hold time	THD:DAT	0			ns	
Data input setup time	TSU:DAT	250			ns	
Data output delay time	TPD	300		3500	ns	See Note 1
STOP condition setup time	Tsu:sto	4700			ns	
Bus free time	TBUF	4700			ns	Time the bus must be free before a new transmission can start
Noise suppression time constant (SDA and SCL pins)	Ті	2		100	ns	
Program cycle time	Twc		.7N	N	ms	Byte or Page mode N = # of bytes to be written

Note 1: As transmitter the device must provide this internal minimum delay time to bridge the undefined region (min 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.



FUNCTIONAL DESCRIPTION

The 24C04A supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24C04A works as slave. Both, master and slave can operate as

transmitter or receiver but the master device determines which mode is activated.

Up to four 24C04A can be connected to the bus, selected by the A1 and A2 chip address inputs. A0 must be tied to Vcc or Vss. Other devices can be connected to the bus but require different device codes than the 24C04A (refer to section Slave Address). 1

BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Tansfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a start condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 24C04A does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.




SLAVE ADDRESS

The chip address inputs A1 and A2 of each 24C04A must be externally connected to either Vcc or ground (Vss), assigning to each 24C04A a unique 2-bit address. Up to four 24C04As may be connected to the bus. Chip selection is then accomplished through software by setting the bits A1 and A2 of the slave address to the corresponding hardwired logic levels of the selected 24C04A. A0 is not used and must be connected to Vcc or Vss.

After generating a START condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 24C04A, followed by the chip address bits A1 and A2. The seventh bit of that byte (PA) is used to select the upper page (addresses 100—1FF) or lower page (addresses 000—0FF) of the 24C04A.

The eighth bit of slave address determines if the master device wants to read or write to the 24C04A. (See Figure 2.)

The 24C04A monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.



BYTE PROGRAM MODE

In this mode the master sends addresses and one data byte to the 24C04A.

Following the START condition, the device code (4-bit), the slave address (3-bit), and the R/W bit, which is logic LOW, are placed onto the bus by the master. This

indicates to the addressed 24C04A that a byte with a word address will follow after it has generated an acknowledge bit. Therefore, the next byte transmitted by the master is the word address and will be written into the address pointer of the 24C04A. After receiving the acknowledge of the 24C04A, the master device transmits the data word to be written into the addressed memory location. The 24C04A acknowledges again and the master generates a STOP condition. This initiates the internal programming cycle of the 24C04A. (See Figure 3.)


PAGE PROGRAM MODE

To program the 24C04A, the master sends addresses and data to the 24C04A which is the slave (see Figure 3). This is done by supplying a START condition followed by the 4-bit device code, the 3-bit slave address, and the R/W bit which is defined as a logic LOW for a write. This indicates to the addressed slave that a word address will follow so the slave outputs the acknowledge pulse to the master during the ninth clock pulse. When the word address is received by the 24C04A, it places it in the lower 8 bits of the address pointer defining which memory location is to be written. (The PA bit transmitted with the slave address is the ninth bit of the address pointer.) The 24C04A will generate an acknowledge after every 8-bits received and store them consecutively in an 8-byte RAM until a STOP condition is detected which initiates the internal programming cycle. If more than 8 bytes are transmitted by the master, the 24C04A will roll over and overwrite the data beginning with the first received byte. This does not affect erase/write cycles of the EEPROM array and is accomplished as a result of only allowing the address registers bottom 3 bits to increment while the upper 5 bits remain unchanged.

If the master generates a STOP condition after transmitting the first data word (Point 'P' on Figure 3), byte programming mode is entered.

The internal, completely self-timed PROGRAM cycle starts after the STOP condition has been generated by the master and all received (up to eight) data bytes will be written in a serial manner.

The PROGRAM cycle takes N milliseconds, whereby N is the number of received data bytes (N max = 8).



WRITE PROTECTION

Programming of the upper half of the memory will not take place if the WP pad of the 24C04A is connected to Vcc (+5 V). The 24C04A will accept slave and word addresses but if the memory accessed is write protected by the WP pad, the 24C04A will not generate an acknowledge after the first byte of data has been received, and thus the program cycle will not be started when the STOP condition is asserted.

READ MODE


This mode illustrates master device reading data from the 24C04A.

As can be seen from Figure 4, the master first sets up the slave and word addresses by doing a write. (Note: Although this is a read mode, the address pointer must be written to.) During this period the 24C04A generates the necessary acknowledge bits as defined in the appropriate section.

The master now generates another START condition and transmits the slave address again, except this time the read/write bit is set into the read mode. After the slave generates the acknowledge bit, it then outputs the data from the addressed location on to the SDA pad, increments the address pointer and, if it receives an acknowledge from the master, will transmit the next consecutive byte. This autoincrement sequence is only aborted when the master sends a STOP condition instead of an acknowledge.

Note: If the master knows where the address pointer is, it can begin the read sequence at point 'R' indicated on Figure 4 and save time transmitting the slave and word addresses.

Note: In all modes, the address pointer will never automatically increment through a block (256 byte) boundary but will rotate back to the first location in that block.



PAD DESCRIPTION

<u>A0</u>

This pad must be connected to either Vcc or Vss.

A1, A2 Chip Address Inputs

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to four 24C04As can be connected to the bus.

These inputs must be connected to either Vss or Vcc.

SDA Serial Address/Data Input/Output

This is a bidirectional pad used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer SDA is allowed to change only during SCL LOW. Changes during SCL HIGH are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

WP Write Protection

This pad must be connected to either Vcc or Vss.

If tied to Vcc, PROGRAM operations onto the upper memory block (addresses 100—1FF) will not be executed. Read operations are possible.


If tied to Vss, normal memory operation is enabled (read/ write the entire memory 000—1FF).

This feature allows the user to assign the upper half of the memory as ROM which can be protected against accidental programming. When write is disabled, slave address and word address will be acknowledged but data will not be acknowledged.

NOTES:

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





59C11


1K (128 x 8 or 64 x 16) CMOS Serial Electrically Erasable PROM


FEATURES

- · Low power CMOS technology
- Pin selectable memory organization
 128 x 8 or 64 x 16 bit organization
- · Single 5 volt only operation
- · Self timed WRITE, ERAL and WRAL cycles
- · Automatic erase before WRITE
- RDY/BSY status information during WRITE
- · Power on/off data protection circuitry
- · 100,000 ERASE/WRITE cycles
- Data Retention > 10 Years
- · 8-pin DIP or SOIC package
- · Available for extended temperature ranges:
 - Commercial: 0°C to +70°C
 - --- Industrial: -40°C to +85°C
 - Automotive: -40°C to +125°C

DESCRIPTION

The Microchip Technology Inc. 59C11 is a 1K bit Electrically Erasable PROM. The device is configured as $128 \times 8 \text{ or } 64 \times 16$, selectable externally by means of the control pin ORG. Advanced CMOS technology makes this device ideal for low power non-volatile memory applications. The 59C11 is available in the standard 8-pin DIP and a surface mount SOIC package.





© 1990 Microchip Technology Inc. DS20040C-1

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t.	Vss0.3 V to +7.0 V
Storage temperature	65°C to +150°C
Ambient temperature with	
power applied	65°C to +125°C
Soldering temperature of le	ads (10 seconds) +300°C
ESD protection on all pins .	4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE

Name	Function			
CS	Chip Select			
CLK	Serial Clock			
DI	Data In			
DO	Data Out			
Vss	Ground			
ORG	Memor <u>y Arr</u> ay Organization			
RDY/BSY	Ready/Busy Status			
Vcc	+5 V Power Supply			


DC CHARACTERISTICS		Vcc = $+5 V (\pm 10\%)$ Commercial: Tamb = 0°C to $+70$ °C Industrial: Tamb = -40 °C to $+85$ Automotive: Tamb = -40 °C to $+12$				
Parameter	Symbol	Min	Max	Units	Conditions	
Vcc detector threshold	Vтн	2.8	4.5	V		
High level input voltage	Viн	2.0	Vcc + 1	V		
Low level input voltage	VIL	-0.3	0.8	V		
High level output voltage	Voн	2.4		V	Юн = -400 μА	
Low level output voltage	Vol		0.4	v	IOL = 3.2 mA	
Input leakage current	· Iu		10	μΑ	VIN = 0 V to Vcc (Note 1)	
Output leakage current	ILO		10	μA	VOUT = 0 V to VCC (Note 1	
Internal capacitance (all inputs/outputs)	CINT		7	pF	VIN/VOUT = 0V (Note 2) Tamb = 25°C, f = 1 MHz	
Operating current (all modes)	ICCO		4	mA	FCLK = 1 MHz, VCc =5.5 V	
Standby current	Iccs		100	μA	CS = 0 V, Vcc = 5.5 V	

. .

-

Note 1: Internal resister pull-up at Pin 6. Active output at Pin 7.

Note 2: This parameter is periodically sampled and not 100% tested.



AC CHARACTERISTICS

Parameter	Symbol	Min	Max	Units	Conditions
Clock frequency	FCLK		1	MHz	
Clock high time	Тскн	500		ns	
Clock low time	Тск∟	500		ns	
Chip select setup time	Tcss	50		ns	
Chip select hold time	Тсѕн	0		ns	
Chip select low time	Tcs	100		ns	
Data input setup time	TDIS	100		ns	
Data input hold time	Тон	100		ns	
Data output delay time	TPD		400	ns	CL = 100 pF
Data output disable time (from CS = low)	Tcz	0	100	ns	CL = 100 pF
Data output disable time (from last clock)	TDDZ	0	400	ns	CL = 100 pF
RDY/BSY delay time	TRBD		400	ns	
Program cycle time (Auto Erase & Write)	Twc		1 15	ms ms	for 8-bit mode for ERAL and WRA in 8/16-bit modes

PIN DESCRIPTION

Chip Select (CS)

A HIGH level selects the device. A LOW level deselects the device and forces it into standby mode. However, a WRITE cycle which is already initiated and/or in progress will be completed, regardless of the CS input signal. If CS is brought LOW during a WRITE cycle, the device will go into standby mode as soon as the WRITE cycle is completed.

CS must be LOW for 100 ns (TCSL) minimum between consecutive instructions. If CS is LOW, the internal control logic is held in a RESET status.

Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 59C11. Opcode, address, and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at HIGH or LOW level) and can be continued anytime (with respect to clock high time (TCKH) and clock low time (TCKL)). This gives freedom in preparing opcode, address and data for the controlling master.

CLK is a "Don't Care" if CS is LOW (device deselected). If CS is HIGH, but a START condition has not been detected, any number of clock cycles can be received by the device without changing its status (i.e., waiting for START condition). CLK cycles are not required during the self-timed WRITE (i.e., auto erase/write) cycle.

After detection of a START condition the specified number of clock cycles (respectively LOW to HIGH transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is executed (see instruction set truth table). When that limit has been reached, CLK and DI become "Don't Care" inputs until CS is brought LOW for at least chip select low time (TCsL) and brought HIGH again and a WRITE cycle (if any) is completed.

Data In (DI)

Data In is used to clock in START bit, opcode, address and data synchronously with the CLK input.

Data Out (DO)

Data Out is used in the READ mode to output data synchronously with the CLK input (TPD after the positive edge of CLK). This output is in HIGH–Z mode except if data is clocked out as a result of a READ instruction.

DI and DO can be connected together to perform a 3-wire interface (CS, CLK, DI/DO).

Care must be taken with the leading dummy zero which is output after a READ command has been detected. Also, the controlling device must not drive the DI/DO bus during WRITE cycles.

Organization (ORG)

This input selects the memory array organization. When the ORG pin is connected to +5 V the 64 x 16 organization is selected. When it is connected to ground, the 128 x 8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 64 x 16 organization.

Ready/Busy (RDY/BSY)

Pin 7 provides RDY/BSY status information. RDY/BSY is low if the device is performing a WRITE, ERAL, or WRAL operation. When it is HIGH the internal, selftimed WRITE, ERAL or WRAL operation has been completed and the device is ready to receive a new instruction.

DATA PROTECTION

During power-up, all modes of operation are inhibited until Vcc has reached a level of between 2.8 V and 4.5 V. During power-down, the source data protection circuitry acts to inhibit all modes when VCC has fallen below the voltage range of 2.8 V to 4.5 V.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

After power-up, the device is automatically in the EWDS mode. Therefore, EWEN instruction must be performed before any WRITE, ERAL or WRAL instruction can be executed.

INSTRUCTION SET			64 X 16 MODE, ORG=1						
Instruction	Start Bit	Opcode	Address	Data In I	Data Out	Number of Req. CLK Cycles			
READ	1.	1 0 X X	A5 A4 A3 A2 A1 A0	- (D15 – D0	27			
WRITE	1	X 1 X X	A5 A4 A3 A2 A1 A0	D15 – D0	High-Z	27			
EWEN	1	0 0 1 1	x x x x x x		High-Z	11			
EWDS	1	0 0 0 0	x x x x x x		High-Z	11			
ERAL	1	0 0 1 0	x x x x x x		High-Z	11			
WRAL	1	0 0 0 1	x x x x x x	D15 – D0	High-Z	27			
			128 X 8 MODE, ORG=0			2			
Instruction	Start Bit	Opcode	Address	Data In	Data Out	Number of Req. CLK Cycles			
READ	1	1 0 X X	A6 A5 A4 A3 A2 A1 A0		D7 - D0	20			
WRITE	1	X 1 X X	A6 A5 A4 A3 A2 A1 A0	D7 – D0	High-Z	20			
EWEN	1	0 0 1 1	x	_	High-Z	12			
EWDS	1	0 0 0 0	x x x x x x x x		High-Z	12			
ERAL	1	0 0 1 0	x x x x x x x x	· · · · · · · · ·	High-Z	12			
WRAL	1	0 0 0 1	x x x x x x x x	D15 – D0	High-Z	20			

FUNCTIONAL DESCRIPTION

START Condition

The START bit is detected by the device if CS and DI are both High with respect to the positive edge of CLK for the first time.

Before a START condition is detected, CS, CLK, and DI may change in any combination (except to that of a START condition) without resulting in any device operation (READ, WRITE, EWEN, EWDS, ERAL, and WRAL). As soon as CS is HIGH, the device is no longer in the standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in.

After execution of an instruction (i.e. clock in or out of the

last required address or data bit) CLK and DI become don't care bits until a new start condition is detected.

Note: CS must go LOW between consecutive instructions.

DI/DO Pins


It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the READ operation, if A0 is a logic high level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pin.

READ Mode

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy bit (logical 0) precedes the 8- or 16-bit output string. The output data changes during the high state of the system clock (CLK). The dummy bit is output TPD after the positive edge of CLK, which was used to clock in the last address bit (A0). Therefore, care must be taken if DI and DO are connected together as a bus contention will occur for one clock cycle if A0 is a one.

DO will go into HIGH-Z mode with the positive edge of the next CLK cycle. This follows the output of the last data bit D0 or the negative edge of CS, whichever occurs first. D0 remains stable between CLK cycles for an unlimited time as long as CS stays HIGH.

The most significant data bit (D15 or D7) is always output first, followed by the lower significant bits (D14 - D0 or D6 - D0).




WRITE

The WRITE instruction is followed by 8 or 16 bits of data which are written into the specified address. The most significant data bit (D15 or D7) has to be clocked in first followed by the lower significant data bits (D14 – D0 or D6 – D0). If a WRITE instruction is recognized by the device and all data bits have been clocked in, the device

performs an automatic erase cycle on the specified address before the data are written. The WRITE cycle is completely self timed and commences automatically after the rising edge of the CLK signal for the last data bit (D0).


The WRITE cycle takes 1 ms max for 8-bit mode and 2 ms max for 16-bit mode.



ERASE/WRITE Enable/Disable (EWEN, EWDS)


The device is automatically in the ERASE/WRITE Disable mode (EWDS) after power-up. Therefore, EWEN

instruction has to be performed before any WRITE, ERAL, or WRAL instruction is executed by the device.



ERASE All (ERAL)


The entire chip will be erased to logical "1s" if this instruction is received by the device and it is in the EWEN mode. The ERAL cycle is completely self-timed and commences after the rising edge of the CLK signal for the last dummy address bit. ERAL takes 15 ms max.



WRITE All (WRAL)

The entire chip will be written with the data specified in that command. The WRAL cycle is completely self-timed and commences after the last data bit (D0) has been clocked in. WRAL takes 15 ms max.

Note: The WRAL does not include an automatic ERASE cycle for the chip. Therefore, the WRAL instruction must be preceded by an ERAL instruction and the chip must be in the EWEN status in both cases. The WRAL instruction is used for testing and/or device initialization.




© 1990 Microchip Technology Inc.

NOTES:

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





59C11 DICE FORM


1K (128 x 8 or 64 x 16) CMOS Serial Electrically Erasable PROM


FEATURES

- · Low power CMOS technology
- · Pad selectable memory organization
- 128 x 8 or 64 x 16 bit organization
- · Single 5 volt only operation
- Self-timed write, ERAL and WRAL cycles
- · Automatic erase before write
- RDY/BSY status information during write
- · Power on/off data protection circuitry
- Available in wafer or wafflepack
- Temperature range:
- Commercial: 0°C to +70°C

DESCRIPTION

The Microchip Technology Inc. 59C11 is a 1K bit Electrically Erasable PROM. The device is configured as 128 x 8 or 64 x 16, selectable externally by means of the control pad ORG. Advanced CMOS technology makes this device ideal for low power non-volatile memory applications. The 59C11 dice are available in wafer or wafflepack.





ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t.	Vss0.3 V to +7.0 V
Storage temperature	65°C to +150°C
Ambient temperature with	
power applied	65°C to +125°C
Soldering temperature of lea	ds (10 seconds) +300°C
ESD protection on all pins	4 kV


*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PAD FUNCTION TABLE

Name	Function
CS	Chip Select
CLK	Serial Clock
DI	Data In
DO	Data Out
Vss	Ground
ORG	Memory Array Organization
RDY/BSY	Ready/Busy Status
Vcc	+5 V Power Supply

DC CHARACTERISTICS	Vcc = +5 V (±10%) Commercial: Tamb = 0°C to +70°C							
Parameter	Symbol	Min	Max	Units	Conditions			
Vcc detector threshold	Vтн	2.8	4.5	v				
High level input voltage	Viн	2.0	Vcc + 1	V				
Low level input voltage	ViL	-0.3	0.8	V				
High level output voltage	Voн	2.4		V	Юн = -400 µA			
Low level output voltage	Vol		0.4	V	IOL = 3.2 mA			
Input leakage current	ILI		10	μΑ	VIN = 0 V to Vcc (Note 1)			
Output leakage current	ILO		10	μA	VOUT = 0 V to Vcc (Note 1)			
Internal capacitance (all inputs/outputs)	CINT		7	pF	VIN/VOUT = 0 V (Note 2) Tamb = 25° C, f = 1 MHz			
Operating current (all modes)	ICCO		4	mA	FCLK = 1 MHz, VCC = 5.5 V			
Standby current	Iccs		100	uA	CS = 0 V, Vcc = 5.5 V			

Note 1: Internal resistor pull-up at Pin 6. Active output at Pin 7. Note 2: This parameter is periodically sampled and not 100% tested.



Parameter	Symbol	Min	Max	Units	Conditions
Clock frequency	FCLK		1	MHz	
Clock high time	Тскн	500		ns	
Clock low time	TCKL	500		ns	γ
Chip select setup time	Tcss	50		ns	
Chip select hold time	Тсѕн	0		ns	
Chip select low time	Tcs	100		ns	
Data input setup time	TDIS	100		ns	
Data input hold time	Тон	100		ns	
Data output delay time	TPD		400	ns	CL = 100 pF
Data output disable time (from CS = low)	Tcz	0	100	ns	CL = 100 pF
Data output disable time (from last clock)	Tddz	0	400	ns	CL = 100 pF
RDY/BSY delay time	TRBD		400	ns	
Program cycle time (Auto Erase & Write)	Twc		1 15	ms ms	for 8-bit mode for ERAL and WRAL in 8/16-bit modes

PAD DESCRIPTION

Chip Select (CS)

A HIGH level selects the device. A LOW level deselects the device and forces it into standby mode. However, a WRITE cycle which is already initiated and/or in progress will be completed, regardless of the CS input signal. If CS is brought LOW during a WRITE cycle, the device will go into standby mode as soon as the WRITE cycle is completed.

CS must be LOW for 100 ns (TCSL) minimum between consecutive instructions. If CS is LOW, the internal control logic is held in a RESET status.

Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 59C11. Opcode, address, and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at HIGH or LOW level) and can be continued anytime (with respect to clock HIGH time (TCKH) and clock LOW time (TCKL)). This gives freedom in preparing opcode, address and data for the controlling master.

CLK is a "Don't Care" if CS is LOW (device deselected). If CS is HIGH, but a start condition has not been detected, any number of clock cycles can be received by the device without changing its status (i.e., waiting for START condition).

CLK cycles are not required during the self-timed WRITE (i.e. auto erase/write) cycle.

After detection of a START condition the specified number of clock cycles (respectively LOW to HIGH transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is executed (see instruction set truth table). When that limit has been reached, CLK and DI become don't care inputs until CS is brought LOW for at least chip select low time (TcsL) and brought HIGH again and a WRITE cycle (if any) is completed.

Data In (DI)

Data In is used to clock in START bit, opcode, address and data synchronously with the CLK input.

Data Out (DO)

Data Out is used in the READ mode to output data synchronously with the CLK input (TPD after the positive edge of CLK). This output is in HIGH–Z mode except if data is clocked out as a result of a READ instruction.

DI and DO can be connected together to perform a 3-wire interface (CS, CLK, DI/DO).

Care must be taken with the leading dummy zero which is output after a READ command has been detected. Also, the controlling device must not drive the DI/DO bus during WRITE cycles.

Organization (ORG)

This input selects the memory array organization. When the ORG pad is connected to +5 V the 64 x 16 organization is selected. When it is connected to ground, the 128 x 8 organization is selected. If the ORG pad is left unconnected, then an internal pullup device will select the 64 x 16 organization.

Ready/Busy (RDY/BSY)

Pad 7 provides RDY/BSY status information. RDY/BSY is low if the device is performing a WRITE, ERAL, or WRAL operation. When it is HIGH, the internal selftimed WRITE, ERAL or WRAL operation has been completed and the device is ready to receive a new instruction.

DATA PROTECTION

During power-up all modes of operation are inhibited until Vcc has reached a level of between 2.8 Vand 4.5 V. During power-down the source data protection circuitry acts to inhibit all modes when Vcc has fallen below the voltage range of 2.8 V to 4.5 V.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

After power-up the device is automatically in the EWDS mode. Therefore, EWEN instruction must be performed before any WRITE, ERAL or WRAL instruction can be executed.

INSTRUC	TION S	ET	64 X 16 MODE, ORG=1		
Instruction	Start Bit	Opcode	Address	Data In Data Out	Number of Req. CLK Cycles
READ	1	1 0 X X	A5 A4 A3 A2 A1 A0	D15-D0	27
WRITE	1	X 1 X X	A5 A4 A3 A2 A1 A0	D15 – D0 High-Z	27
EWEN	1	0 0 1 1	x x x x x x x	— High-Z	11
EWDS	1	0 0 0 0	x x x x x x x	— High-Z	11
ERAL	1	0 0 1 0		High-Z	11
WRAL	1	0 0 0 1	x x x x x x x	D15 – D0 High-Z	27
			128 X 8 MODE, ORG=0		-
	Start				Number of
Instruction	Bit	Opcode	Address	Data In Data Out	Req. CLK Cycles
READ	1	1 0 X X	A6 A5 A4 A3 A2 A1 A0	D7 D0	20
WRITE	1	X 1 X X	A6 A5 A4 A3 A2 A1 A0	D7 – D0 High-Z	20
EWEN	1	0 0 1 1	x x x x x x x	High-Z	12
EWDS	1	0 0 0 0	x x x x x x x	- High-Z	12
ERAL	1	0 0 1 0	X X X X X X X	High-Z	12
WRAL	1	0 0 0 1	x x x x x x x x	D7 – D0 High-Z	20

FUNCTIONAL DESCRIPTION

START Condition

The START bit is detected by the device if CS and DI are both HIGH with respect to the positive edge of CLK for the first time.

Before a START condition is detected, CS, CLK and DI may change in any combination (except to that of a START condition) without resulting in any device operation (READ, WRITE, EWEN, EWDS, ERAL, and WRAL). As soon as CS is HIGH, the device is no longer in the standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in. After execution of an instruction (i.e. clock in or out of the last required address or data bit) CLK and DI become "don't care" bits until a new start condition is detected.

Note:

CS must go LOW between consecutive instructions.

DI/DO Pads


It is possible to connect the Data In and Data Out pads together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the READ operation, if A0 is a logic HIGH level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pad.

READ Mode

The READ instruction outputs the serial data of the addressed memory location on the DO pad. A dummy bit (logical 0) precedes the 8/16-bit output string. The output data changes during the HIGH state of the system clock (CLK). The dummy bit is output TPD after the positive edge of CLK, which was used to clock in the last address bit (A0). Therefore, care must be taken if DI and DO are connected together as a bus contention will occur for one clock cycle if A0 is a one.

DO will go into HIGH-Z mode with the positive edge of the next CLK cycle. This follows the output of the last data bit D0 or the low going edge of CS, whichever occurs first. D0 remains stable between CLK cycles for an unlimited time as long as CS stays HIGH.

The most significant data bit (D15 or D7) is always output first, followed by the lower significant bits (D14 - D0 or D6 - D0).




WRITE Mode

The WRITE instruction is followed by 8 or 16 bits of data which are written into the specified address. The most significant data bit (D15 or D7) has to be clocked in first followed by the lower significant data bits (D14 – D0 or D6 – D0). If a WRITE instruction is recognized by the device and all data bits have been clocked in, the device

performs an automatic erase cycle on the specified address before the data are written. The WRITE cycle is completely self timed and commences automatically after the last data bit (D0) has been clocked in.

The WRITE cycle takes 1 ms for 8-bit mode and 2 ms for 16-bit mode max.




59C11 DICE FORM

ERASE/WRITE Enable/Disable (EWEN, EWDS)


The device is automatically in the ERASE/WRITE Disable mode (EWDS) after power-up. Therefore, EWEN

instruction has to be performed before any WRITE, ERAL, or WRAL instruction is executed by the device.



ERASE All (ERAL)

The entire chip will be erased to logical "1s" if this instruction is received by the device and it is in the EWEN mode. The ERAL cycle is completely self-timed and commences after the last dummy address bit has been clocked in. ERAL takes 15 ms max in both 8-bit and 16bit modes.




WRITE All (WRAL)

The entire chip will be written with the data specified in that command. The WRAL cycle is completely self-timed and commences after the last data bit (D0) has been clocked in. WRAL takes 15 ms max in both 8-bit and 16-bit modes.

Note: The WRAL does not include an automatic erase cycle for the chip. Therefore, the WRAL instruction must be preceded by an ERAL instruction and the chip must be in the EWEN status in both cases.

The WRAL instruction is used for testing and/or device initialization.




DS20043C-6

© 1990 Microchip Technology Inc.

NOTES:

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





85C72


1K (128 x 8) CMOS Serial Electrically Erasable PROM


FEATURES

- · Low power CMOS technology
- Organized as one block of 128 bytes (128 x 8)
- Two wire serial interface bus
- 5 volt only operation
- · Self-timed write cycle (including auto-erase)
- · Page-write buffer for up to 2 bytes
- · 1ms write cycle time for single byte
- · 100,000 erase/write cycles
- · Data retention >10 years
- 8-pin DIP or SOIC package
- Available for extended temperature ranges: —Commercial: 0°C to +70°C
 - ---Industrial: -40°C to +85°C
 - -Automotive: -40°C to +125°C

DESCRIPTION

The Microchip Technology Inc. 85C72 is a 1K bit Electrically Erasable PROM. The device is organized as 128 x 8 bit memory with a two wire serial interface. Advanced CMOS technology allows a significant reduction in power over NMOS serial devices. Up to eight 85C72s may be connected to the two wire bus. The 85C72 is available in the standard 8-pin DIP and a surface mount SOIC package.





Preliminary Information

ELECTRICAL CHARACTERISTICS

Maximum Ratings*


Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE

Name	Function
A0, A1, A2	Chip Address Inputs
VSS	Ground
SDA	Serial Address/Data I/O
SCL	Serial Clock
NC	No Connect
VCC	+5 V Power Supply

DC CHARACTERISTICS			$\label{eq:Vcc} \begin{array}{l} Vcc = +5 \ V \ (\pm 10\%) \\ Commercial \ (C): \ Tamb = \ 0^{\circ}C \ to \ +70^{\circ}C \\ Industrial \ (I): \ Tamb = \ -40^{\circ}C \ to \ +85^{\circ}C \\ Automotive \ (E): \ Tamb = \ -40^{\circ}C \ to \ +125^{\circ}C \end{array}$			
Parameter	Symbol	Min	Max	Units	Conditions	
Vcc detector threshold	Vтн	2.8	4.5	V		
SCL and SDA pins: High level input voltage Low level input voltage Low level output voltage	Vi∺ Vi∟ VoL	Vcc x 0.7 -0.3	Vcc + 1 Vcc x 0.3 0.4	V V V	Io∟ = 3.2 mA (SDA only)	
A0, A1 & A2 pins: High level input voltage Low level input voltage	Vi∺ Vi∟	Vcc - 0.5 -0.3	Vcc + 0.5 0.5	v v		
Input leakage current	lu -		10	μΑ	VIN = 0 V to Vcc	
Output leakage current	ILO		10	μA	VOUT = 0 V to Vcc	
Internal capacitance (all inputs/outputs)	CINT		7.0	pF	Vin/Vout = 0 V (Note 1) Tamb = +25°C, f = 1 MHz	
Operating current	lcco		3.5 4.25	mA mA	$\label{eq:FCLK} \begin{array}{l} FCLK = 100 \ kHz, program cycle \\ time = 2 \ ms, \ VCC = 5 \ V, \\ Tamb = 0^\circC \ to + 70^\circC \\ FCLK = 100 \ kHz, program cycle \\ time = 2 \ ms, \ Vcc = 5 \ V, \\ Tamb = (I) \ and \ (E) \end{array}$	
Program cycle Read cycle	ICCW ICCR		7.0 8.5 750	mA mA μA	Vcc = 5 V, Tamb = 0°C to $+70°C$ Vcc = 5 V, Tamb = (1) and (E) Vcc = 5 V, Tamb= (0), (1) and (E)	
Standby current	lccs		100	μΑ	SDA = SCL = Vcc = 5 V (no PROGRAM active)	


Note 1: This parameter is periodically sampled and not 100% tested.



© 1990 Microchip Technology Inc.

AC CHARACTERISTICS						
Parameter	Symbol	Min	Тур	Max	Units	Remarks
Clock frequency	FCLK			100	kHz	
Clock high time	Тнідн	4000			ns	
Clock low time	TLOW	4700			ns	
SDA and SCL rise time	TR			1000	ns	
SDA and SCL fall time	TF			300	ns	
START condition hold time	THD:STA	4000			ns	After this period the first clock pulse is generated
START condition setup time	TSU:STA	4700			ns	Only relevant for repeated START condition
Data input hold time	THD:DAT	0			ns	
Data input setup time	TSU:DAT	250			ns	
Data output delay time	TPD	300		3500	ns	See Note 1
STOP condition setup time	Tsu:sto	4700			ns	
Bus free time	TBUF	4700			ns	Time the bus must be free before a new transmission can start
Input filter time constant (SDA and SCL pins)	Tı			100	ns	
Program cycle time	Twc		.7N	N	ms	Byte or Page mode N = # of bytes to be written

Note 1: As transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.



FUNCTIONAL DESCRIPTION

The 85C72 supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the start and STOP conditions, while the 85C72 works as slave.

Both, master and slave can operate as transmitter or receiver but the master device determines which mode is activated.

Up to eight 85C72s can be connected to the bus, selected by the A0, A1 and A2 chip address inputs. Other devices can be connected to the bus, but require different device codes than the 85C72 (refer to section Slave Address).

© 1990 Microchip Technology Inc.

BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 85C72 does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.




SLAVE ADDRESS

The chip address inputs A0, A1 and A2 of each 85C72 must be externally connected to either Vcc or ground (Vss), assigning to each 85C72 a unique 3-bit address. Up to eight 85C72s may be connected to the bus. Chip selection is then accomplished through software by setting the bits A0, A1 and A2 of the slave address to the corresponding hardwired logic levels of the selected 85C72.

After generating a START condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 85C72, followed by the chip address bits A0, A1 and A2.

The eighth bit of slave address determines if the master device wants to read or write to the 85C72. (See Figure 2.)

The 85C72 monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.



BYTE PROGRAM MODE

In this mode, the master sends addresses and one data byte to the 85C72.

Following the START condition, the device code (4-bit), the slave address (3-bit), and the R/\overline{W} bit, which is logic LOW, are placed onto the bus by the master. This

indicates to the addressed 85C72 that a byte with a word address will follow after it has generated an acknowledge bit. Therefore the next byte transmitted by the master is the word address and will be written into the address pointer of the 85C72. The most significant bit of the word address is a "Do Not Care" value for the 85C72. After receiving the acknowledge of the 85C72, the master device transmits the data word to be written into the addressed memory location. The 85C72 acknowledges again and the master generates a STOP condition. This initiates the internal programming cycle of the 85C72. (See Figure 3.)


PAGE PROGRAM MODE

To program the 85C72, the master sends addresses and data to the 85C72 which is the slave. (See Figure 3.) This is done by supplying a START condition followed by the 4-bit device code, the 3-bit slave address, and the R/\overline{W} bit which is defined as a logic LOW for a write. This indicates to the addressed slave that a word address will follow so the slave outputs the acknowledge pulse to the master during the ninth clock pulse. When the word address is received by the 85C72, it places it in the lower 8 bits of the address pointer defining which memory location is to be written. (One "Do Not Care" bit and seven address bits.) The 85C72 will generate an acknowledge after every 8 bits received and store them consecutively in a 2-byte RAM until a STOP condition is detected which initiates the internal programming cycle. If more than 2 bytes are transmitted by the master, the 85C72 will terminate the write cycle. This does not affect erase/write cycles of the EEPROM array.

If the master generates a STOP condition after transmitting the first data word (Point 'P' on Figure 3), byte programming mode is entered.

The internal, completely self-timed PROGRAM cycle starts after the STOP condition has been generated by the master and all received (up to two) data bytes will be written in a serial manner.

The PROGRAM cycle takes N milliseconds, whereby N is the number of received data bytes (N max = 2).



© 1990 Microchip Technology Inc.

85C72

READ MODE


This mode illustrates master device reading data from the 85C72.

As can be seen from Figure 4, the master first sets up the slave and word addresses by doing a write. (Note: Although this is a read mode the address pointer must be written to.) During this period the 85C72 generates the necessary acknowledge bits as defined in the appropriate section.

The master now generates another START condition and transmits the slave address again, except this time the read/write bit is set into the read mode. After the slave generates the acknowledge bit, it then outputs the data from the addressed location on to the SDA pin, increments the address pointer and, if it receives an acknowledge from the master, will transmit the next consecutive byte. This autoincrement sequence is only aborted when the master sends a STOP condition instead of an acknowledge.

Note: If the master knows where the address pointer is, it can begin the read sequence at point 'R' indicated on Figure 4 and save time transmitting the slave and word addresses.

In all modes, the address pointer will automatically increment from the end of the memory block (128 bytes) back to the first location in that block.



PIN DESCRIPTION

A0, A1 and A2 Chip Address Inputs

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to eight 85C72s can be connected to the bus.

These inputs must be connected to either Vss or Vcc.

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer SDA is allowed to change only during SCL LOW. Changes during SCL HIGH are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

NC No Connect

This pin can be left open or used as a tie point.

Notes:


1) A "page" is defined as the maximum number of bytes that can be programmed in a single write cycle. The 85C72 page is 2 bytes long.

2) A "block" is defined as a continuous area of memory with distinct boundaries. The address pointer can not cross the boundary from one block to another. It will however, wrap around from the end of a block to the first location in the same block. The 85C72 has only one block (128 bytes).

NOTES:

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





85C72 DICE FORM


1K (128 x 8) CMOS Serial Electrically Erasable PROM


FEATURES

- · Low power CMOS technology
- Organized as one block of 128 bytes (128 x 8)
- Two wire serial interface bus
- · 5 volt only operation
- · Self-timed write cycle (including auto-erase)
- Page-write buffer for up to 2 bytes
- · 1 ms write cycle time for single byte
- Available in wafer or wafflepack
- Temperature range:
 —Commercial: 0°C to +70°C

DESCRIPTION

The Microchip Technology Inc. 85C72 is a 1K bit Electrically Erasable PROM. The device is organized as 128 x 8 bit memory with a two wire serial interface. Advanced CMOS technology allows a significant reduction in power over NMOS serial devices. Up to eight 85C72s may be connected to the two wire bus. The 85C72 dice are available in wafer or wafflepack.





Preliminary Information

1

1-73

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. Vss0.3 V to +7 V
Storage temperature65°C to +150°C
Ambient temp. with power applied65°C to +125°C
Soldering temperature of leads (10 seconds) +300°C
ESD protection on all pins4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


PAD FUNCTION TABLE						
Name	Function					
A0, A1, A2	Chip Address Inputs					
Vss	Ground					
SDA	Serial Address/Data I/O					
SCL	Serial Clock					
NF	No Function					
Vcc	+5 V Power Supply					

DC CHARACTERISTICS

Vcc = +5 V (\pm 10%) Commercial (C): Tamb = 0°C to +70°C


Parameter	Symbol	Min	Max	Units	Conditions
Vcc detector threshold	Vтн	2.8	4.5	v	
SCL and SDA pins: High level input voltage Low level input voltage Low level output voltage	Vih Vil Vol	Vcc x 0.7 -0.3	Vcc + 1 Vcc x 0.3 0.4	v v v	Io∟ = 3.2 mA (SDA only)
A0, A1 & A2 pins: High level input voltage Low level input voltage	Vih Vil	Vcc - 0.5 -0.3	Vcc + 0.5 0.5	v	
Input leakage current	ILI.		10	μA	VIN = 0 V to Vcc
Output leakage current	ILO		10	μΑ	VOUT = 0 V to Vcc
Internal capacitance (all inputs/outputs)	CINT		7.0	pF	VIN/VOUT = 0 V (Note 1) Tamb = +25°C, f = 1 MHz
Operating current	Icco		3.5	mA	FCLK = 100 kHz, program cycle
program cycle	Iccw	2	7.0	mA	time = 2 ms, Vcc = 5 V, Vcc = 5 V
read cycle	ICCR		750	μA	Vcc = 5 V
Standby current	lccs		100	μΑ	SDA = SCL = Vcc = 5 V (no PROGRAM active)

Note 1: This parameter is periodically sampled and not 100% tested.



Parameter	Symbol	Min	Тур	Max	Units	Remarks
Clock frequency	FCLK			100	kHz	
Clock high time	Тнідн	4000			ns	
Clock low time	TLOW	4700			ns	
SDA and SCL rise time	TR			1000	ns	
SDA and SCL fall time	TF			300	ns	
START condition hold time	THD:STA	4000			ns	After this period the first clock pulse is generated
START condition setup time	TSU:STA	4700			ns	Only relevant for repeated START condition
Data input hold time	THD:DAT	0			ns	
Data input setup time	TSU:DAT	250			ns	
Data output delay time	TPD	300		3500	ns	See Note 1
STOP condition setup time	Tsu:sto	4700			ns	
Bus free time	TBUF	4700			ns	Time the bus must be free before a new transmission can start
Noise suppression time constant (SDA and SCL pins)	Tı			100	ns	
Program cycle time	Twc		.7N	N	ms	Byte or Page mode N = # of bytes to be written

Note 1: As transmitter the device must provide this internal minimum delay time to bridge the undefined region (min 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.



FUNCTIONAL DESCRIPTION

The 85C72 supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 85C72 works as slave. Both, master and slave can operate as transmit-

ter or receiver but the master device determines which mode is activated.

Up to eight 85C72s can be connected to the bus, selected by the A0, A1 and A2 chip address inputs. Other devices can be connected to the bus but require different device codes than the 85C72 (refer to section Slave Address).

© 1990 Microchip Technology Inc.

BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a start condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a STARTcondition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 85C72 does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.




SLAVE ADDRESS

The chip address inputs A0, A1 and A2 of each 85C72 must be externally connected to either Vcc or ground (Vss), assigning to each 85C72 a unique 3-bit address. Up to eight 85C72s may be connected to the bus. Chip selection is then accomplished through software by setting the bits A0, A1 and A2 of the slave address to the corresponding hardwired logic levels of the selected 85C72.

After generating a START condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 85C72, followed by the chip address bits A0, A1 and A2.

The eighth bit of slave address determines if the master device wants to read or write to the 85C72. (See Figure 2.)

The 85C72 monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.



BYTE PROGRAM MODE

In this mode, the master sends addresses and one data byte to the 85C72.

Following the START condition, the device code (4-bit),


the slave address (3-bit), and the R/W bit, which is logic LOW, are placed onto the bus by the master. This indicates to the addressed 85C72 that a byte with a word address will follow after it has generated an acknowledge bit. Therefore, the next byte transmitted by the master is the word address and will be written into the address pointer of the 85C72. The most significant bit of the word address is a "Do Not Care" value for the 85C72. After receiving the acknowledge of the 85C72, the master device transmits the data word to be written into the addressed memory location. The 85C72 acknowledge again and the master generates a STOP condition. This initiates the internal programming cycle of the 85C72. (See Figure 3.)

PAGE PROGRAM MODE

To program the 85C72, the master sends addresses and data to the 85C72 which is the slave (see Figure 3). This is done by supplying a start condition followed by the 4-bit device code, the 3-bit slave address, and the R/W bit which is defined as a logic LOW for a write. This indicates to the addressed slave that a word address will follow so the slave outputs the acknowledge pulse to the master during the ninth clock pulse. When the word address is received by the 85C72, it places it in the lower 8 bits of the address pointer defining which memory location is to be written. (One do not care bit and seven address bits) The 85C72 will generate an acknowledge after every 8 bits received and store them consecutively in a 2-byte RAM until a stop condition is detected which initiates the internal programming cycle. If more than 2 bytes are transmitted by the master, the 85C72 will terminate the write cycle. This does not affect erase/ write cycles of the EEPROM array.

If the master generates a STOP condition after transmitting the first data word (Point 'P' on Figure 3), byte programming mode is entered.

The internal, completely self-timed PROGRAM cycle starts after the STOP condition has been generated by the master and all received (up to 2) data bytes will be written in a serial manner.



1

85C72 DICE FORM

READ MODE


This mode illustrates master device reading data from the 85C72.

As can be seen from Figure 4, the master first sets up the slave and word addresses by doing a write. (Note: Although this is a read mode the address pointer must be written to.) During this period the 85C72 generates the necessary acknowledge bits as defined in the appropriate section.

The master now generates another start condition and transmits the slave address again, except this time the read/write bit is set into the read mode. After the slave

generates the acknowledge bit, it then outputs the data from the addressed location on to the SDA pad, increments the address pointer and, if it receives an acknowledge from the master, will transmit the next consecutive byte. This autoincrement sequence is only aborted when the master sends a stop condition instead of an acknowledge.

Note: If the master knows where the address pointer is, it can begin the read sequence at point 'R' indicated on Figure 4 and save time transmitting the slave and word addresses.



PAD DESCRIPTION

A0, A1 and A2 Chip Address Inputs

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to eight 85C72s can be connected to the bus.

These inputs must be connected to either Vss or Vcc.

SDA Serial Address/Data Input/Output

This is a bidirectional pad used to transfer addresses and data into and data out of the device. It is an open drain terminal. For normal data transfer SDA is allowed to change only during SCL LOW. Changes during SCL HIGH are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.


NF No Function

This pad must be connected to Vss for normal operation.

NOTES:

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





85C82


2K (256 x 8) CMOS Serial Electrically Erasable PROM


FEATURES

- · Low power CMOS technology
- · Organized as one block of 256 bytes (256 x 8)
- Two wire serial interface bus
- · 5 volt only operation
- · Self-timed write cycle (including auto-erase)
- Page-write buffer for up to 2 bytes
- · 1ms write cycle time for single byte
- · 100,000 erase/write cycles
- · Data retention >10 years
- · 8-pin DIP or SOIC package
- Available for extended temperature ranges:
 - -Commercial: 0°C to +70°C
 - -Industrial: -40°C to +85°C
 - -Automotive: -40°C to +125°C

DESCRIPTION

The Microchip Technology Inc. 85C82 is a 2K bit Electrically Erasable PROM. The device is organized as 256 x 8 bit memory with a two wire serial interface. Advanced CMOS technology allows a significant reduction in power over NMOS serial devices. The 85C82 also has a pagewrite capability for up to 2 bytes of data. Up to eight 85C82s may be connected to the two wire bus. The 85C82 is available in standard 8-pin DIP and surface mount SOIC package.





Preliminary Information

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


PIN FUNCTION TABLE						
Name	Function					
A0, A1, A2	Chip Address Inputs					
Vss	Ground					
SDA	Serial Address/Data Input/Output					
SCL	Serial Clock					
NC	No Connect					
Vcc	+5 V Power Supply					

E 1/ (1400/)

1/20

DC CHARACTERISTICS					Vcc = +5 V (±10%) Commercial (C): Tamb = 0°C to +70°C Industrial (I): Tamb = -40°C to +85°C Automotive (E): Tamb = -40°C to +125°C			
Parameter	Symbol	Min	Max	Units	Conditions			
Vcc detector threshold	Vтн	2.8	4.5	v				
SCL and SDA pins: High level input voltage Low level input voltage Low level output voltage	Vih Vil Vol	Vcc x 0.7 -0.3	Vcc + 1 Vcc x 0.3 0.4	V V V	IOL = 3.2 mA (SDA only)			
A0, A1 & A2 pins: High level input voltage Low level input voltage	Vi∺ Vi∟	Vcc - 0.5 -0.3	Vcc + 0.5 0.5	v				
Input leakage current	ILI		10	μA	VIN = 0 V to Vcc			
Output leakage current	Ilo		10	μA	Vout = 0 V to Vcc			
Internal capacitance (all inputs/outputs)	CINT		7.0	pF	VIN/VOUT = 0 V (Note 1) Tamb = +25°C, f = 1 MHz			
Operating current	Icco		3.5 4.25	mA mA	FCLK = 100 kHz, program cycle time = 2 ms, Vcc = 5 V, Tamb = 0°C to $+70°C$ FCLK = 100 kHz, program cycle time = 2 ms, Vcc = 5 V, Tamb = (I) and (E)			
program cycle read cycle	ICCW ICCR		7.0 8.5 750	mA mA μA	Vcc = 5 V, Tamb = 0°C to +70°C Vcc = 5 V, Tamb = (I) and (E) Vcc = 5 V, Tamb= (C), (I) and (E)			
Standby current	Iccs		100	μA	SDA = SCL = Vcc = 5 V(no PROGRAM active)			


Note 1: This parameter is periodically sampled and not 100% tested.



1-82

	0 mm h at					Bauarda
Parameter	Symbol	Min	Тур	Max	Units	Remarks
Clock frequency	FCLK			100	kHz	
Clock high time	Тнідн	4000			ns	
Clock low time	TLOW	4700			ns	
SDA and SCL rise time	TR			1000	ns	
SDA and SCL fall time	TF			300	ns	
START condition hold time	THD:STA	4000			ns	After this period the first clock pulse is generated
START condition setup time	TSU:STA	4700			ns	Only relevant for repeated START condition
Data input hold time	THD:DAT	0			ns	
Data input setup time	TSU:DAT	250			ns	
Data output delay time	TPD	300		3500	ns	See Note 1
STOP condition setup time	Tsu:sto	4700			ns	
Bus free time	TBUF	4700			ns	Time the bus must be free before a new transmission can start
Input filter time constant (SDA and SCL pins)	Ті	-		100	ns	
Program cycle time	Twc		.7N	N	ms	Byte or Page mode N = # of bytes to be written

Note 1: As transmitter the device must provide this internal minimum delay time to bridge the undefined region (min 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.



FUNCTIONAL DESCRIPTION

The 85C82 supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 85C82 works as

slave. Both, master and slave can operate as transmitter or receiver, but the master device determines which mode is activated.

Up to eight 85C82s can be connected to the bus, selected by the A0, A1 and A2 chip address inputs. Other devices can be connected to the bus, but require different device codes than the 85C82 (refer to section Slave Address).

© 1990 Microchip Technology Inc.

BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a start condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 85C82 does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case the slave must leave the data line HIGH to enable the master to generate the STOP condition.




SLAVE ADDRESS

The chip address inputs A0, A1 and A2 of each 85C82 must be externally connected to either Vcc or ground (Vss), assigning to each 85C82 a unique 3-bit address. Up to eight 85C82s may be connected to the bus. Chip selection is then accomplished through software by setting the bits A0, A1 and A2 of the transmitted slave address to the corresponding hardwired logic levels of the selected 85C82.

After generating a START condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 85C82, followed by the chip address bits A0, A1 and A2.

The eighth bit of slave address determines if the master device wants to read or write to the 85C82. (See Figure 2.)

The 85C82 monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.



BYTE PROGRAM MODE

In this mode the master sends addresses and one data byte to the 85C82.

Following the START condition, the device code (4-bit), the slave address (3-bit), and the R/\overline{W} bit, which is logic

LOW, are placed onto the bus by the master. This indicates to the addressed 85C82 that a byte with a word address will follow after it has generated an acknowledge bit. Therefore, the next byte transmitted by the master is the word address and will be written into the address pointer of the 85C82. After receiving the acknowledge of the 85C82, the master device transmits the data word to be written into the addressed memory location. The 85C82 acknowledges again and the master generates a STOP condition. This initiates the internal programming cycle of the 85C82. (See Figure 3.)


PAGE PROGRAM MODE

To program the 85C82, the master sends addresses and data to the 85C82 which is the slave (see Figure 3). This is done by supplying a START condition followed by the 4-bit device code, the 3-bit slave address, and the R/W bit which is defined as a logic LOW for a write. This indicates to the addressed slave that a word address will follow so the slave outputs the acknowledge pulse to the master during the ninth clock pulse. When the word address is received by the 85C82, it places it in the lower 8 bits of the address pointer defining which memory location is to be written. The 85C82 will generate an acknowledge after every 8 bits received and store them consecutively in a 2-byte RAM until a stop condition is detected which initiates the internal programming cycle. If more than 2 bytes are transmitted by the master, the 85C82 will terminate the write cycle. This does not affect erase/write cycles of the EEPROM array.

If the master generates a STOP condition after transmitting the first data word (Point 'P' on Figure 3), byte programming mode is entered.

The internal, completely self-timed PROGRAM cycle starts after the STOP condition has been generated by the master and all received (up to two) data bytes will be written in a serial manner.

The PROGRAM cycle takes N milliseconds, whereby N is the number of received data bytes (N max = 2).



85C82

READ MODE


This mode illustrates master device reading data from the 85C82.

As can be seen from Figure 4, the master first sets up the slave and word addresses by doing a write. (Note: Although this is a read mode, the address pointer must be written to.) During this period the 85C82 generates the necessary acknowledge bits as defined in the appropriate section.

The master now generates another START condition and transmits the slave address again, except this time the read/write bit is set into the read mode. After the slave generates the acknowledge bit, it then outputs the data from the addressed location on to the SDA pin, increments the address pointer and, if it receives an acknowledge from the master, will transmit the next consecutive byte. This autoincrement sequence is only aborted v hen the master sends a STOP condition instead of an acknowledge.

Note: If the master knows where the address pointer is, it can begin the read sequence at point 'R' indicated on Figure 4 and save time transmitting the slave and word addresses.

Note: In all modes, the address pointer will automatically increment from the end of the memory block (256 byte) back to the first location in that block.



PIN DESCRIPTION

A0, A1 and A2 Chip Address Inputs

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to eight 85C82s can be connected to the bus.

These inputs must be connected to either Vss or Vcc.

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal. For normal data transfer SDA is allowed to change only during SCL LOW. Changes during SCL HIGH are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

NC No Connect

This pin can be left open or used as a tie point.

Notes:


1) A "page" is defined as the maximum number of bytes that can be programmed in a single write cycle. The 85C82 page is 2 bytes long.

2) A "block" is defined as a continuous area of memory with distinct boundaries. The address pointer can not cross the boundary from one block to another. It will however, wrap around from the end of a block to the first location in the same block. The 85C82 has only one block (256 bytes).

NOTES:

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





85C82 DICE FORM


2K (256 x 8) CMOS Serial Electrically Erasable PROM


FEATURES

- · Low power CMOS technology
- Organized as one block of 256 bytes (256 x 8)
- Two wire serial interface bus
- · 5 volt only operation
- Self-timed write cycle (including auto-erase)
- · Page-write buffer for up to 2 bytes
- · 1ms write cycle time for single byte
- Available in wafer or wafflepack
- Temperature range: —Commercial: 0°C to +70°C

DESCRIPTION

The Microchip Technology Inc. 85C82 is a 2K bit Electrically Erasable PROM. The device is organized as 256 x 8 bit memory with a two wire serial interface. Advanced CMOS technology allows a significant reduction in power over NMOS serial devices. The 85C82 also has a pagewrite capability for up to 2 bytes of data. Up to eight 85C82s may be connected to the two wire bus. The 85C82 dice are available in wafer or wafflepack.





1

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. Vss0.3 V to +7 V
Storage temperature65°C to +150°C
Ambient temp. with power applied65°C to +125°C
Soldering temperature of leads (10 seconds) +300°C
ESD protection on all pins4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


PAD FUNCTION TABLE				
Name	Function			
A0,A1,A2	Chip Address Inputs			
Vss	Ground			
SDA	Serial Address/Data I/O			
SCL	Serial Clock			
NF	No Function			
Vcc	+5 V Power Supply			

DC CHARACTERISTICS

Vcc = +5 V (\pm 10%) Commercial (C): Tamb = 0°C to +70°C

Parameter	Symbol	Min	Max	Units	Conditions
Vcc detector threshold	Vтн	2.8	4.5	v	
SCL and SDA pins: High level input voltage Low level input voltage Low level output voltage	VIH VIL VOL	Vcc x 0.7 -0.3	Vcc + 1 Vcc x 0.3 0.4	V V V	IOL = 3.2 mA (SDA only)
A0, A1 & A2 pins: High level input voltage Low level input voltage	Vih Vil	Vcc - 0.5 -0.3	Vcc + 0.5 0.5	v v	
Input leakage current	ILI		10	μA	VIN = 0 V to Vcc
Output leakage current	ILO	-	10	μA	VOUT = 0 V to Vcc
Internal capacitance (all inputs/outputs)	CINT		7.0	pF	VIN/VOUT = 0 V (Note 1) Tamb = +25°C, f = 1 MHz
Operating current	Icco		3.5	mA	FCLK = 100 kHz, program cycle
program cycle	Iccw		7.0	mA	time = 2 ms, Vcc = 5 V, Vcc = 5 V
read cycle	ICCR		750	μA	Vcc = 5 V
Standby current	lccs		100	μA	SDA = SCL = Vcc = 5 V (no PROGRAM active)


Note 1: This parameter is periodically sampled and not 100% tested.



DS11148C-2

AC CHARACTERISTICS						
Parameter	Symbol	Min	Тур	Max	Units	Remarks
Clock frequency	FCLK			100	kHz	
Clock high time	Тнідн	4000			ns	
Clock low time	TLOW	4700			ns	
SDA and SCL rise time	TR			1000	ns	
SDA and SCL fall time	TF			300	ns	
START condition hold time	THD:STA	4000			ns	After this period the first clock pulse is generated
START condition setup time	TSU:STA	4700			ns	Only relevant for repeated START condition
Data input hold time	THD:DAT	0			ns	
Data input setup time	TSU:DAT	250			ns	
Data output delay time	TPD	300		3500	ns	See Note 1
STOP condition setup time	Тѕи:ѕто	4700			ns	
Bus free time	TBUF	4700			ns	Time the bus must be free before a new transmission can start
Noise suppression time constant (SDA and SCL pins)	Tı			100	ns	
Program cycle time	Twc		.7N	N	ms	Byte or Page mode N = # of bytes to be written

Note 1: As transmitter the device must provide this internal minimum delay time to bridge the undefined region (min 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.



FUNCTIONAL DESCRIPTION

The 85C82 supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 85C82 works as slave. Both, master and slave can operate as transmit

ter or receiver but the master device determines which mode is activated.

Up to eight 85C82s can be connected to the bus, selected by the A0, A1 and A2 chip address inputs. Other devices can be connected to the bus but require different device codes than the 85C82 (refer to section Slave Address).

BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 85C82 does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case the slave must leave the data line HIGH to enable the master to generate the STOP condition.




SLAVE ADDRESS

The chip address inputs A0, A1 and A2 of each 85C82 must be externally connected to either Vcc or ground (Vss), assigning to each 85C82 a unique 3-bit address. Up to eight 85C82s may be connected to the bus. Chip selection is then accomplished through software by setting the bits A0, A1 and A2 of the transmitted slave address to the corresponding hardwired logic levels of the selected 85C82.

After generating a START condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 85C82, followed by the chip address bits A0, A1 and A2.

The eighth bit of slave address determines if the master device wants to read or write to the 85C82. (See Figure 2.)

The 85C82 monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.



BYTE PROGRAM MODE

In this mode the master sends addresses and one data byte to the 85C82.


Following the START condition, the <u>device code</u> (4-bit), the slave address (3-bit), and the R/W bit, which is logic LOW, are placed onto the bus by the master. This indicates to the addressed 85C82 that a byte with a word address will follow after it has generated an acknowledge bit. Therefore, the next byte transmitted by the master is the word address and will be written into the address pointer of the 85C82. After receiving the acknowledge of the 85C82, the master device transmits the data word to be written into the addressed memory location. The 85C82 acknowledges again and the master generates a STOP condition. This initiates the internal programming cycle of the 85C82. (See Figure 3.)

PAGE PROGRAM MODE

To program the 85C82, the master sends addresses and data to the 85C82 which is the slave (see Figure 3). This is done by supplying a start condition followed by the 4-bit device code, the 3-bit slave address, and the R/W bit which is defined as a logic LOW for a write. This indicates to the addressed slave that a word address will follow so the slave outputs the acknowledge pulse to the master during the ninth clock pulse. When the word address is received by the 85C82, it places it in the lower 8 bits of the address pointer defining which memory location is to be written. The 85C82 will generate an acknowledge after every 8 bits received and store them consecutively in a 2-byte RAM until a STOP condition is detected which initiates the internal programming cycle. If more than 2 bytes are transmitted by the master, the 85C82 will terminate the write cycle. This does not affect erase/write cycles of the EEPROM array.

If the master generates a STOP condition after transmitting the first data word (Point 'P' on Figure 3), byte programming mode is entered.

The internal, completely self-timed PROGRAM cycle starts after the STOP condition has been generated by the master and all received (up to 2) data bytes will be



READ MODE


This mode illustrates master device reading data from the 85C82.

As can be seen from Figure 4, the master first sets up the slave and word addresses by doing a write. (Note: although this is a read mode the address pointer must be written to.) During this period the 85C82 generates the necessary acknowledge bits as defined in the appropriate section.

The master now generates another START condition and transmits the slave address again, except this time the read/write bit is set into the read mode. After the slave generates the acknowledge bit, it then outputs the data from the addressed location on to the SDA pad, increments the address pointer and, if it receives an acknowledge from the master, will transmit the next consecutive byte. This autoincrement sequence is only aborted when the master sends a STOP condition instead of an acknowledge.

Note: If the master knows where the address pointer is, it can begin the read sequence at point 'R' indicated on Figure 4 and save time transmitting the slave and word addresses.

Note: In all modes, the address pointer will automatically increment from the end of the memory block (256 bytes) back to the first location in that block.



PAD DESCRIPTION

A0, A1 and A2 Chip Address Inputs

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to eight 85C82s can be connected to the bus.

These inputs must be connected to either Vss or Vcc.

SDA Serial Address/Data Input/Output

This is a bidirectional pad used to transfer addresses and data into and data out of the device. It is an open drain terminal. For normal data transfer SDA is allowed to change only during SCL LOW. Changes during SCL HIGH are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.


NF No Function

This pad must be connected to Vss for normal operation.

NOTES:

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





85C92


4K (512 x 8) CMOS Serial Electrically Erasable PROM


FEATURES

- · Low power CMOS technology
- Organized as two blocks of 256 bytes (2 x 256 x 8)
- · Two wire serial interface bus
- · 5 volt only operation
- Self-timed write cycle (including auto-erase)
- · Page-write buffer for up to 8 bytes
- · 1ms write cycle time for single byte
- · 100,000 erase/write cycles
- Data retention >10 years
- · 8-pin DIP or SOIC package
- Available for extended temperature ranges: —Commercial: 0°C to +70°C
 - -Industrial: -40°C to +85°C
 - -Automotive: -40°C to +125°C

DESCRIPTION

The Microchip Technology Inc. 85C92 is a 4K bit Electrically Erasable PROM. The device is organized as two blocks of 256 x 8 bit memory with a two wire serial interface. Advanced CMOS technology allows a significant reduction in power over NMOS serial devices. The 85C92 also has a page-write capability for up to 8 bytes of data. Up to four 85C92s may be connected to the two wire bus. The 85C92 is available in the standard 8-pin DIP and a surface mount SOIC package.





Preliminary Information

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. Vss	0.3 V to +7 V
Storage temperature	65°C to +150°C
Ambient temp. with power applied	65°C to +125°C
Soldering temperature of leads (10 s	econds) +300°C
ESD protection on all pins	4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUN	PIN FUNCTION TABLE						
Name	Function						
A0	No function. Must be connected to VCC or Vss						
A1, A2	Chip address Inputs						
Vss	Ground						
SDA	Serial Address/Data I/O						

.


 SCL
 Serial Clock

 NC
 No Connect

 Vcc
 +5 V Power Supply

DC CHARACTERISTICS	Automotive (E): Tamb = -40°C to +125°C					
Parameter	Symbol	Min	Max	Units	Conditions	
Vcc detector threshold	Vтн	2.8	4.5	V		
SCL and SDA pins: High level input voltage Low level input voltage Low level output voltage	Vih Vil Vol	Vcc x 0.7 -0.3	Vcc + 1 Vcc x 0.3 0.4	V V V	IoL = 3.2 mA (SDA only)	
A1 & A2 pins: High level input voltage Low level input voltage	ViH Vi∟	Vcc - 0.5 -0.3	Vcc + 0.5 0.5	V V		
Input leakage current	lu		10	μΑ	VIN = 0 V to Vcc	
Output leakage current	ILO		10	μA	VOUT = 0 V to Vcc	
Internal capacitance (all inputs/outputs)	CINT	-	7.0	pF	VIN/VOUT = 0 V (Note 1) TAMB = 25°C, f = 1 MHz	
Operating current	Icco		3.5 4.25	mA mA	FCLK = 100 kHz, program cycle time = 2 ms, Vcc = 5 V, Tamb = 0°C to $+70$ °C FCLK = 100 kHz, program cycle	
program cycle read cycle	ICCW ICCR		7.0 8.5 750	mA mA μA	time = 2 ms, Vcc = 5 V, Tamb = (I) and (E) Vcc = 5 V, Tamb = 0°C to $+70°C$ Vcc = 5 V, Tamb = (I) and (E) Vcc = 5 V, Tamb= (C), (I) and (E)	
Standby current	lccs		100	μA	SDA = SCL = Vcc = 5 V (no PROGRAM active)	

Note 1: This parameter is periodically sampled and not 100% tested.




DS11146B-2

© 1990 Microchip Technology Inc.

Parameter	Symbol	Min	Тур	Max	Units	Remarks
Clock frequency	FCLK			100	kHz	
Clock high time	Тнідн	4000			ns	
Clock low time	TLOW	4700			ns	
SDA and SCL rise time	TR			1000	ns	
SDA and SCL fall time	TF			300	ns	
START condition hold time	THD:STA	4000			ns	After this period the first clock pulse is generated
START condition setup time	TSU:STA	4700			ns	Only relevant for repeated START condition
Data input hold time	THD:DAT	0			ns	
Data input setup time	TSU:DAT	250			ns	
Data output delay time	TPD	300		3500	ns	See Note 1
STOP condition setup time	Tsu:sto	4700			ns	
Bus free time	TBUF	4700			ns	Time the bus must be free before a new transmission can start
Input filter time constant (SDA and SCL pins)	Τι			100	ns	
Program cycle time	Twc		.7N	N	ms	Byte or Page mode N = # of bytes to be written

Note 1: As transmitter the device must provide this internal minimum delay time to bridge the undefined region (min 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.



FUNCTIONAL DESCRIPTION

The 85C92 supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 85C92 works as slave. Both, master and slave can operate as transmit

ter or receiver but the master device determines which mode is activated.

Up to four 85C92s can be connected to the bus, selected by the A1 and A2 chip address inputs. A0 must be tied to Vcc or Vss. Other devices can be connected to the bus but require different device codes than the 85C92 (refer to section Slave Address).

BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 85C92 does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.




SLAVE ADDRESS

The chip address inputs A1 and A2 of each 85C92 must be externally connected to either Vcc or ground (Vss), assigning to each 85C92 a unique 2-bit address. Up to four 85C92s may be connected to the bus. Chip selection is then accomplished through software by setting the bits A1 and A2 of the slave address to the corresponding hardwired logic levels of the selected 85C92. A0 is not used and must be connected to either Vcc or Vss.

After generating a start condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 85C92, followed by the chip address bits A1 and A2. The seventh bit of that byte (BA) is used to select the upper block (addresses 100—1FF) or lower page (addresses 000—0FF) of the 85C92.

The eighth bit of slave address determines if the master device wants to read or write to the 85C92. (See Figure 2.)

The 85C92 monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.



BYTE PROGRAM MODE

In this mode the master sends addresses and one data byte to the 85C92.

Following the START condition, the <u>device code</u> (4-bit), the slave address (3-bit), and the R/W bit, which is logic

LOW, are placed onto the bus by the master. This indicates to the addressed 85C92 that a byte with a word address will follow after it has generated an acknowledge bit. Therefore the next byte transmitted by the master is the word address and will be written into the address pointer of the 85C92. After receiving the acknowledge of the 85C92, the master device transmits the data word to be written into the addressed memory location. The 85C92 acknowledges again and the master generates a STOP condition. This initiates the internal programming cycle of the 85C92. (See Figure 3.)


PAGE PROGRAM MODE

To program the 85C92, the master sends addresses and data to the 85C92 which is the slave (see Figure 3). This is done by supplying a START condition followed by the 4-bit device code, the 3-bit slave address, and the R/W bit which is defined as a logic LOW for a write. This indicates to the addressed slave that a word address will follow so the slave outputs the acknowledge pulse to the master during the ninth clock pulse. When the word address is received by the 85C92, it places it in the lower 8 bits of the address pointer defining which memory location is to be written. (The BA bit transmitted with the slave address is the ninth bit of the address pointer.) The 85C92 will generate an acknowledge after every 8 bits received and store them consecutively in an 8-byte RAM until a STOP condition is detected which initiates the internal programming cycle. If more than 8 bytes are transmitted by the master, the 85C92 will roll over and overwrite the data beginning with the first received byte. This does not affect erase/write cycles of the EEPROM array and is accomplished as a result of only allowing the address registers bottom 3 bits to increment while the upper 5 bits remain unchanged.

If the master generates a STOP condition after transmitting the first data word (Point 'P' on Figure 3), byte programming mode is entered.

The internal, completely self-timed PROGRAM cycle starts after the STOP condition has been generated by the master and all received (up to 8) data bytes will be written in a serial manner.

The PROGRAM cycle takes N milliseconds, whereby N is the number of received data bytes (N max = 8).



1

85C92

READ MODE


This mode illustrates master device reading data from the 85C92.

As can be seen from Figure 4, the master first sets up the slave and word addresses by doing a write. (Note: Although this is a read mode, the address pointer must be written to.) During this period the 85C92 generates the necessary acknowledge bits as defined in the appropriate section.

The master now generates another START condition and transmits the slave address again, except this time the read/write bit is set into the read mode. After the slave generates the acknowledge bit, it then outputs the data from the addressed location on to the SDA pin, increments the address pointer and, if it receives an acknowledge from the master, will transmit the next consecutive byte. This autoincrement sequence is only aborted when the master sends a STOP condition instead of an acknowledge.

Note: If the master knows where the address pointer is, it can begin the read sequence at point 'R' indicated on Figure 4 and save time transmitting the slave and word addresses.

In all modes, the address pointer will not increment through a block (256 byte) boundary but will wrap around to the first location in that block.



PIN DESCRIPTION

<u>A0</u>

This pin must be connected to either Vcc or Vss.

A1, A2 Chip Address Inputs

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to four 85C92s can be connected to the bus.

These inputs must be connected to either Vss or Vcc.

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer SDA is allowed to change only during SCL LOW. Changes during SCL HIGH are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

NC No Connect

This pin can be left open or used as a tie point.

Notes:


1) A "page" is defined as the maximum number of bytes that can be programmed in a single write cycle. The 85C92 page is 8 bytes long.

2) A "block" is defined as a continuous area of memory with distinct boundaries. The address pointer can not cross the boundary from one block to another. It will however, wrap around from the end of a block to the first location in the same block. The 85C92 has two blocks, 256 bytes each.

NOTES:

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





85C92 DICE FORM


4K (512 x 8) CMOS Serial Electrically Erasable PROM


FEATURES

- · Low power CMOS technology
- Organized as two blocks of 256 bytes (2 x 256 x 8)
- Two wire serial interface bus
- 5 volt only operation
- · Self-timed write cycle (including auto-erase)
- Page-write buffer for up to 8 bytes
- · 1ms write cycle time for single byte
- Available in wafer or wafflepack
- Temperature range: —Commercial: 0°C to +70°C

DESCRIPTION

The Microchip Technology Inc. 85C92 is a 4K bit Electrically Erasable PROM. The device is organized as two blocks of 256 x 8 bit memory with a two wire serial interface. Advanced CMOS technology allows a significant reduction in power over NMOS serial devices. The 85C92 also has a page-write capability for up to 8 bytes of data. Up to four 85C92s may be connected to the two wire bus. The 85C92 dice are available in wafer or wafflepack package.





Preliminary Information

1

1-105

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. Vss0.3 V to +7 V
Storage temperature65°C to +150°C
Ambient temp. with power applied65°C to +125°C
Soldering temperature of leads (10 seconds)+300°C
ESD protection on all pins4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


PAD FUNCTION TABLE							
Name	Function						
A0, A1, A2	Chip Address Inputs						
Vss	Ground						
SDA	Serial Address/Data I/O						
SCL	Serial Clock						
NF	No Function						
Vcc	+5 V Power Supply						

DC CHARACTERISTICS

Vcc = $+5V (\pm 10\%)$ Commercial: Tamb = 0° C to +70° C


Parameter	Symbol	Min	Max	Units	Conditions
Vcc detector threshold	Vтн	2.8	4.5	V	
SCL and SDA pins: High level input voltage Low level input voltage Low level output voltage	Vih Vil Vol	Vcc x 0.7 -0.3	Vcc + 1 Vcc x 0.3 0.4	V V V	IoL = 3.2 mA (SDA only)
A0, A1 & A2 pins: High level input voltage Low level input voltage	Vih Vil	Vcc - 0.5 -0.3	Vcc + 0.5 0.5	V V	
Input leakage current	lu		10	μA	VIN = 0 V to Vcc
Output leakage current	ILO		10	μA	VOUT = 0 V to Vcc
Internal capacitance (all inputs/outputs)	CINT		7.0	pF	VIN/VOUT = 0 V (Note 1) Tamb = +25°C, f = 1 MHz
Operating current	Icco		3.5	mA	FCLK = 100 kHz, program cycle
program cycle	Iccw		7.0	mA	time = 2 ms, Vcc = 5 V, Vcc = 5 V
read cycle	ICCR		750	μA	Vcc = 5 V
Standby current	lccs		100	μA	SDA = SCL = Vcc = 5 V (no PROGRAM active)

Note 1: This parameter is periodically sampled and not 100% tested.



Parameter	Symbol	Min	Тур	Max	Units	Remarks
Clock frequency	FCLK			100	kHz	
Clock high time	Тнідн	4000			ns	
Clock low time	TLOW	4700			ns	
SDA and SCL rise time	TR			1000	ns	
SDA and SCL fall time	TF			300	ns	
START condition hold time	THD:STA	4000			ns	After this period the first clock pulse is generated
START condition setup time	TSU:STA	4700			ns	Only relevant for repeated START condition
Data input hold time	THD:DAT	0			ns	
Data input setup time	TSU:DAT	250			ns	
Data output delay time	TPD	300		3500	ns	See Note 1
STOP condition setup time	Tsu:sto	4700			ns	
Bus free time	TBUF	4700			ns	Time the bus must be free before a new transmission can start
Noise suppression time constant (SDA and SCL pins)	Tı			100	ns	
Program cycle time	Twc		.7N	N	ms	Byte or Page mode N = # of bytes to be written

Note 1: As transmitter the device must provide this internal minimum delay time to bridge the undefined region (min 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.



FUNCTIONAL DESCRIPTION

The 85C92 supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 85C92 works as slave. Both, master and slave can operate as transmit-

ter or receiver but the master device determines which mode is activated.

Up to four 85C92s can be connected to the bus, selected by the A1 and A2 chip address inputs. A0 must be tied to Vcc or Vss. Other devices can be connected to the bus but require different device codes than the 85C92 (refer to section Slave Address).

© 1990 Microchip Technology Inc.

BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a start condition and terminated with a stop condition. The number of the data bytes transferred between the start and stop conditions is determined by the master device and is theoretically unlimited.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 85C92 does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case the slave must leave the data line HIGH to enable the master to generate the STOP condition.



© 1990 Microchip Technology Inc.


SLAVE ADDRESS

The chip address inputs A1 and A2 of each 85C92 must be externally connected to either Vcc or ground (Vss), assigning to each 85C92 a unique 2-bit address. Up to four 85C92s may be connected to the bus. Chip selection is then accomplished through software by setting the bits A1 and A2 of the slave address to the corresponding hardwired logic levels of the selected 85C92. A0 is not used and must be connected to Vcc or Vss.

After generating a START condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 85C92, followed by the chip address bits A1 and A2. The seventh bit of that byte (PA) is used to select the upper page (addresses 100—1FF) or lower page (addresses 000—0FF) of the 85C92.

The eighth bit of slave address determines if the master device wants to read or write to the 85C92. (See Figure 2.)

The 85C92 monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.



BYTE PROGRAM MODE

In this mode the master sends addresses and one data byte to the 85C92.

Following the START condition, the device code (4-bit), the slave address (3-bit), and the R/W bit, which is logic LOW, are placed onto the bus by the master. This

indicates to the addressed 85C92 that a byte with a word address will follow after it has generated an acknowledge bit. Therefore, the next byte transmitted by the master is the word address and will be written into the address pointer of the 85C92. After receiving the acknowledge of the 85C92, the master device transmits the data word to be written into the addressed memory location. The 85C92 acknowledges again and the master generates a STOP condition. This initiates the internal programming cycle of the 85C92. (See Figure 3.)


PAGE PROGRAM MODE

To program the 85C92, the master sends addresses and data to the 85C92 which is the slave (see Figure 3). This is done by supplying a start condition followed by the 4-bit device code, the 3-bit slave address, and the R/W bit which is defined as a logic LOW for a write. This indicates to the addressed slave that a word address will follow so the slave outputs the acknowledge pulse to the master during the ninth clock pulse. When the word address is received by the 85C92, it places it in the lower 8 bits of the address pointer defining which memory location is to be written. (The PA bit transmitted with the slave address is the ninth bit of the address pointer.) The 85C92 will generate an acknowledge after every 8 bits received and store them consecutively in an 8-byte RAM until a STOP condition is detected which initiates the internal programming cycle. If more than 8 bytes are transmitted by the master, the 85C92 will roll over and overwrite the data beginning with the first received byte. This does not affect erase/write cycles of the EEPROM array and is accomplished as a result of only allowing the address registers bottom 3 bits to increment while the upper 5 bits remain unchanged.

If the master generates a STOP condition after transmitting the first data word (Point 'P' on Figure 3), byte programming mode is entered.

The internal, completely self-timed PROGRAM cycle starts after the STOP condition has been generated by the master and all received (up to 8) data bytes will be written in a serial manner.

The PROGRAM cycle takes N milliseconds, whereby N is the number of received data bytes (N max = 8).



1

85C92 DICE FORM

READ MODE


This mode illustrates master device reading data from the 85C92.

As can be seen from Figure 4, the master first sets up the slave and word addresses by doing a write. (Note: although this is a read mode the address pointer must be written to.) During this period the 85C92 generates the necessary acknowledge bits as defined in the appropriate section.

The master now generates another START condition and transmits the slave address again, except this time the read/write bit is set into the read mode. After the slave generates the acknowledge bit, it then outputs the data from the addressed location on to the SDA pad, increments the address pointer and, if it receives an acknowledge from the master, will transmit the next consecutive byte. This autoincrement sequence is only aborted when the master sends a STOP condition instead of an acknowledge.

Note: If the master knows where the address pointer is, it can begin the read sequence at point 'R' indicated on Figure 4 and save time transmitting the slave and word addresses.

Note: In all modes, the address pointer will never automatically increment through a block (256 byte) boundary but will rotate back to the first location in that block.



PAD DESCRIPTION

<u>A0</u>

This pad must be connected to either Vcc or Vss.

A1, A2 Chip Address Inputs

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to four 85C92s can be connected to the bus.

These inputs must be connected to either Vcc or Vss.

SDA Serial Address/Data Input/Output

This is a bidirectional pad used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer SDA is allowed to change only during SCL LOW. Changes during SCL HIGH are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

NF No Function


This pad must be connected to Vss for normal operation.

NOTES:

85C92 DICE FORM

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





<u>93C06</u>

1


256 Bits (16 X 16) CMOS Serial Electrically Erasable PROM


FEATURES

- · Low power CMOS technology
- · 16 x 16 bit memory organization
- Single 5 volt only operation
- Self-timed ERASE and WRITE cycles
- Automatic ERASE before WRITE
- Power on/off data protection circuitry
- 100,000 ERASE/WRITE cycles
- Data Retention > 10 Years
- · 8-pin DIP or SOIC package
- Available for extended temperature ranges:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C
 - Automotive: -40°C to +125°C

DESCRIPTION

The Microchip Technology Inc. 93C06 is a 256 bit serial Electrically Erasable PROM. The device memory is configured as 16 x 16 bits. Advanced CMOS technology makes this device ideal for low power non-volatile memory applications. The 93C06 is available in the standard 8-pin DIP and a surface mount SOIC package.





Preliminary Information

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. Vss	0.3 V to +7.0 V
Storage temperature	65°C to +150°C
Ambient temperature with	
power applied	65°C to +125°C
Soldering termperature of leads (10	seconds) +300°C
ESD protection on all pins	4 kV


*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN	PIN FUNCTION TABLE							
Name	Function							
CS	Chip Select							
CLK	Serial Clock							
DI	Data In							
DO	Data Out							
Vss	Ground							
NU	Not Utilized. No Connection							
Vcc	+5 V Power Supply							

 $VCC = +5 V (\pm 10\%)$

DC CHARACTERISTICS			Commercial :Tamb =0°C to +70Industrial :Tamb = -40°C to +85°Automotive:Tamb = -40°C to +129°C		
Parameter	Symbol	Min	Max	Units	Conditions
Vcc detector threshold	Vтн	2.8	4.5	V	· · · · · · · · · · · · · · · · · · ·
High level input voltage	Vih	2.0	Vcc + 1	V	
Low level input voltage	VIL	-0.3	0.8	V	
High level output voltage	Voн	2.4		V	IOH = -400 μA
Low level output voltage	Vol		0.4	V	IOL = 3.2 mA
Input leakage current	lu		10	μA	VIN = 0 V to Vcc (Note 1)
Output leakage current	ILO		10	μA	VOUT = 0 V to VCC (Note 1
Internal capacitance (all inputs/outputs)	CINT		7	pF	VIN/VOUT = 0 V (Note 2) Tamb = +25°C, F = 1 MHz
Operating current (all modes)	ICCO		4	mA	FCLK = 1 MHz, VCC = 5.5
Standby current	lccs		100	μΑ	CS = Vss, Vcc = 5.5 V

Note 1: Internal resistor pull-up at Pin 6. Note 2: This parameter is periodically sampled and not 100% tested.



AC CHARACTERISTICS

Parameter	Symbol	Min	Max	Units	Conditions
Clock frequency	FCLK		1	MHz	
Clock high time	Тскн	500		ns	
Clock low time	TCKL	500		ns	
Chip select setup time	Tcss	50		ns	
Chip select hold time	Тсѕн	0		ns	
Chip select low time	TCSL	100		ns	
Data input setup time	TDIS	100		ns	
Data input hold time	Тон	100		ns	
Data output delay time	TPD		400	ns	CL = 100 pF
Data output disable time (from CS = Low)	Tcz	0	100	ns	CL = 100 pF
Data output disable time (from last clock)	TDDZ	0	400	ns	CL = 100 pF
Status valid time	Tsv		100	ns	CL = 100 pF
Program cycle time (Auto Erase & Write)	Twc		2 15	ms ms	for ERAL and WRA
Erase cycle time	TEC		1	ms	

PIN DESCRIPTION

Chip Select (CS)

A HIGH level selects the device. A LOW level deselects the device and forces it into standby mode. However, a programming cycle which is already initiated and/or in progress will be completed, regardless of the CS input signal. If CS is brought LOW during a program cycle, the device will go into standby mode as soon as the programming cycle is completed.

CS must be LOW for 100 ns minimum (TCSL) between consecutive instructions. If CS is LOW, the internal control logic is held in a RESET status.

Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 93C06. Opcode, address, and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at HIGH or LOW level) and can be continued anytime (with respect to clock HIGH time (TCKH) and clock LOW time (TCKL). This gives the controlling master freedom in preparing opcode, address and data.

CLK is a "Don't Care" if CS is LOW (device deselected). If CS is HIGH, but START condition has not been detected, any number of clock cycles can be received by the device without changing its status. (i.e., waiting for START condition). CLK cycles are not required during the self-timed WRITE (i.e,. auto ERASE/WRITE) cycle.

After detection of a START condition, the specified number of clock cycles (respectively LOW to HIGH transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is executed (see instruction set truth table). CLK and DI then become "Don't Care" inputs waiting for a new start condition to be detected.

Note: CS must go LOW between consecutive instructions.

Data In (DI)

Data In is used to clock in a Start bit, opcode, address, and data synchronously with the CLK input.

Data Out (DO)

Data Out is used in the READ mode to output data synchronously with the CLK input (TPD after the positive edge of CLK).

This pin also provides READY/BUSY status information during ERASE and WRITE cycles. READY/BUSY status information is available on the DO pin if CS is brought high after being low for minimum chip select LOW time (TCsL) from the falling edge of the CLK which clocked in the last DI bit (D0 for WRITE, A0 for ERASE) and an ERASE or WRITE operation has been initiated. The status signal is not available on DO, if CS is held LOW or HIGH during the entire WRITE or ERASE cycle. In all other cases DO is in the HIGH-Z mode. If status is checked after the WRITE/ERASE cycle, a pull-up resistor on DO is required to read the READY signal.

DI and DO can be connected together to perform a 3wire interface (CS, CLK, DI/DO). Care must be taken with the leading dummy zero which is outputted after a READ command has been detected. Also, the controlling device must not drive the DI/DO bus during ERASE and WRITE cycles if the READY/BUSY status information is output by the 93C06.

Instruction	Start BIT	Opco OP1				Add	ress			Number of Data In	Data Out	Req. CLK Cycles
READ	1	1	0	0	0	A3	A2	A1	A0	_	D15 – D0	25
WRITE	1	0	1	0	0	A3	A2	A1	A 0	D15 – D0	(RDY/BSY)	25
ERASE	1	1	1	0	0	A3	A2	A1	A 0	-	(RDY/BSY)	9
EWEN	1	0	0	1	1	Х	Х	Х	Х		High-Z	9
EWDS	1	0	0	0	0	Х	Х	X	X	_	High-Z	9
ERAL	1	0	0	1	0	Х	Х	Х	Х	_	(RDY/BSY)	9
WRAL	1	0	0	0	1	х	х	х	х	D15 – D0	(RDY/BSY)	25

FUNCTIONAL DESCRIPTION

START Condition

The start bit is detected by the device if CS and DI are both HIGH with respect to the positive edge of CLK for the first time.

Before a START condition is detected, CS, CLK, and DI may change in any combination (except to that of a START condition), without resulting in any device operation (READ, WRITE, ERASE, EWEN, EWDS, ERAL, and WRAL). As soon as CS is High, the device is no longer in the standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in.

After execution of an instruction (i.e., clock in or out of the last required address or data bit) CLK and DI become don't care bits until a new START condition is detected.

DI/DO

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the READ operation, if A0 is a logic HIGH level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pin.

Data Protection and Noise Immunity

During power-up, all modes of operation are inhibited until Vcc has reached a level of between 2.8 Vand 4.5 V. During power-down, the source data protection circuitry acts to inhibit all modes when Vcc has fallen below the range of 2.8 V to 4.5 V.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before any ERASE, or WRITE instruction can be executed.


READ Mode

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy bit (logical 0) precedes the 16-bit output string. The output data changes during the high state of the system clock (CLK). The dummy bit is output TPD after the positive edge of CLK, which was used to clock in the last address bit (A0). Therefore, care must be taken if DI and DO are connected together as a bus contention will occur for one clock cycle if A0 has been a "1".

DO will go into HIGH-Z mode with the positive edge of the next CLK cycle. This follows the output of the last data bit D0 or the negative edge of CS, whichever occurs first.

DO remains stable between CLK cycles for an unlimited time as long as CS stays HIGH.

The most significant data bit (D15) is always output first, followed by the lower significant bits (D14 - D0).




WRITE Mode

The WRITE instruction is followed by 16 bits of data which are written into the specified address. The most significant data bit (D15) has to be clocked in first, followed by the lower significant data bits (D14 – D0). If a WRITE instruction is recognized by the device and all data bits have been clocked in, the device performs an

automatic ERASE cycle on the specified address before the data are written. The WRITE cycle is completely selftimed and commences automatically after the rising edge of the CLK signal for the last data bit (D0).


The WRITE cycle takes 2 ms max.



ERASE Mode

The ERASE instruction forces all the data bits of the specified address to logical "1s". The ERASE cycle is completely self-timed and commences automatically

after the last address bit has been clocked in. The ERASE cycle takes 1 ms max.




93C06

ERASE/WRITE Enable/Disable (EWEN, EWDS)

The device is automatically in the ERASE/WRITE Disable mode (EWDS) after power-up. Therefore, an EWEN


instruction has to be performed before any ERASE, WRITE, ERAL, WRAL instruction is executed by the device.



ERASE All (ERAL)

The entire chip will be erased to logical "1s" if this instruction is received by the device and it is in the EWEN mode. The ERAL cycle is completely self-timed and commences after the last dummy address bit has been clocked in.

ERAL takes 15 ms max.




WRITE All (WRAL)

The entire chip will be written with the data specified in that command. The WRAL cycle is completely self-timed and commences after the last data bit (D0) has been clocked in. WRAL takes 15 ms max.

Note: The WRAL does not include an automatic erase

cycle for the chip. Therefore, the WRAL instruction must be preceded by an ERAL instruction and the chip must be in the EWEN status in both cases.

The WRAL instruction is used for testing and/or device initialization.




©1990 Microchip Technology Inc.

NOTES:

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





93C06 DICE FORM


256 Bits (16 X 16) CMOS Serial Electrically Erasable PROM


FEATURES

- Low power CMOS technology
- 16 x 16 bit memory organization
- Single 5V only operation
- Self-timed ERASE and WRITE cycles
- Automatic ERASE before WRITE
- Power on/off data protection circuitry
- Available in wafer or waffle pack
- Temperature range:
 - Commercial: 0°C to +70°C

DESCRIPTION

The Microchip Technology Inc. 93C06 is a 256 bit serial Electrically Erasable PROM. The device memory is configured as 16 x 16 bits. Advanced CMOS technology makes this device ideal for low power non-volatile memory applications. The 93C06 dice are available in wafer or wafflepack package.





1

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t Vss	0.3 V to +7.0 V
Storage temperature	65°C to +150°C
Ambient temperature with	
power applied	65°C to +125°C
Soldering termperature of leads	
(10 seconds)	+300°C
ESD protection on all pins	4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PAD FUNCTION TABLE


Name	Function
CS	Chip Select
CLK	Serial Clock
DI	Data In
DO	Data Out
Vss	Ground
NU	Not Utilized. No Connection
Vcc	+5 V Power Supply

DC CHARACTERISTICS

 $VCC = +5 V (\pm 10\%)$ Commercial: Tamb = 0°C to +70°C

Parameter	Symbol	Min	Max	Units	Conditions	
Vcc detector threshold	Vтн	2.8	4.5	V		
High level input voltage	Viн	2.0	Vcc + 1	V		
Low level input voltage	VIL	-0.3	0.8	V		
High level output voltage	Voн	2.4		V	Юн = -400 μА	
Low level output voltage	Vol		0.4	V	IOL = 3.2 mA	
Input leakage current	lu		10	μA	VIN = 0 V to Vcc (Note 1)	
Output leakage current	ILO		10	μA	VOUT = 0V to Vcc (Note 1	
Internal capacitance (all inputs/outputs)	CINT		7	pF	VIN/VOUT = 0 V (Note 2) Tamb = +25°C, F = 1 MHz	
Operating current (all modes)	Icco	ан _А румин (4	mA	FCLK = 1 MHz, VCC = 5.5	
Standby current	lccs		100	μA	CS = 0 V, Vcc = 5.5 V	

Note 1: Internal resistor pull-up at Pin 6. Note 2: This parameter is periodically sampled and not 100% tested.



AC CHARACTERISTICS

Parameter	Symbol	Min	Max	Units	Conditions
Clock frequency	FCLK		1	MHz	
Clock high time	Тскн	500		ns	
Clock low time	TCKL	500		ns	
Chip select setup time	Tcss	50		ns	
Chip select hold time	Тсѕн	0		ns	-
Chip select low time	TCSL	100		ns	
Data input setup time	TDIS	100		ns	
Data input hold time	Тон	100		ns	
Data output delay time	TPD		400	ns	CL = 100 pF
Data output disable time (from CS = Low)	Tcz	0	100	ns	CL = 100 pF
Data output disable time (from last clock)	TDDZ	0	400	ns	CL = 100 pF
Status valid time	Tsv		100	ns	CL = 100 pF
Program cycle time (Auto Erase & Write)	Twc		2 15	ms ms	for ERAL and WRAL
Erase cycle time	TEC		1	ms	

PIN DESCRIPTION

Chip Select (CS)

A HIGH level selects the device. A LOW level deselects the device and forces it into standby mode. However, a programming cycle which is already initiated and/or in progress will be completed, regardless of the CS input signal. If CS is brought LOW during a program cycle, the device will go into standby mode as soon as the programming cycle is completed.

CS must be LOW for 100 ns minimum (TCSL) between consecutive instructions. If CS is LOW, the internal control logic is held in a RESET status.

Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 93C06. Opcode, address, and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at HIGH or LOW level) and can be continued anytime (with respect to clock HIGH time (TCKH) and clock LOW time (TCKL). This gives the controlling master freedom in preparing opcode, address and data.

CLK is a "Don't Care" if CS is LOW (device deselected). If CS is HIGH, but START condition has been detected, any number of clock cycles can be received by the device without changing its status. (i.e., waiting for START condition). CLK cycles are not required during the self-timed WRITE (i.e. auto ERASE/WRITE) cycle.

After detection of a START condition the specified number of clock cycles (respectively LOW to HIGH transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is executed (see instruction set truth table). CLK and DI then become don't care inputs waiting for a new start condition to be detected.

Note: CS must go LOW between consecutive instructions.

Data In (DI)

Data In is used to clock in a START bit, opcode, address, and data synchronously with the CLK input.

Data Out (DO)

Data Out is used in the READ mode to output data synchronously with the CLK input (TPD after the positive edge of CLK).

This pad also provides READY/BUSY status information during ERASE and WRITE cycles. READY/BUSY status information is available on the DO pad if CS is brought HIGH after being LOW for minimum chip select low time (TCsL) from the falling edge of the CLK which clocked in the last DI bit (D0 for WRITE, A0 for ERASE) and an ERASE or WRITE operation has been initiated. The status signal is not available on DO, if CS is held LOW or HIGH during the entire WRITE or ERASE cycle. In all other cases, DO is in the HIGH-Z mode. If status is checked after the WRITE/ERASE cycle, a pull-up resistor on DO is required to read the READY signal.

DI and DO can be connected together to perform a 3wire interface (CS, CLK, DI/DO).

Care must be taken with the leading dummy zero which is outputted after a READ command has been detected. Also, the controlling device must not drive the DI/DO bus during ERASE and WRITE cycles if the READY/BUSY status information is output by the 93C06.

Instruction	Start BIT	Opco OP1		-		Add	ress			Number of Data In	Data Out	Req. CLK Cycles
READ	1	1	0	0	0	A3	A2	A1	A0	_	D15 – D0	25
WRITE	1	0	1	0	0	A3	A2	A 1	A0	D15 – D0	(RDY/BSY)	25
ERASE	1	1	1	0	0	A3	A2	A 1	A0	-	(RDY/BSY)	9
EWEN	1	0	0	1	1	Х	Х	Х	X	· -	High-Z	9
EWDS	1	0	0	0	0	Х	х	Х	х	-	High-Z	9
ERAL	1	0	0	1	0	Х	Х	Х	х		(RDY/BSY)	9
WRAL	1	0	0	0	1	х	х	х	X	D15 – D0	(RDY/BSY)	25

FUNCTIONAL DESCRIPTION

Start Condition

The START bit is detected by the device if CS and DI are both HIGH with respect to the positive edge of CLK for the first time.

Before a START condition is detected, CS, CLK, and DI may change in any combination (except to that of a START condition), without resulting in any device operation (READ, WRITE, ERASE, EWEN, EWDS, ERAL, and WRAL). As soon as CS is HIGH, the device is no longer in the standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in.

After execution of an instruction (i.e., clock in or out of the last required address or data bit) CLK and DI become don't care bits until a new START condition is detected.

DI/DO

It is possible to connect the Data In and Data Out pads together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the READ operation, if A0 is a logic HIGH level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pad.

Data Protection

During power-up, all modes of operation are inhibited

until Vcc has reached a level of between 2.8 V and 4.5 V. During power-down, the source data protection circuitry acts to inhibit all modes when VCC has fallen below the range of 2.8 V to 4.5 V.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before any ERASE, or WRITE instruction can be executed.

READ Mode


The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy bit (logical 0) precedes the 16-bit output string. The output data changes during the HIGH state of the system clock (CLK). The dummy bit is output TPD after the positive edge of CLK, which was used to clock in the last address bit (A0). Therefore, care must be taken if DI and DO are connected together as a bus contention will occur for one clock cycle if A0 has been a "1".

DO will go into HIGH-Z mode with the positive edge of the next CLK cycle. This follows the output of the last data bit D0 or the low going edge of CS, which ever occurs first.

DO remains stable between CLK cycles for an unlimited time as long as CS stays HIGH.

The most significant data bit (D15) is always output first, followed by the lower significant bits (D14 - D0).

93C06 DICE FORM




WRITE Mode

The WRITE instruction is followed by 16 bits of data which are written into the specified address. The most significant data bit (D15) has to be clocked in first followed by the lower significant data bits (D14 – D0). If a WRITE instruction is recognized by the device and all data bits have been clocked in, the device performs an


automatic ERASE cycle on the specified address before the data are written. The WRITE cycle is completely selftimed and commences automatically after the last data bit (D0) has been clocked in.

The WRITE cycle takes 2 ms max.



ERASE Mode


The ERASE instruction forces the data bits of the specified address all to logical "1s". The ERASE cycle is completely self-timed and commences automatically after the last address bit has been clocked in. The ERASE cycle takes 1 ms max.



93C06 DICE FORM

ERASE/WRITE Enable/Disable (EWEN, EWDS)


The device is automatically in the ERASE/WWRITE Disable mode (EWDS) after power-up. Therefore, an EWEN instruction has to be performed before any ERASE, WRITE, ERAL, WRAL instruction is executed by the device.



ERASE All (ERAL)

The entire chip will erased to logical "1s" if this instruction is received by the device and it is in the EWEN mode. The ERAL cycle is completely self-timed and commences after the last dummy address bit has been clocked in.

ERAL takes 15 ms max.




WRITE All (WRAL)

The entire chip will be written with the data specified in that command. The WRAL cycle is completely self-timed and commences after the last data bit (D0) has been clocked in. WRAL takes 15 ms max.

cycle for the chip. Therefore, the WRAL instruction must be preceded by an ERAL instruction and the chip must be in the EWEN status in both cases.

The WRAL instruction is used for testing and/or device initialization.



Note: The WRAL does not include an automatic erase


DS11151B-6

©1990 Microchip Technology Inc.

NOTES:

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





93C46


1K (64 X 16) CMOS Serial Electrically Erasable PROM


FEATURES

- · Low power CMOS technology
- · 64 x 16 bit memory organization
- · Single 5 volt only operation
- · Self-timed ERASE and WRITE cycles
- Automatic ERASE before WRITE
- · Power on/off data protection circuitry
- 100,000 ERASE/WRITE cycles
- · Data Retention > 10 years
- 8-pin DIP or SOIC package
- · Available for extended temperature ranges:
 - Commercial: 0°C to +70°C
 - --- Industrial: -40°C to +85°C
 - Automotive: -40°C to +125°C

DESCRIPTION

The Microchip Technology Inc. 93C46 is a 1K bit serial Electrically Erasable PROM. The device memory is configured as 64 x 16 bits. Advanced CMOS technology makes this device ideal for low power non-volatile memory applications. The 93C46 is available in the standard 8pin DIP and a surface mount SOIC package. The 93C46X comes as SOIC only.





1

Preliminary Information

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. Vss	0.3 V to +7.0 V
Storage temperature	65°C to +150°C
Ambient temperature with	
power applied	65°C to +125C
Soldering termperature of leads (10 se	econds)+300°C
ESD protection on all pins	4 kV


*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above toose indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE

Name	Function
CS	Chip Select
CLK	Serial Clock
DI	Data In
DO	Data Out
Vss	Ground
NU	Not Utilized. No Connection
Vcc	+5 V Power Supply

DC CHARACTERISTICS		$\begin{array}{lll} Vcc = +5 \ V \ (\pm 10\%) \\ Commercial: \ Tamb = \ 0^\circ C \ to \ +70^\circ C \\ Industrial: \ Tamb = -40^\circ C \ to \ +85^\circ C \\ Automotive: \ Tamb = -40^\circ C \ to \ +125^\circ C \end{array}$				
Parameter	Symbol	Min	Max	Units	Conditions	
Vcc detector threshold	Vтн	2.8	4.5	v		
High level input voltage	Viн	2.0	Vcc + 1	v		
Low level input voltage	VIL	-0.3	0.8	V		
High level output voltage	Voн	2.4		v	ІОН = -400 μА	
Low level output voltage	Vol		0.4	V	IOL = 3.2 mA	
Input leakage current	ILI		10	μA	VIN = 0 V to Vcc (Note 1)	
Output leakage current	Ilo		10	μA	VOUT = 0 V to Vcc (Note 1)	
Internal capacitance (all inputs/outputs)	CINT		7	pF	VIN/VOUT = 0 V (Note 2) Tamb = +25°C, f = 1 MHz	
Operating current (all modes)	ICC0	-	4	mA	Fclk = 1 MHz, Vcc = 5.5 V	
Standby current	lccs		100	μA	CS = 0 V, Vcc = 5.5 V	

Note 1: Internal resistor pull-up at Pin 6. Note 2: This parameter is periodically sampled and not 100% tested.



©1990 Microchip Technology Inc.

Parameter	Symbol	Min	Max	Units	Conditions
Clock frequency	FCLK		1	MHz	
Clock high time	Тскн	500		ns	· · ·
Clock low time	TCKL	500		ns	
Chip select setup time	Tcss	50		ns	
Chip select hold time	Тсѕн	0		ns	
Chip select low time	TCSL	100		ns	
Data input setup time	TDIS	100		ns	
Data input hold time	Тон	100		ns	
Data output delay time	TPD		400	ns	CL = 100 pF
Data output disable time (from CS = low)	Tcz	0	100	ns	CL = 100 pF
Data output disable time (from last clock)	TDDZ	0	400	ns	CL = 100 pF
Status valid time	Tsv		100	ns	CL = 100 pF
Program cycle time (Auto Erase & Write)	Twc		2 15	ms ms	for ERAL and WRA
Erase cycle time	TEC		1	ms	

AC CHARACTERISTICS

PIN DESCRIPTION

Chip Select (CS)

A HIGH level selects the device. A LOW level deselects the device and forces it into standby mode. However, a programming cycle which is already initiated and/or in progress will be completed, regardless of the CS input signal. If CS is brought LOW during a program cycle, the device will go into standby mode as soon as the programming cycle is completed.

CS must be LOW for 100 ns minimum (TCSL) between consecutive instructions. If CS is LOW, the internal control logic is held in a RESET status.

Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 93C46. Opcode, address, and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out o ithe positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at HIGH or LOW level) and can be continued anytime (with respect to clock HIGH time (TCKH) and clock LOW time (TCKL). This gives the controlling master freedom in preparing opcode, address and data.

CLK is a "Don't Care" if CS is LOW (device deselected). If CS is HIGH, but STARTcondition has not been detected, any number of clock cycles can be received by the device without changing its status. (i.e., waiting for START condition). CLK cycles are not required during the self-timed WRITE (i.e., autoERASE/WRITE) cycle.

After detection of a start condition, the specified number of clock cycles (respectively LOW to HIGH transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is executed (see instruction set truth table). CLK and DI then become "Don't Care" inputs waiting for a new start condition to be detected.

Note: CS must go LOW between consecutive instructions.

Data In (DI)

Data In is used to clock in a START bit, opcode, address, and data synchronously with the CLK input.

Data Out (DO)

Data Out is used in the READ mode to output data synchronously with the CLK input (TPD after the positive edge of CLK).

This pin also provides READY/BUSY status information during ERASE and WRITE cycles. READY/BUSY status information is available on the DO pin if CS is brought HIGH after being LOW for minimum chip select LOW time (TcsL) from the falling edge of the CLK which clocked in the last DI bit (D0 for WRITE, A0 for ERASE) and an ERASE or WRITE operation has been initiated. 1

The status signal is not available on DO, if CS is held LOW or HIGH during the entire WRITE or ERASE cycle. In all other cases DO is in the HIGH-Z mode. If status is checked after the WRITE/ERASE cycle, a pull-up resistor on DO is required to read the READY signal.

DI and DO can be connected together to perform a 3wire interface (CS, CLK, DI/DO).

Care must be taken with the leading dummy zero which is outputted after a READ command has been detected. Also, the controlling device must not drive the DI/DO bus during Erase and Write cycles if the READY/BUSY status information is outputted by the 93C46.

Instruction	Start BIT	Opc OP1				Add	ress			Number of Data In	Data Out	Req. CLK Cycles
READ	1	1	0	A5	A4	A3	A2	A1	A0		D15 – D0	25
WRITE	1、	0	1	A5	A4	A3	A2	A1	A0	D15 – D0	(RDY/BSY)	25
ERASE	1	1	1	A5	A4	A3	A2	A 1	A0	-	(RDY/BSY)	9
EWEN	1	0	0	1	1	Х	Х	Х	Х		High-Z	9
EWDS	1	0	0	0	0	Х	Х	Х	Х	-	High-Z	9
ERAL	1	0	0	1	0	Х	Х	Х	Х	· · · · · · · · · · · · · · · · · · ·	(RDY/BSY)	9
WRAL	1	0	0	0	1	Х	Х	Х	х	D15 D0	(RDY/BSY)	25

FUNCTIONAL DESCRIPTION

START Condition

The START bit is detected by the device if CS and DI are both HIGH with respect to the positive edge of CLK for the first time.

Before a START condition is detected, CS, CLK, and DI may change in any combination (except to that of a START condition), without resulting in any device operation (READ, WRITE, ERASE, EWEN, EWDS, ERAL, and WRAL). As soon as CS is HIGH, the device is no longer in the standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in.

After execution of an instruction (i.e., clock in or out of the last required address or data bit) CLK and DI become don't care bits until a new start condition is detected.

DI/DO

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the READ operation, if A0 is a logic HIGH level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pin.

Data Protection

During power-up, all modes of operation are inhibited until Vcc has reached a level of between 2.8 Vand 4.5 V. During power-down, the source data protection circuitry

acts to inhibit all modes when Vcc has fallen below the range of 2.8 V to 4.5 V.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before any ERASE or WRITE instruction can be executed.

READ Mode


The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy bit (logical 0) precedes the 16-bit output string. The output data changes during the HIGH state of the system clock (CLK). The dummy bit is output TPD after the positive edge of CLK, which was used to clock in the last address bit (A0). Therefore, care must be taken if DI and DO are connected together as a bus contention will occur for one clock cycle if A0 has been a one.

DO will go into HIGH-Z mode with the positive edge of the next CLK cycle. This follows the output of the last data bit D0 or the low going edge of CS, which ever occurs first.

DO remains stable between CLK cycles for an unlimited time as long as CS stays HIGH.

The most significant data bit (D15) is always output first. followed by the lower significant bits (D14 - D0).

1




WRITE Mode

The WRITE instruction is followed by 16 bits of data which are written into the specified address. The most significant data bit (D15) has to be clocked in first, followed by the lower significant data bits (D14 – D0). If a WRITE instruction is recognized by the device and all data bits have been clocked in, the device performs an

automatic ERASE cycle on the specified address before the data are written. The WRITE cycle is completely selftimed and commences automatically after the rising edge of the CLK for the last data bit (D0).

The WRITE cycle takes 2 ms max.




ERASE Mode

The ERASE instruction forces all the data bits of the specified address to logical "1s". The ERASE cycle is

completely self-timed and commences automatically after the last address bit has been clocked in.

The ERASE cycle takes 1 ms max.



©1990 Microchip Technology Inc.


DS20041C-5

93C46

ERASE/WRITE Enable/Disable (EWEN, EWDS)

The device is automatically in the ERASE/WRITE Disable mode (EWDS) after power-up. Therefore, an

EWEN instruction has to be performed before any ERASE, WRITE, ERAL, WRAL instruction is executed by the device.




ERASE All (ERAL)

The entire chip will be erased to logical "1s" if this instruction is received by the device and it is in the EWEN mode. The ERAL cycle is completely self-timed and com-

mences after the last dummy address bit has been clocked in.

ERAL takes 15 ms max.




WRITE All (WRAL)

The entire chip will be written with the data specified in that command. The WRAL cycle is completely self-timed and commences after the rising edge of the CLK for the last data bit (DO). WRAL takes 15 ms max.

Note: The WRAL does not include an automatic ERASE

cycle for the chip. Therefore, the WRAL instruction must be preceded by an ERAL instruction and the chip must be in the EWEN status in both cases.

The WRAL instruction is used for testing and/or device initialization.




1

NOTES:

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





93C46 DICE FORM


1K (64 X 16) CMOS Serial Electrically Erasable PROM


FEATURES

- · Low power CMOS technology
- 64 x 16 bit memory organization
- · Single 5 volt only operation
- · Self-timed ERASE and WRITE cycles
- Automatic ERASE before WRITE
- · Power on/off data protection circuitry
- Available in wafer or waffle pack
- · Temperature range:
 - Commercial: 0°C to +70°C

DESCRIPTION

The Microchip Technology Inc. 93C46 is a 1K bit serial Electrically Erasable PROM. The device memory is configured as 64×16 bits. Advanced CMOS technology makes this device ideal for low power non-volatile memory applications. The 93C46 dice are available in wafer or wafflepack.





Preliminary Information

© 1990 Microchip Technology Inc. DS20042B-1

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t Vss	
Storage temperature	
Ambient temperature with	
power applied	65°C to +125°C
Soldering termperature of leads	
(10 seconds)	+300°C
ESD protection on all pins	4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS


PAD FUNC	CTION TABLE
Name	Function
CS	Chip Select
CLK	Serial Clock
DI	Data In
DO	Data Out
Vss	Ground
NU	Not Utilized. No Connection
Vcc	+5 V Power Supply

Vcc	=	+5	۷	(±10%)
-----	---	----	---	--------

Commercial: Tamb = 0°C to +70°C

Parameter	Symbol	Min	Max	Units	Conditions
Vcc detector threshold	Vтн	2.8	4.5	v	
High level input voltage	Vін	2.0	Vcc + 1	V	
Low level input voltage	VIL	-0.3	0.8	V	
High level output voltage	Vон	2.4		v	Юн = -400 μА
Low level output voltage	Vol		0.4	V	IOL = 3.2 mA
Input leakage current	Iu		10	μA	VIN = 0 V to Vcc (Note 1)
Output leakage current	ILO		10	μA	VOUT = 0 V to Vcc (Note 1)
Internal capacitance (all inputs/outputs)	CINT		7	pF	VIN/VOUT = 0 V (Note 2) Tamb = +25°C, F = 1 MHz
Operating current (all modes)	ICCO		4	mA	FCLK = 1 MHz, VCC = 5.5 V
Standby current	lccs		100	μA	CS = 0 V, Vcc = 5.5 V

Note 1: Internal resistor pull-up at Pin 6. Note 2: This parameter is periodically sampled and not 100% tested.



1

AC CHARACTERISTICS

Parameter	Symbol	Min	Max	Units	Conditions
Clock frequency	Fclk		1	MHz	
Clock high time	Тскн	500		ns	
Clock low time	TCKL	500		ns	
Chip select setup time	Tcss	50		ns	
Chip select hold time	Тсѕн	0		ns	
Chip select low time	TCSL	100		ns	
Data input setup time	TDIS	100		ns	
Data input hold time	Тон	100		ns	
Data output delay time	TPD		400	ns	CL = 100 pF
Data output disable time (from CS = Low)	Tcz	0	100	ns	CL = 100 pF
Data output disable time (from last clock)	Tddz	0	400	ns	CL = 100 pF
Status valid time	Tsv		100	ns	CL = 100 pF
Program cycle time (Auto Erase & Write)	Twc		2 15	ms ms	for ERAL and WRAL
Erase cycle time	TEC		1	ms	

PIN DESCRIPTION

Chip Select (CS)

A HIGH level selects the device. A LOW level deselects the device and forces it into standby mode. However, a programming cycle which is already initiated and/or in progress will be completed, regardless of the CS input signal. If CS is brought LOW during a program cycle, the device will go into standby mode as soon as the programming cycle is completed.

CS must be LOW for 100 ns minimum (TCSL) between consecutive instructions. If CS is LOW, the internal control logic is held in a RESET status.

Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 93C46. Opcode, address, and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at HIGH or LOW level) and can be continued anytime (with respect to clock high time (TCKH) and Clock Low Time (TCKL). This gives the controlling master freedom in preparing opcode, address and data.

CLK is a "Don't Care" if CS is LOW (device deselected). If CS is HIGH, but STARTcondition has been detected, any number of clock cycles can be received by the device without changing its status. (i.e., waiting for START condition). CLK cycles are not required during the self-timed WRITE (i.e., auto ERASE/WRITE) cycle.

After detection of a START condition the specified number of clock cycles (respectively LOW to HIGH transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is executed (see instruction set truth table). CLK and DI then become don't care inputs waiting for a new START condition to be detected.

Note: CS must go LOW between consecutive instructions.

Data In (DI)

Data In is used to clock in a START bit, opcode, address, and data synchronously with the CLK input.

Data Out (DO)

Data Out is used in the READ mode to output data synchronously with the CLK input (TPD after the positive edge of CLK).

This pad also provides READY/BUSY status information during ERASE and WRITE cycles. READY/BUSY status information is available on the DO pad if CS is brought high after being LOW for minimum chip select LOW time (TCSL) from the falling edge of the CLK which clocked in the last DI bit (D0 for WRITE, A0 for ERASE) and an ERASE or WRITE operation has been initiated.

The status signal is not available on DO, if CS is held LOW or HIGH during the entire WRITE or ERASE cycle. In all other cases DO is in the HIGH-Z mode. If status is checked after the WRITE/ERASE cycle, a pull-up resistor on DO is required to read the READY signal.

DI and DO can be connected together to perform a 3wire interface (CS, CLK, DI/DO).

Care must be taken with the leading dummy zero which is outputted after a READ command has been detected. Also, the controlling device must not drive the DI/DO bus during ERASE and WRITE cycles if the READY/BUSY status information is outputted by the 93C46.

Instruction	Start BIT	Opco OP1			Address					Number of Data In	Data Out	Req. CLK Cycles
READ	1	1	0	A5	A4	A3	A2	A1	A0		D15 – D0	25
WRITE	1	0	1	A5	A4	A3	A2	A1	A0	D15 – D0	(RDY/BSY)	25
ERASE	1	1	1	A5	A4	A3	A2	A1	A0	_	(RDY/BSY)	9
EWEN	1	0	0	1	1	Х	Х	Х	Х		High-Z	9
EWDS	1	0	0	0	0	Х	Х	Х	Х	-	High-Z	9
ERAL	1	0	0	1	0	X	Х	Х	Х	-	(RDY/BSY)	9
WRAL	1	0	0	0	1	Х	Х	Х	х	D15 - D0	(RDY/BSY)	25

FUNCTIONAL DESCRIPTION

START Condition

The START bit is detected by the device if CS and DI are both HIGH with respect to the positive edge of CLK for the first time.

Before a START condition is detected, CS, CLK, and DI may change in any combination (except to that of a start condition), without resulting in any device operation (READ, WRITE, ERASE, EWEN, EWDS, ERAL, and WRAL). As soon as CS is HIGH, the device is no longer in the standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in.

After execution of an instruction (i.e. clock in or out of the last required address or data bit) CLK and DI become don't care bits until a new START condition is detected.

DI/DO

It is possible to connect the Data In and Data Out pads together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the READ operation, if A0 is a logic HIGH level.

Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pad.

Data Protection

During power-up, all modes of operation are inhibited

until Vcc has reached a level of between 2.8 V and 4.5 V. During power-down, the source data protection circuitry acts to inhibit all modes when Vcc has fallen below the voltage range of 2.8 V to 4.5 V.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before any ERASE or WRITE instruction can be executed.


READ Mode

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy bit (logical 0) precedes the 16-bit output string. The output data changes during the HIGH state of the system clock (CLK). The dummy bit is output TPD after the positive edge of CLK, which was used to clock in the last address bit (A0). Therefore, care must be taken if DI and DO are connected together as a bus contention will occur for one clock cycle if A0 has been a "1".

DO will go into HIGH-Z mode with the positive edge of the next CLK cycle. This follows the output of the last data bit D0 or the low going edge of CS, which ever occurs first.

DO remains stable between CLK cycles for an unlimited time as long as CS stays HIGH.

The most significant data bit (D15) is always output first, followed by the lower significant bits (D14 - D0).




WRITE Mode

The WRITE instruction is followed by 16 bits of data which are written into the specified address. The most significant data bit (D15) has to be clocked in first followed by the lower significant data bits (D14 – D0). If a WRITE instruction is recognized by the device and all data bits have been clocked in, the device performs an


automatic ERASE cycle on the specified address before the data are written. The WRITE cycle is completely selftimed and commences automatically after the last data bit (D0) has been clocked in.

The WRITE cycle takes 2 ms max.



ERASE Mode


The ERASE instruction forces the data bits of the specified address all to logical "1s". The ERASE cycle is completely self-timed and commences automatically after the last address bit has been clocked in. The ERASE cycle takes 1 ms max.



93C46 DICE FORM

ERASE/WRITE Enable/Disable (EWEN, EWDS)


The device is automatically in the ERASE/WRITE Disable mode (EWDS) after power-up. Therefore, an EWEN instruction has to be performed before any ERASE, WRITE, ERAL, WRAL instruction is executed by the device.



ERASE All (ERAL)

The entire chip will erased to logical "1s" if this instruction is received by the device and it is in the EWEN mode. The ERAL cycle is completely self timed and commences after the last dummy address bit has been clocked in.

ERAL takes 15 ms max.




WRITE All (WRAL)

The entire chip will be written with the data specified in that command. The WRAL cycle is completely self-timed and commences after the last data bit (D0) has been clocked in. WRAL takes 15 ms max.

Note: The WRAL does not include an automatic erase

cycle for the chip. Therefore, the WRAL instruction must be preceded by an ERAL instruction and the chip must be in the EWEN status in both cases.

The WRAL instruction is used for testing and/or device initialization.




1

NOTES:

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



APPLICATION NOTES

1



24CXX / 85CXX TO MICROCONTROLLER COMMUNICATION Two Wire Bus Interface to PIC16C54

Introduction

The Microchip Technology Inc.'s 24Cxx and 85Cxx serial EEPROMs feature a two wire serial interface bus. The bus protocol is I2C compatible. Interface to a serial port with I2C bus protocol in a microcontroller is trivial. This application note is intended for design engineers who want to develop their software programs to communicate a microcontroller with a two wire bus serial EEPROM through a general purpose I/O port.

Unlike other 3-wire bus serial E2PROMs, the 24Cxx/85Cxx communicate with any microcontroller only by a serial data I/O line (SDA) and a serial clock (SCL). Chip select is not required. Data transfer may be initiated only when the bus is not busy. During such transfer, the data line (SDA) must remain stable whenever the clock line (SCL) is high. Changes in the data line while the clock line is high are interpreted as a START or STOP condition. A typical transfer format is shown in Figure 1.




Fig. 1 Transfer Format

1-145

After the START condition, a slave address is sent. This address is 7-bits long, the eighth bit is a data direction bit (R/\overline{W}) - a logical '0' indicates a transmission WRITE, a logical '1' represents a request for data READ. A data transfer is always terminated by a STOP condition generated by the master controller. However, if a master still wishes to communicate on the bus, it can generate another START condition, and address another slave without first generating a STOP condition. Various combinations of read/write formats are then possible within such transfer.




Fig. 2 A Simple Hardware Connection

An example program has been provided in Appendix A containing all PIC16C54 routines needed to exercise a 24Cxx or 85Cxx device. A simple hardware connection is illustrated in Figure 2. A maximum of 8 24C01A/24C02A/85C72/85C82s or 4 24C04A/85C92s can be addressed by a microcontroller on the same two wire bus without additional interfaces. Each device is identified by its Chip Address and will only respond to a correct slave address of a serial communication. A detailed bus flow is shown in Figure 3.




Figure 3 as shown below describes how the bit stream is set up for READ and WRITE mode in the microcomputer programming software prior to sending it on the two wire serial bus.

Fig. 3A Setting The Internal Word Address Of The 24Cxx/85Cxx




Fig. 3B Byte Write Sequence




Fig. 3C Read Mode Sequence

The stop condition after write starts the internal self-timed write cycle which may last up to 6 milliseconds (.7 ms per byte). Acknowledge signal should be monitored during this period.

1

Appendix A:

PICALC CROSS ASSEMBLER 2.00 d:\seeprom\appnotes\i2cbus.asm Apr 11 15:36:02 1990 PAGE 1

TWO WIRE/I2C BUS INTERFACE WITH PIC16C5x

0001		TTTLE "	тио ит	RE/TOC B	IS TN	TERFACE WITH PIC16C5x"
0002			1110 111	1120 0		Interior with Fieldesk
	;	trom	P=16C	E 4		
0003	•	LIST	P=100	54		
0004	. F :					
0005						******
0006	;**	Two wi				WRITE Sample Routines
		; of				x/85Cxx serial CMOS
0007	;**	EEPROM	inter	facing	to a	PIC16C54 8-bit CMOS
0008	;**			micro		
0009	;**					
0010	;**	Dart 1		PIC16C	54-YT.	/.79
0011	;**				•	a based on a
0011						ncy of 2 MHz which
	;					
					o an	instruction cycle
0012		time of				
0013	;**					values are read
	;					herwise specified.
	;	3) The	foll	owing s	ample	program is
	;	int	ended	to int	erfac	e a two wire/I2C
	;	ser	ial E	EPROM wi	ith a	PIC16C54 on a
	;	sta	nd-alo	ne appl	icati	on only.
	;					e two wire bus is
	;			ing wit		her circuitry, it is
	;					the 24Cxx/85Cxx in
						id bus contention.
0014	; ;**	sta	naby	mode to	avo.	id bus contention.

0015	•	*******	* * * * * *			
0016	•					
0017						
0018	;	Files A	ssignm	ent		
0019	;					
0020	;					
0021	0002	PC	EQU	2	;	Program counter
0022	0004	FSR	EQU	4	;	File Select Register
0023	0005	RA	EQU	5	;	Port A use to select
					;	device address
0024	0006	RB	EQU	6		RB7 = SDA, $RB6 = SCL$
0025	;		-			·····
0026	0010	STATUS	EQU	10		Status register
0027	0011	FLAG	EQU	11		Common flag bits
0021	0011	1 BAO	220			register
0028	0012	FEDDOM	FOU	12		Bit buffer
			EQU			
0029	0013	ERCODE	EQU	13		Error code (to indicate
						bus status)
0030	0020	ADDR	EQU	20		Address register
0031	0021	DATAI	EQU	21		Stored data input
					;	register
0032	0022	DATAO	EQU	22	1	Stored data output
					;	register
0033	0023	SLAVE	EQU	23	;	Device address
	1		-			; (1010xxx0)
0034	0024	TXBUF	EQU	24	•	TX buffer
0035	0025	RXBUF	EQU	25		RX buffer
0035		COUNT	EQU	26	;	
0030		COONT	2Q0	20	.	BIC COUNCEL
	;		DOT	~~		Delen timeno
0038	0030	TIMER0	EQU	30		Delay timer0
0039	0031	TIMER1	EQU	31	;	Delay timer1
0040	· ; · · ·					
0041	;					

COMMUNICATING WITH TWO WIRE/I²C BUS

0042		;
0043		; Bit Assignments ;
0044		
0045		<i>;</i>
0046		; FLAG Bits
0047		
0048		0 ERROR EQU 0 ; Error flag
0049		
0050		; EEPROM Bits
0051		;
0052		
0053	000	6 DO EQU 6 ; EEPROM output
0054		
0055		; I2C Device Bits
0056		;
0057	000	7 SDA EQU 7 ; RB7, data in/out
0058	000	6 SCL EQU 6 ; RB6, serial clock
0059		;
0060		; END FILES/BITS EQUATE
0061		;
0062		;
0063		;
0064		; Two wire/I2C - CPU communication error status table
		; and subroutine
0065		;
0066		; input : W-reg = error code
0067		; output : ERCODE = error code
0068		; $FLAG(ERROR) = 1$
0069		;
0070		; code error status mode
0071		;
0072		; 1 : SCL locked low by device (bus is
stil		busy)
0073		; 2 : SDA locked low by device (bus is still
0074		busy) ; 3 : No acknowledge from device (no
0074		handshake)
0075		; 4 : SDA bus not released for master to
0010		generate STOP bit
0076		;
0077		;
0078		
0078		
0078		, ; Subroutine to identify the status of the serial clock ; (SCL) and serial data
0079		; Subroutine to identify the status of the serial clock ; (SCL) and serial data
		; Subroutine to identify the status of the serial clock
0079		; Subroutine to identify the status of the serial clock ; (SCL) and serial data ; (SDA) condition according to the error status table.
0079 0080		; Subroutine to identify the status of the serial clock ; (SCL) and serial data ; (SDA) condition according to the error status table. ; Codes generated are useful for bus/device diagnosis.
0079 0080 0081 0082		<pre>; Subroutine to identify the status of the serial clock ; (SCL) and serial data ; (SDA) condition according to the error status table. ; Codes generated are useful for bus/device diagnosis. ;</pre>
0079 0080 0081 0082 0083	0000	<pre>; Subroutine to identify the status of the serial clock ; (SCL) and serial data ; (SDA) condition according to the error status table. ; Codes generated are useful for bus/device diagnosis. ; ERR 3411 BTFSS FLAG,ERROR ; Remain as first error ; encountered</pre>
0079 0080 0081 0082 0083	0000	<pre>; Subroutine to identify the status of the serial clock ; (SCL) and serial data ; (SDA) condition according to the error status table. ; Codes generated are useful for bus/device diagnosis. ; ERR 3411 BTFSS FLAG,ERROR ; Remain as first error ; encountered</pre>
0079 0080 0081 0082 0083 0084 0085	0000 0001 0002	<pre>; Subroutine to identify the status of the serial clock ; (SCL) and serial data ; (SDA) condition according to the error status table. ; Codes generated are useful for bus/device diagnosis. ; ERR 3411 BTFSS FLAG,ERROR ; Remain as first error ; encountered 0053 MOVWF ERCODE ; Save error code 2411 BSF FLAG,ERROR ; Set error flag</pre>
0079 0080 0081 0082 0083 0084 0085	0000 0001 0002	<pre>; Subroutine to identify the status of the serial clock ; (SCL) and serial data ; (SDA) condition according to the error status table. ; Codes generated are useful for bus/device diagnosis. ; ERR 3411 BTFSS FLAG,ERROR ; Remain as first error ; encountered 0053 MOVWF ERCODE ; Save error code</pre>
0079 0080 0081 0082 0083 0084 0085 0086 0087	0000 0001 0002 0003	<pre>; Subroutine to identify the status of the serial clock ; (SCL) and serial data ; (SDA) condition according to the error status table. ; Codes generated are useful for bus/device diagnosis. ; ERR 3411 BTFSS FLAG,ERROR ; Remain as first error ; encountered 0053 MOVWF ERCODE ; Save error code 2411 BSF FLAG,ERROR ; Set error flag 4000 RETLW 0 ;</pre>
0079 0080 0081 0082 0083 0084 0085 0086	0000 0001 0002 0003	<pre>; Subroutine to identify the status of the serial clock ; (SCL) and serial data ; (SDA) condition according to the error status table. ; Codes generated are useful for bus/device diagnosis. ; ERR 3411 BTFSS FLAG,ERROR ; Remain as first error ; encountered 0053 MOVWF ERCODE ; Save error code 2411 BSF FLAG,ERROR ; Set error flag 4000 RETLW 0 ; ;</pre>
0079 0080 0081 0082 0083 0084 0085 0086 0087	0000 0001 0002 0003	<pre>; Subroutine to identify the status of the serial clock ; (SCL) and serial data ; (SDA) condition according to the error status table. ; Codes generated are useful for bus/device diagnosis. ; ERR 3411 BTFSS FLAG,ERROR ; Remain as first error ; encountered 0053 MOVWF ERCODE ; Save error code 2411 BSF FLAG,ERROR ; Set error flag 4000 RETLW 0 ; START bus communication routine</pre>
0079 0080 0081 0082 0083 0084 0085 0086 0087 0088	0000 0001 0002 0003	<pre>; Subroutine to identify the status of the serial clock ; (SCL) and serial data ; (SDA) condition according to the error status table. ; Codes generated are useful for bus/device diagnosis. ; ERR 3411 BTFSS FLAG,ERROR ; Remain as first error ; encountered 0053 MOVWF ERCODE ; Save error code 2411 BSF FLAG,ERROR ; Set error flag 4000 RETLW 0 ; ;</pre>
0079 0080 0081 0082 0083 0084 0085 0086 0087 0088 0089 0090	0000 0001 0002 0003	<pre>; Subroutine to identify the status of the serial clock ; (SCL) and serial data ; (SDA) condition according to the error status table. ; Codes generated are useful for bus/device diagnosis. ; ERR 3411 BTFSS FLAG,ERROR ; Remain as first error ; encountered 0053 MOVWF ERCODE ; Save error code 2411 BSF FLAG,ERROR ; Set error flag 4000 RETLW 0 ; </pre>
0079 0080 0081 0082 0083 0084 0085 0086 0087 0088 0089 0090 0091	0000 0001 0002 0003	<pre>; Subroutine to identify the status of the serial clock ; (SCL) and serial data ; (SDA) condition according to the error status table. ; Codes generated are useful for bus/device diagnosis. ; ERR 3411 BTFSS FLAG,ERROR ; Remain as first error ; encountered 0053 MOVWF ERCODE ; Save error code 2411 BSF FLAG,ERROR ; Set error flag 4000 RETLW 0 ; ; START bus communication routine ; input : none ; output : initialize bus communication</pre>
0079 0080 0081 0082 0083 0084 0085 0086 0087 0088 0089 0090 0091 0092 0093	0000 0001 0002 0003	<pre>; Subroutine to identify the status of the serial clock ; (SCL) and serial data ; (SDA) condition according to the error status table. ; Codes generated are useful for bus/device diagnosis. ; ERR 3411 BTFSS FLAG,ERROR ; Remain as first error ; encountered 0053 MOVWF ERCODE ; Save error code 2411 BSF FLAG,ERROR ; Set error flag 4000 RETLW 0 ; </pre>
0079 0080 0081 0082 0083 0084 0085 0086 0087 0088 0089 0090 0091 0092 0093 0094	0000 0001 0002 0003	<pre>; Subroutine to identify the status of the serial clock ; (SCL) and serial data ; (SDA) condition according to the error status table. ; Codes generated are useful for bus/device diagnosis. ; ERR 3411 BTFSS FLAG,ERROR ; Remain as first error ; encountered 0053 MOVWF ERCODE ; Save error code 2411 BSF FLAG,ERROR ; Set error flag 4000 RETLW 0 ; START bus communication routine ; input : none ; output : initialize bus communication ;</pre>
0079 0080 0081 0082 0083 0084 0085 0086 0087 0088 0089 0090 0091 0092 0093	0000 0001 0002 0003	<pre>; Subroutine to identify the status of the serial clock ; (SCL) and serial data ; (SDA) condition according to the error status table. ; Codes generated are useful for bus/device diagnosis. ; ERR 3411 BTFSS FLAG,ERROR ; Remain as first error ; encountered 0053 MOVWF ERCODE ; Save error code 2411 BSF FLAG,ERROR ; Set error flag 4000 RETLW 0 ; ; START bus communication routine ; input : none ; output : initialize bus communication ; ; Generate START bit (SCL is high while SDA goes from</pre>
0079 0080 0081 0082 0083 0086 0085 0086 0087 0088 0090 0091 0092 0093 0094 0095	0000	<pre>; Subroutine to identify the status of the serial clock ; (SCL) and serial data ; (SDA) condition according to the error status table. ; Codes generated are useful for bus/device diagnosis. ; ERR 3411 BTFSS FLAG,ERROR ; Remain as first error ; encountered 0053 MOVWF ERCODE ; Save error code 2411 BSF FLAG,ERROR ; Set error flag 4000 RETLW 0 ; </pre>
0079 0081 0082 0083 0084 0085 0086 0087 0088 0089 0090 0091 0092 0093 0094 0095	0000 0001 0002 0003	<pre>; Subroutine to identify the status of the serial clock ; (SCL) and serial data ; (SDA) condition according to the error status table. ; Codes generated are useful for bus/device diagnosis. ; ERR 3411 BTFSS FLAG,ERROR ; Remain as first error ; encountered 0053 MOVWF ERCODE ; Save error code 2411 BSF FLAG,ERROR ; Set error flag 4000 RETLW 0 ; </pre>
0079 0080 0081 0082 0083 0084 0085 0086 0087 0088 0089 0090 0091 0092 0093 0094 0095	0000	<pre>; Subroutine to identify the status of the serial clock ; (SCL) and serial data ; (SDA) condition according to the error status table. ; Codes generated are useful for bus/device diagnosis. ; ERR 3411 BTFSS FLAG,ERROR ; Remain as first error ; encountered 0053 MOVWF ERCODE ; Save error code 2411 BSF FLAG,ERROR ; Set error flag 4000 RETLW 0 ; </pre>
0079 0080 0081 0082 0083 0084 0085 0086 0087 0088 0089 0090 0091 0092 0093 0094 0095	0000	<pre>; Subroutine to identify the status of the serial clock ; (SCL) and serial data ; (SDA) condition according to the error status table. ; Codes generated are useful for bus/device diagnosis. ; ERR 3411 BTFSS FLAG,ERROR ; Remain as first error ; encountered 0053 MOVWF ERCODE ; Save error code 2411 BSF FLAG,ERROR ; Set error flag 4000 RETLW 0 ; </pre>

1

© 1990 Microchip Technology Inc.

0000	0005	0006 TRI	S RB			
0100	0006	2706 BSF	' RB	,SCL	;	Set clock high
0101	0007	6001 MOV	LW 1		;	Ready error status
						code 1
0102	0010	3706 BTF	SS RB	,SCL		Locked?
0103	0011	4400 CAL	L ER	R	;	SCL locked low by device
0104	0012	2346	BCF	RB, SDA		SDA goes low during SCL
0101	0012	2010	201	1.2,0011		
						high
0105	0013	0000	NOP		;	Timing adjustment
0106	0014	0000	NOP			
		0000	NOP			
		0000	NOF			
		2306	BCF.	RB,SCL	;	Start clock train
0109	0017	4000	RETLW	0		
0110		;				
0111		;END SUE				
0113		;				
0114		;				
0115		: STOP	bus com	munication ro	uti	ne
0116						
0117		; Input	: :	None		
0118		; Outpu	it :	Bus communic	ati	on, STOP condition
0119		;				
0120						
		;				
0121					İr	com low to high during
		; SCL hi	gh state	e) '		
0122		; and ch	eck bus	conditions.		
0123		•				
		, .				
0124		BSTOP				
0125	0020	2346	BCF	RB,SDA	;	Return SDA to low
0126	0021	0000	NOP			
		0000				
				55 001		a
			BSF	RB,SCL		Set SCL high
0129	0024		MOVLW	1	;	Ready error code 1
0130	0025	3706	BTFSS	RB,SCL ERR	;	High?
0131	0026	4400	CALL	EBB		No, SCL locked low by
0101	0020		01122	21(1)		
						device
0132	0027	2/46	BSF	RB,SDA		SDA goes from low to
					;	high during SCL high
0133	0030	6004	MOVLW	4	;	Ready error code 4
				RB, SDA		High?
			CALL	EDD		
0135	0032	4400	CALL	ERK		No, SDA bus not release
					;	for STOP
0136	0033	4000	RETLW	0		
0137		;				
0138		;END SUB				
0139		;				
0140		;				
0141		: Seria	l data	send from PIC	t o	serial EEPROM,
· ~ • *						
				ubroutine		
0142						
0143		; Input	: Noi	ne		
0144		; Outpu	it :	To (DI) of s	seri	al EEPROM device
0145						
0146		;				
0147		BITIN				
0148	0034	6277	MOVLW	B'10111111'	;	Force SDA line as input
	0035		TRIS	RB		the second se
	0036		BSF	RB, SDA	;	Set SDA for input
0151	0037	2352	BCF	EEPROM, DI		
0152	0040	2706	BSF	RB,SCL	;	Clock high
0153		6001		1	1	
			MOVLW		:	
0154		3306	BTFSC	RB,SCL	;	Skip if SCL is high
0155	0043	5047	GOTO	BIT1		
0156	0044	3411	BTFSS	FLAG, ERROR	;	Remain as first error
				• • • • • • • • • • • • • • • • • • • •	÷,	encountered
0157	0045	0052	MOLUTE	EDCODE		
0121	0045	0053	MOVWF	ERCODE	1	Save error code

© 1990 Microchip Technology Inc.

COMMUNICATING WITH TWO WIRE/I²C BUS

1

0158	0046	2411	BSF	FLAG, ERROR	; Set error flag
0159		BIT1			
0160	0047	3346	BTFSC	RB,SDA	; Read SDA pin ; DI = 1
0161	0050	2752	BSF	EEPROM, DI	; DI = 1
0162	0051	0000	NOP		; Delay
0163	0052	2306	BCF		; Return SCL to low
	0053			0	
0165				-	
0166		;END SUB			
0168		;			
0169					
0170		; bit-b	y-bit 'su	ubroutine	erial EEPROM to PIC,
0171		;			
0172		; Input			
0173		; Outpu ;	t :	From (DO) of to PIC	serial EEPROM device
0174		;			
0175		;			
0176		BITOUT			
0177			MOVLW	B'00111111'	; Set SDA, SCL as outputs
		0006	TRIS	RB	,,,
		3712	BUESS	RB EEPROM,DO BITO	
		5070	COTO	DETROM, DO	
		2746	GOIO	BIIU BIIU	Output hit 0
		2746	BSF		; Output bit 0
		6002	BSF MOVLW	2	
		3346	BIFSC		; Check for error code 2
0184	0063	5074	GOTO	CLK1	
0185	0064	3411	BTFSS	FLAG, ERROR	; Remain as first error
					; encountered
0186	0065	0053	MOVWF	ERCODE	; Save error code
0187	0066	2411	BSF	FLAG, ERROR	; Set error flag
0188	0067	5074		CLK1	; SDA locked low by device
0189		;			
0190		BIT0			
	0070		BCF	RB, SDA	; Output bit 0
			NOP	,	; Delay
	0072		NOP		,
	0073		NOP		
0195		CLK1			
			BSF	RB,SCL	
			MOVLW	•	; Error code 1
		3306	PUEC	T CCI	
		5300	BIFSC		; SCL locked low?
	0077	5105	3010	DIIZ	; No.
	0100	3411	BTFSS	FLAG,ERROR ERCODE	; Yes.
	0101				
	0102		BSF	FLAG, ERROR	; Set error flag
0203		BIT2			
0204	0103	0000	NOP		
0205	0104	0000	NOP		
0206	0105	2306	BCF RB,	SCL	; Return SCL to low
0207	0106	4000	RETLW	0	
0208		;			
0209		END	SUB		
0211		;			
0212		,			
0213		;			
0214		•	RECEIVE	DATA subrout:	ine
0214		,			
0215		,	Input	: None	
0210		<u>'</u>	Output		Receive 8 ¹ bit data
		·	Jucpuc		ACCOUNT O DEC MALA
0218		,			
0219		/			
0220	0107	RX	MOUTH	0	· O hits of data
	0107		MOVLW	.8	; 8 bits of data
0222	0110	0066	MOVWF	COUNT	

DS00515A-7

COMMUNICATING WITH TWO WIRE/I²C BUS

0223 0224	0111	0165 ;	CLRF	RXBUF	
0225		RXI	LP		
0226	0112	1565	RLF	RXBUF	; Shift data to buffer
	0113		SKPC		
0228	0113	3403	+ BTFSS	3,0	
0228	0114	2025	BCF	RXBUF,0	; carry> f(0)
0229	0115		SKPNC		
0230	0115	3003	+ BTFSC	3,0	
0230	0116	2425	BSF	RXBUF,0	
0231	0117	4434	CALL	BITIN	
0232	0120	3352	BTFSC	EEPROM, DI	
0233	0121	2425	BSF	RXBUF,0	; Input bit =1
0234	0122	1366	DECFSZ	COUNT	; 8 bits?
0235	0123	5112	GOTO	RXLP	
0236	0124	2712	BSF	EEPROM, DO	; Set acknowledge bit = 1
0237	0125	4454	CALL	BITOUT	
0238	0126	4000	RETLW	0	
0239		;			
0240			ND SUB		
0241		;			
0242		;			
0243		;	TRANSM	T DATA sub	routine
0244		;			
0245		;	Input	: TXBUF	
0246		;			X'mitted to EEPROM device
0247		;			
0248		;			
0249		TX			
0250	0127	6010	MOVLW	.8	
0251	0130	0066	MOVWF	COUNT	
0252		;			
0253		TXI	LP		
0254	0131	2312	BCF	EEPROM, DO	; Shift data bit out.
0255	0132	3364	BTFSC	TXBUF,7	; If shifted bit=0, data
					; bit = 0
0256	0133	2712	BSF	EEPROM, DO	
0257	0134	4454	CALL	BITOUT	; Serial data out
0258	0135	1564	RLF	TXBUF	; Rotate TXBUF left
	0136		SKPC		; $f(6)> f(7)$
0260	0136	3403	+ BTFSS	3,0	
	0137		BCF	TXBUF,0	; $f(7)> carry$
	0140		SKPNC		; carry $> f(0)$
		3003	+ BTFSC	3,0	
	0141		BSF	TXBUF,0	
	0142		DECFSZ		; 8 bits done?
	0143		GOTO	TXLP	; No.
	0144		CALL	BITIN	; Read acknowledge bit
	0145		MOVLW	3	· ·····
	0146		BTFSC	EEPROM, DI	; Check for
					; acknowledgement
0268		4400		ERR	2
	0147		CALL		: No acknowledge from
0269	0147	4400	CALL	ERR	; No acknowledge from : device
					; No acknowledge from ; device
0270	0147 0150			0	-
0270		4000 ;	RETLW		-
0271		4000 ;			-
0271 0273		4000 ; ;E1	RETLW		-
0271 0273 0274		4000 ; ; El	RETLW ND SUB	0	; device
0271 0273 0274 0275		4000 ; ;E1	RETLW ND SUB	0	-
0271 0273 0274 0275 0276	0150	4000 ; ; EN ; ; ;	RETLW ND SUB BYTE-WH	0 RITE, write	; device one byte to EEPROM device
0271 0273 0274 0275 0276 0277	0150	4000 ; ; El	RETLW ND SUB BYTE-WH	0 RITE, write : DATAO	; device one byte to EEPROM device = data to be written
0271 0273 0274 0275 0276 0277 0278	0150	4000 ; EN ; ; ;	RETLW ND SUB BYTE-WH	0 RITE, write : DATAO ADDR	; device one byte to EEPROM device = data to be written = destination address
0271 0273 0274 0275 0276 0277	0150	4000 ; EN ; ; ;	RETLW ND SUB BYTE-WE Input	0 RITE, write : DATAO ADDR SLAVE	; device one byte to EEPROM device = data to be written
0271 0273 0274 0275 0276 0277 0278 0279	0150	4000 ; EN ; ; ;	RETLW ND SUB BYTE-WH	0 RITE, write : DATAO ADDR SLAVE	<pre>; device one byte to EEPROM device = data to be written = destination address = device address (1010xxx0)</pre>
0271 0273 0274 0275 0276 0277 0278 0279 0280	0150	4000 ; EN ; ; ;	RETLW ND SUB BYTE-WE Input	0 RITE, write : DATAO ADDR SLAVE	<pre>; device one byte to EEPROM device = data to be written = destination address = device address (1010xxx0)</pre>

COMMUNICATING WITH TWO WIRE/12C BUS

1

0283	0200		ORG	200	; The location for BYTE-
					; WRITE routine can be
0284					; assigned anywhere
					; between (377- 777)
					; octal.
		WRBY			
0286	0200	1023	MOVF	SLAVE,W	
0287	0201	0064	MOVWF	TXBUF	; to TX buffer
				BSTART	; Generate START bit
	0203		CALL	TX	; Output SLAVE address
	0204		MOVE	-	; Get WORD address ; into buffer
	0205 0206		MOVWF	TXBUF	; Output WORD address
	0200		CALL	TX DATAO,W	; Move DATA
		0064	MOVE	TXBUF	; into buffer
	0211		CALL		; Output DATA and detect
0200	0211	1027	01122		; acknowledgement
0296	0212	4420	CALL	BSTOP	; Generate STOP bit
0297		;		20101	,
0298		;			
0299		,			
0300					
0301		;			one byte from serial EEPROM
		;	device		
0302					
0303		;	Input	: ADDF	R = source address VE = device address (1010xxx0)
0304		;		SLAV	VE = device address (1010xxx0)
0305		;	Output	: DATA	AI = data read from serial
				EEPF	ROM
0306		;			
0307		;			
0308	0300		ORG	300	; The location for BYTE-
					; READ routine can be
					; assigned anywhere
0309		;			; between (377-777) octal.
0310	0300	RDBY	MOVE	CTAVE W	· Morro SINVE address
0212	0300	0064	MOVE	TXBUF	; Move SLAVE address ; into buffer (R/W = 0)
		4404		BSTART	; Generate START bit
	0303		CALL	TX	; Output SLAVE address.
0014	0505	1527	CADD	17	; Check ACK.
0315	0304	1020	MOVF	ADDR,W	; Get WORD address
	0305		MOVWF	TXBUF	, see here addreed
	0306		CALL	TX	; Output WORD address.
	0000		01122		; Check ACK.
0318	0307	4404	CALL	BSTART	; START READ (if only one
					; device
0319	0310	1023	MOVF	SLAVE,W	; is connected to the I2C
				•	; bus)
0320	0311	0064	MOVWF	TXBUF	• • •
0321	.0312	2424	BSF		; Specify READ mode
	÷.				(R/W = 1)
0322	0313	4527	CALL	тх	; Output SLAVE address
0323	0314	4507	CALL	RX	; READ in data and
					; acknowledge
	0315		CALL	BSTOP	; Generate STOP bit
		1065		RXBUF	; Save data from buffer
		0061	MOVWF	DATAI	; to DATAI file.
0327		;			
0328		;			
0329		;			
0330		END			
SACM	-T N	Freeze	No Marr	inge	
andw.	- 1, NO	o Errors,	NO Wari	iruda	

© 1990 Microchip Technology Inc.

1-153

COMMUNICATING WITH TWO WIRE/I²C BUS

NOTES:



APPLICATION NOTES

1

ER59256/93C06 AND NMC9306/NMC93C06 COMPATIBILITY ISSUE

Introduction

The ER59256 and 93C06 are 256 bits (16 x 16) serial EEPROM currently offered by Microchip. ER59256 is fabricated in N-channel SNOS technology and 93C06 in advanced CMOS. There are some uncertainties in the field regarding the compatibility between Microchip's 256 bits serial EEPROM and National. Namely NMC9306 and NMC93C06. This report highlights the differences.

Software Differences

	Microchip	ER59256	ì		Microchi	ip 93C06		<u>Na</u>	tional I	MC9306/NI ,	MC93C06
INSTRUCTION	SB OPCODE	ADDRESS	DATA	SB	OPCODE	ADDRESS	DATA	SB	OPCODE	ADDRESS	DATA
READ	1 1000	A3A2A1A0		1	1000	A3A2A1A0		1	1 0 X X	A3A2A1A0	-
WRITE	1 0100	A3A2A1A0	D15 - D0	1	0100	A3A2A1A0	D15 - D0	1	0 1 X X	A3A2A1A0	D15 - D0
ERASE	1 1100	A3A2A1A0	· -	1	1100	A3A2A1A0		1	11XX	A3A2A1A0	- '
EWEN	1 0011	0000		1	0011	XXXX	-	1	0011	x x x x	
EWDS	1 0000	0000	-	1	0000	xxxx	-	1	0000	x x x x	- 1
ERAL	1 0010	0000	-	1	0010	XXXX	-	1	0010	x x x x	-
WRAL	NOT SPEC	IFIED		1	0001	x	D15 - D0	1	0001	x	D15 - D0
Note:		rase/Write En rase/Write Dis				ERAL E WRAL W					

From the instruction sets shown, the address bits on EWEN, EWDS, ERAL and WRAL are "don't care" for 9306/93C06 and all logical 0's for ER59256. The WRAL instruction is not specified for ER59256. The two LSB of the opcode are "0 0" for Microchip's ER59256/93C06 and "don't care" for National's NMC9306/NMC93C06. In order to make software fully compatible to all parts, it is recommended to design program with all logical 0's in place of the "don't care" bits.

Polling is available on the 93C06 and NMC93C06. The soft polling can be done by checking the status signal on the DO line (pin 4). A low busy signal (BSY) indicates the device is still in the programming mode and a high level (RDY) represents the device is ready to receive new instruction. ER59256 and NMC9306 however, do not provide this feature.

Hardware Differences

	<u>Microchip</u>	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	<u>National</u>	
PARAMETER	ER59256	<u>93C06</u>	NMC9306	NMC93C06
PIN 6	NC	NC	NC :	NC
PIN 7	TEST	NC	NC	NC
CLOCK FREQ	250 KHZ	1 MHZ	250 KHZ	1 MHZ
CLK DUTY CYCLE	25% - 75%	not specified	not specified	not specified
CLK HIGH TIME min.	not specified	500 ns	1 us	250 ns
CLK LOW TIME min.	not specified	500 ns	1 us	250 ns
CS LOW TIME min.	not specified	100 ns	1 us	250 ns
ENDURANCE	10K	100K	40K	40K
ESD RATING	1.0 KV	4.0 KV	2.0 KV	2.0 KV
E/W TIME	10 - 30 ms	2 ms	10 - 30 ms	10 ms
ACTIVE CURRENT	10 mA	4 mA	10 mA	3 mA
STANDBY CURRENT	3 mA	100 uA	3 mA	50 uA

Pin 6 and 7 configuration -

Microchip uses the pin 6 and 7 of ER59256 for factory internal test purposes. Pin 6 is used to monitor the on-chip charge pump which generates the required internal high programming voltage (>20 volts) during the ERASE and WRITE cycles. Any circuitry connects to this pin will force to reduce the data retention of the device or even no programming will take place. Signal on pin 7 can force the device into its internal test modes resulting in overprogramming all memory locations. It is therefore recommended that pin 6 should be left open and pin 7 tied to Vss for normal operation.

Microchip's 93C06 and National's NMC9306/NMC93C06 have their pin 6 and 7 physically not utilized. To make ER59256 compatible, the TEST pin (pin 7) can be left floating but must be kept "clean" (noise-free).

Clock high time, clock low time -

For a clock frequency of 250 kHz, both ER59256 and NMC9306 specify the same electrical parameters:

250 kHz equals 4 us clock cycle time

25% of the clock period (4 us) = 1 us (clock high time)

75% of the clock period (4 us) = 3 us (clock low time = 4 - 3 us = 1 us)

For slower clock frequencies, the ER59256 spec would restrict the user regarding clock low and high times:

A clock frequenc	y of 100 k Hz	= 10 us cycle time
would result in c	lock low = 75% of 10 us	= 7.5 us
and	clock high = 25% of 10 us	= 2.5 us.

In reality, Microchip's ER59256 can fulfill National's NMC9306 spec regarding SK low and SK high equal to 1 usec over all operating frequencies as 250 kHz is the maximium allowable frequency and is therefore the worst case.

Chip select low time -

All parts require a chip select (CS) input goes low between any two instructions. Programming of the part (ER59256, NMC9306,NMC93C06) begins at the falling edge of the CS. Microchip's 93C06 however, starts self-programming at the rising edge of the last data clocked bit. CS goes low and high with a minimium of chip select low time (Tcsl) during programming can be used for polling purpose as discribed in 2.

NOTES:



APPLICATION NOTES

1

24C01A COMPATIBILITY ISSUE AND ITS MOBILITY FOR MEMORY UPGRADE

Introduction

The 24C01 is a 1K (128 x 8) serial EEPROM which is currently offered by Microchip and Xicor. There are several important differences between the two devices which are discussed in this report. This report refers to the Microchip part as the 24C01A and the Xicor part as the X24C01. It is intended to assist in designing a board which is compatible with either device.

Compatibility Issues

There are three major differences between Microchip 24C01A and Xicor X24C01 as detailed in the following paragraphs.

2.1 PAGE MODE DIFFERENCES

The 24C01A was originally designed to work in the same socket as the PCD8572 which has a two-byte page mode. Its page is therefore two bytes deep. The X24C01 has a page mode of four bytes depth.

If more than two bytes are transmitted to the 24C01A during a page programming cycle, the 24C01A will terminate the write cycle.

In many applications where serial EEPROMs are used and speed is not a key issue, the byte write mode can be used without any loss of system performance. If only the byte write mode is used, there is no compatibility problem (other than the slave address software differences discussed in 2.2).

If the page write feature must be used, two different page mode algorithms can be transmitted by the master depending upon whose device is being used. The master will have to first do a polling routine to determine if it is interfacing with a 24C01A or X24C01. This polling technique is discussed in 2.2.

Interestingly, the 24C01A actually updates faster in the page mode even though it has one-half the page depth of the X24C01. This is due to the faster write cycle time of the 24C01A. The two devices are compared below:

	Microchip	Xicor
Max byte program time	1 ms	10 ms
Max page program time	2 ms (2 bytes)	10 ms (4 bytes)
Max time to program 4 bytes	4 ms	10 ms
Max time to rewrite device	128 ms	320 ms

2.2 SOFTWARE DIFFERENCES

Microchip's 24C01A is designed to share a 2-wire bus on which it resides with other devices. To support this, the first byte of each command sequence from the master to the 24C01A must be a slave address. The 24C01A monitors the 2-wire bus for its slave address and "wakes-up" from standby mode if the address transmitted matches its address as defined by the voltage level (Vss or Vcc) on pins 1, 2 and 3. X24C01 does not support a multiple device bus and will always "wake-up" if a start condition is detected.

A slave address must be transmitted to the 24C01A at certain points during reading and writing. This slave address is not required by the X24C01. Transmitting a slave address to X24C01 will result in erroneous operation. This problem can be solved by having the master transmit the the proper serial bit pattern to the slave, but first the master has to be ascertained which 24C01 it is communicating with.

The master can do a simple polling routine before beginning serial communication with 24C01A or X24C01 to determine which device it is working with. The proper serial protocol for both devices must be contained in the master controller's firmware. Once the master knows which 24C01 is on the bus, it can execute the proper serial commands.

The polling consists of the pattern like the one shown below:

SDA LINE: | START BIT | 00000001 | ACKNOWLEDGE BIT | DATA 7...0 |

If a X24C01 is used on the 2-wire bus, an acknowledge bit and eight data bits will be returned whereas 24C01A will issue no response and will ignore the command.

2.3 HARDWARE DIFFERENCES

As described earlier, the 24C01A is designed to share a 2-wire bus with other devices while the X24C01 is not. Chip address bits are included in the slave address for the 24C01A, and are incorporated into pins 1, 2 and 3 of the device. They must be connected to Vcc or Vss for proper operation. Since pins 1, 2 and 3 of the Xicor part are NC (no connect) pins and they are not internally connected, they can be tied high or low.

1

Another hardware difference involves pin 7 which *MUST* be connected to Vss on X24C01. The 24C01A can have pin 7 connected to Vss or Vcc.

If only one device is planned for the 2-wire bus, the board can be made compatible for either device by connecting pins 1, 2 and 3 to either Vss or Vcc and tieing pin 7 to Vss.

Mobility For Memory Upgrade And Expansion

In system applications where the master device needs to address more than one serial EEPROM on a 2-wire bus, Microchip's 24C01A offers the flexibility. Up to eight 24C01As can be connected to the 2-wire bus. More than one Xicor X24C01 connecting to the bus may result in bus contention.

If memory upgrade is required, Microchip's 24C01A can be upgraded to 24C02A (256 x 8) or 24C04A (512 x 8) on the same IC socket with *NO change* in hardware. Using Xicor X24C01 will have to reconfigure both software and hardware to accomodate the changes.

NOTES:



SECTION 2 EEPROM PRODUCT SPECIFICATIONS

28C04A	4K (512 x 8) CMOS Electrically Erasable PROM	2-	- 1
28C16A	16K (2K x 8) CMOS Electrically Erasable PROM		
28C17A	16K (2K x 8) CMOS Electrically Erasable PROM	2-	17
28C17A Dice	16K (2K x 8) CMOS Electrically Erasable PROM Die Form	2-	25
28C64A	64K (8K x 8) CMOS Electrically Erasable PROM	2-	- 33
28C64A Dice	64K (8K x 8) CMOS Electrically Erasable PROM Die Form	2-	41






<u>28C04A</u>

4K (512 x 8) CMOS Electrically Erasable PROM


FEATURES

- Fast Read Access Time—150ns Maximum
- CMOS Technology for Low Power Dissipation
 -30mA Active
- —100μA Standby
- Fast Byte Write Time—200µs or 1ms
- Data Retention >10 years
- High Endurance 10⁴ Erase/Write Cycles
- Automatic Write Operation
 —Internal Control Timer
 —Auto-Clear Before Write Operation
 - -On-Chip Address and Data Latches
- Data Polling
- Chip Clear Operation
- · Enhanced Data Protection
 - ---Vcc Detector
 - -Pulse Filter
 - -Write Inhibit
- 5-Volt-Only Operation
- Organized 512x8 JEDEC standard pinout ---24 Pin Dual-In-Line Package
 - -32 Pin Chip Carrier (Leadless or Plastic)
- Available for Extended Temperature Ranges: —Commercial: 0° C to 70° C —Industrial: -40° C to 85° C



DESCRIPTION

The Microchip Technology Inc 28C04A is a CMOS 4K non-volatile electrically Erasable and Programmable Read Only Memory. The 28C04A is accessed like a static RAM for the read or write cycles without the need of external components. During a "byte write", the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. To determine when a write cycle is complete, the 28C04A uses Data polling. Data polling allows the user to read the location last written to when the write operation is complete. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are required. A complete family of packages is offered to provide the utmost flexibility in applications.



Preliminary Information

© 1990 Microchip Technology Inc. DS11126B-1 2

2-1

28C04A

PIN FUNCTION TABLE						
Name	Function					
A0 - A8 CE OE WE I/O0 - I/O7 Vcc Vss NC	Address Inputs Chip Enable Output Enable Write Enable Data Inputs/Outputs +5V Power Supply Ground No Connect; No Internal Connection					
NU	Not Used; No External Connection is Allowed					

ELECTRICAL CHARACTERISTICS MAXIMUM RATINGS*

Vcc and input voltages w.r.t. Vss	0.6V to + 6.25V
Voltage on OE w.r.t. Vss	0.6V to +13.5V
Output Voltage w.r.t. Vss	0.6V to Vcc+0.6V
Storage temperature	65° C to 125° C
Ambient temp. with power applied	50° C to 95° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ / WRITE OPERATION DC Characteristics

 $\label{eq:VCC} \begin{array}{lll} Vcc = +5V \pm 10\% \\ Commercial (C): Tamb= & 0^{\circ} C \mbox{ to } 70^{\circ} C \\ Industrial & (I): Tamb= -40^{\circ} C \mbox{ to } 85^{\circ} C \\ \end{array}$

Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1" Logic "0"	ViH ViL	2.0 -0.1	Vcc+1 0.8	v v	
Input Leakage		lLi -	-10	10	μΑ	VIN = -0.1V to Vcc+1
Input Capacitance		Cin	-	10	pF	VIN = 0V; Tamb = 25° C; f = 1 MHz
Output Voltages	Logic "1" Logic "0"	Vон Vol	2.4	0.45	v v	Юн = -400µА ЮL = 2.1mA
Output Leakage		LO	-10	10	μΑ	VOUT = -0.1V to Vcc+0.1V
Output Capacitance		Соит		12	pF	Vin = 0V; Tamb = 25° C; f = 1 MHz
Power Suppy Current, Active	TTL input	lcc		30	mA	f = 5 MHz (Note 1) Vcc = 5.5V;
Power Supply Current, Standby	TTL input TTL input CMOS input	ICC(S)TTL ICC(S)TTL ICC(S)CMOS		2 3 100	mA mA μA	$\overline{\frac{CE}{CE}} = \text{VIH} (0^{\circ} \text{ C to } 70^{\circ} \text{ C})$ $\overline{CE} = \text{VIH} (-40^{\circ} \text{ C to } 85^{\circ} \text{ C})$ $\overline{CE} = \text{Vcc-0.3 to Vcc+1}$


Note: (1) AC power supply current above 5 MHz: 1 mA/MHz

READ OPERATION AC Characteristics

AC Testing Waveform: VIH= 2.4 Output Load: 1 TTL Lo Input Rise and Fall Times: 20 nsec Ambient Temperature: Commer


 $V_{IH} = 2.4V; V_{IL} = 0.45V; V_{OH} = 2.0V; V_{OL} = 0.8V$ 1 TTL Load + 100 pF 20 nsec Commercial (C): Tamb = 0° C to 70° C Industrial (I): Tamb = -40° C to 85° C

Parameter	Sym	28C0	4A-15	28C04A-20		28C04A-25		Units	Conditions
		Min	Мах	Min	Мах	Min	Мах		
Address to Output Delay	tACC		150		200		250	ns	$\overline{OE} = \overline{CE} = VIL$
CE to Output Delay	tCE		150		200		250	ns	OE = VIL
OE to Output Delay	tOE		70		80		100	ns	Œ = VIL
CE or OE High to Output Float	tOFF	0	50	0	55	0	70	ns	
Output Hold from Address, CE or OE, whichever occurs first.	tон	0		0		0		ns	




BYTE WRITE AC Characteristics	AC Testing W Output Load: Input Rise/Fal Ambient Temp	1 Times: 20 perature: Co	TL Load	i + 100 p al (C): Ta	F mb =	H = 2.0V; VoL = 0.8V 0° C to 70° C 0° C to 85° C
Parameter		Symbol	Min	Max	Units	Remarks
Address Set-Up Time		tas	10		ns	
Address Hold Time	· · · · · · · · · · · · · · · · · · ·	tAH	50		ns	
Data Set-Up Time		tDS	50		ns	
Data Hold Time		tDH	10		ns	-
Write Pulse Width		tWPL	100		ns	Note 1
Write Pulse High Time		twph	50		ns	
OE Hold Time		tOEH ·	10		ns	
OE Set-Up Time		tOES	10		ns	
Data Valid Time		tDV		1000	ns	Note 2
Write Cycle Time (28C04A)	-	twc		1	ms	0.5 ms typical
Write Cycle Time (28C04AF)		twc		200	μs	100µs typical


(2) Data must be valid within 1000ns max. after a write cycle is initiated and must be stable at least until tDH after the positive edge of WE or CE, whichever occurs first.



28C04A

2





2-5

DEVICE OPERATION

The Microchip Technology Inc 28C04A has four basic modes of operation—read, standby, write inhibit, and byte write—as outlined in the following table.

Operation Mode	ĈĒ	ŌĒ	WE	I/O			
Read Standby Write Inhibit Write Inhibit Write Inhibit Byte Write	L H X X L	L X L X H	H X X H L	Dout High Z High Z High Z High Z Din			
Byte Clear	Automatic Before Each "Write"						

X = Any TTL level.

Read Mode

The 28C04A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and is used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time (tACC) is equal to the delay from \overline{CE} to output (tCE). Data is available at the output tOE after the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least tACC-tOE.

Standby Mode

The 28C04A is placed in the standby mode by applying a high signal to the \overrightarrow{CE} input. When in the standby mode, the outputs are in a high impedance state, independent of the \overrightarrow{OE} input.

Data Protection

In order to ensure data integrity, especially during critical power-up and power-down transitions, the following enhanced data protection circuits are incorporated:

First, an internal Vcc detect (3.3 volts typical) will inhibit the initiation of non-volatile programming operation when Vcc is less than the Vcc detect circuit trip.

Second, there is a $\overline{\text{WE}}$ filtering circuit that prevents $\overline{\text{WE}}$ pulses of less than 10ns duration from initiating a write cycle.

Third, holding \overline{WE} or \overline{CE} high or \overline{OE} low, inhibits a write cycle during power-on and power-off (Vcc).

Write Mode

The 28C04A has a write cycle similar to that of a Static RAM. The write cycle is completely self-timed and initiated by a low going pulse on the WE pin. On the falling edge of WE, the address information is latched. On rising edge, the data and the control pins (\overline{CE} and \overline{OE}) are latched.

Data Polling

The 28C04A features Data polling to signal the completion of a byte write cycle. During a write cycle, an attempted read of the last byte written results in the data complement of I/O7 (I/O0 to I/O6 are indeterminable). After completion of the write cycle, true data is available. Data polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware.

Optional Chip Clear


All data may be cleared to 1's in a chip clear cycle by raising \overline{OE} to 12 volts and bringing the \overline{WE} and \overline{CE} low. This procedure clears all data.

2

NOTES:

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.






28C16A

16K (2K x 8) CMOS Electrically Erasable PROM

FEATURES


- Fast Read Access Time—150ns Maximum
- - -100uA Standby
- Fast Byte Write Time—200µs or 1ms
- Data Retention >10 years
- High Endurance 10⁴ Erase/Write Cycles
- Automatic Write Operation
 - ---Internal Control Timer
 - -Auto-Clear Before Write Operation
 - -On-Chip Address and Data Latches
- Data polling
- Chip Clear Operation
- Enhanced Data Protection
 - -Vcc Detector
 - -Pulse Filter
 - -Write Inhibit
- · Electronic Signature for Device Identification
- 5-Volt-Only Operation
- Organized 2Kx8 JEDEC Standard Pinout ---24 Pin Dual-In-Line Package
- Available for Extended Temperature Ranges:
 - -Commercial: 0° C to 70° C
 - -Industrial: -40° C to 85° C
 - ---Military *: -55° C to 125° C



DESCRIPTION

The Microchip Technology Inc 28C16A is a CMOS 16K non-volatile electrically Erasable and Programmable Read Only Memory. The 28C16A is accessed like a static RAM for the read or write cycles without the need of external components. During a "byte write", the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. To determine when a write cycle is complete, the 28C16A uses Data polling. Data polling allows the user to read the location last written to when the write operation is complete. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are required. A complete family of packages is offered to provide the utmost flexibility in applications.

* See military data sheet DS60036.



Preliminary Information

2-9

© 1990 Microchip Technology Inc. DS11125B-1

PIN FUNCTION TABLE							
Name	Function						
A0 - A10	Address Inputs						
CE	Chip Enable						
OE	Output Enable						
WE	Write Enable						
I/O0 - I/O7	Data Inputs/Outputs						
Vcc	+5V Power Supply						
Vss	Ground						
NC	No Connect; No Internal						
	Connection						
NU	Not Used; No External						
	Connection is Allowed						

ELECTRICAL CHARACTERISTICS MAXIMUM RATINGS*

Vcc and input voltages w.r.t. Vss	0.6V to + 6.25V
Voltage on OE w.r.t. Vss	0.6V to +13.5V
Voltage on A9 w.r.t. Vss	0.6V to +13.5V
Output Voltage w.r.t. Vss	0.6V to Vcc+0.6V
Storage temperature	65° C to 125° C
Ambient temp. with power applied	50° C to 95° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ / WRITE OPERATION DC Characteristics

Vcc = $+5V \pm 10\%$ Commercial (C): Tamb= 0° C to 70° C Industrial (I): Tamb= 40° C to 85° C

Commercial (C): Tamb= 0° C to 70° C Industrial (I): Tamb= -40° C to 85° C

Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1" Logic "0"	Vi∺ Vi∟	2.0 -0.1	Vcc+1 0.8	v V	
Input Leakage		lL1	-10	10	μA	VIN = -0.1V to VCC+1
Input Capacitance		CIN		10	pF	Vin = 0V; Tamb = 25° C; f = 1 MHz
Output Voltages	Logic "1" Logic "0"	Vон Vol	2.4	0.45	V	loh = -400μA lol = 2.1mA
Output Leakage		ILO	-10	10	μA	Vour = -0.1V to Vcc+0.1V
Output Capacitance		Соит		12	pF	Vin = 0V; Tamb = 25° C; f = 1 MHz
Power Suppy Current, Active	TTL input	lcc		30	mA	f = 5 MHz (Note 1) Vcc = 5.5V;
Power Supply Current, Standby	TTL input TTL input CMOS input	ICC(S)TTL ICC(S)TTL ICC(S)CMOS		2 3 100	mA mA μA	$\overline{CE} = VIH (0^{\circ} C \text{ to } 70^{\circ} C)$ $\overline{CE} = VIH (-40^{\circ} C \text{ to } 85^{\circ} C)$ $\overline{CE} = VCC-0.3 \text{ to } VCC+1$


Note: (1) AC power supply current above 5 MHz: 1 mA/MHz

READ OPERATION AC Characteristics

AC Testing Waveform: VIH= 2.4 Output Load: 1 TTL Lo Input Rise and Fall Times: 20 nsec Ambient Temperature: Commen

VIH = 2.4V; VIL = 0.45V; VOH = 2.0V; VOL = 0.8V 1 TTL Load + 100 pF 20 nsec Commercial (C): Tamb = 0° C to 70° C Industrial (I): Tamb = -40° C to 85° C


Parameter	imeter Sym 28C16		6A-15	28C16A-20		28C16A-25		Units	Conditions
		Min	Max	Min	Мах	Min	Мах		
Address to Output Delay	tACC		150		200		250	ns	$\overline{OE} = \overline{CE} = VIL$
CE to Output Delay	tCE		150		200		250	ns	OE = VIL
OE to Output Delay	tOE		70		80		100	ns	CE = VIL
CE or OE High to Output Float	tOFF	0	50	0	55	0	70	ns	
Output Hold from Address, \overline{CE} or \overline{OE} , whichever occurs first.	tOH	0		0		0		ns	





AC Characteristics Output	t Load: 1 ⁻ Rise/Fall Times: 20 nt Temperature: Co	TL Load	d + 100 p al (C): Ta	F mb =	H = 2.0V; VoL = 0.8V 0° C to 70° C 0° C to 85° C
Parameter	Symbol	Min	Max	Units	Remarks
Address Set-Up Time	tas	10		ns	
Address Hold Time	tAH	50		ns	
Data Set-Up Time	tDS	50		ns	
Data Hold Time	tDH	10		ns	
Write Pulse Width	twpL	100		ns	Note 1
Write Pulse High Time	twph	50		ns	
OE Hold Time	tOEH	10		ns	
OE Set-Up Time	tOES	10		ns	
Data Valid Time	tDV		1000	ns	Note 2
Write Cycle Time (28C16A)	twc		1	ms	0.5 ms typical
Write Cycle Time (28C16AF)	twc		200	μs	100µs typical

the positive edge of CE or WE, whichever occurs first.

(2) Data must be valid within 1000ns max. after a write cycle is initiated and must be stable at least until tDH after the positive edge of WE or CE, whichever occurs first.







SUPPLEMENTARY CONTROL									
Mode	CE	ŌĒ	WE	A9	Vcc	I/Oi			
Chip Clear	VIL	νн	VIL	X	Vcc				
Extra Row Read	VIL	VIL	Vін	A9 = VH	Vcc	Data Out			
Extra Row Write	*	Viн	*	A9 = VH	Vcc	Data In			
Note: VH = 12.0V ±0.5V	* Puls	sed per prog	ramming w	vaveforms.					

2

© 1990 Microchip Technology Inc.

DEVICE OPERATION

The Microchip Technology Inc 28C16A has four basic modes of operation—read, standby, write inhibit, and byte write—as outlined in the following table.

Operation Mode	CE	ŌĒ	WE	1/0
Read Standby Write Inhibit Write Inhibit Write Inhibit Byte Write Byte Clear	L H X X L	L X L X H	H X X H L efore Ea	Dout High Z High Z High Z High Z DIN ach "Write"

X = Any TTL level.

Read Mode

The 28C16A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and is used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time (tAcc) is equal to the delay from \overline{CE} to output (tcE). Data is available at the output toE after the falling edge of \overline{OE} , assuming that CE has been low and addresses have been stable for at least tAcc-tOE.

Standby Mode

The 28C16A is placed in the standby mode by applying a high signal to the \overrightarrow{CE} input. When in the standby mode, the outputs are in a high impedance state, independent of the \overrightarrow{OE} input.

Data Protection

In order to ensure data integrity, especially during critical power-up and power-down transitions, the following enhanced data protection circuits are incorporated:

First, an internal Vcc detect (3.3 volts typical) will inhibit the initiation of non-volatile programming operation when Vcc is less than the Vcc detect circuit trip. Second, there is a $\overline{\text{WE}}$ filtering circuit that prevents $\overline{\text{WE}}$ pulses of less than 10ns duration from initiating a write cycle.

Third, holding \overline{WE} or \overline{CE} high or \overline{OE} low, inhibits a write cycle during power-on and power-off (Vcc).

Write Mode

The 28C16A has a write cycle similar to that of a Static RAM. The write cycle is completely self-timed and initiated by a low going pulse on the \overline{WE} pin. On the falling edge of \overline{WE} , the address information is latched. On rising edge, the data and the control pins (\overline{CE} and \overline{OE}) are latched.

Data Polling

The 28C16A features Data polling to signal the completion of a byte write cycle. During a write cycle, an attempted read of the last byte written results in the data complement of I/O7 (I/O0 to I/O6 are indeterminable). After completion of the write cycle, true data is available. Data polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware.

Electronic Signature for Device Identification

An extra row of 32 bytes of EEPROM memory is available to the user for device identification. By raising A9 to $12V \pm 0.5V$ and using address locations 7EO to 7FF, the additional bytes can be written to or read from in the same manner as the regular memory array.


Optional Chip Clear

All data may be cleared to 1's in a chip clear cycle by raising \overline{OE} to 12 volts and bringing the \overline{WE} and \overline{CE} low. This procedure clears all data, except for the extra row.

NOTES:

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.






28C17A

16K (2K x 8) CMOS Electrically Erasable PROM

FEATURES


- Fast Read Access Time—150ns Maximum
- CMOS Technology for Low Power Dissipation
 ---30mA Active
 - -100µA Standby
- Fast Byte Write Time-200µs or 1ms
- Data Retention >10 years
- High Endurance 10⁴ Erase/Write Cycles
- Automatic Write Operation
 —Internal Control Timer
 —Auto-Clear Before Write Operation
 - -On-Chip Address and Data Latches
- Data Polling
- Ready/Busy
- Chip Clear Operation
- Enhanced Data Protection
 - -Vcc Detector
 - -Pulse Filter
 - -Write Inhibit
- · Electronic Signature for Device Identification
- 5-Volt-Only Operation
- Available for Extended Temperature Ranges:
 - ---Commercial: 0° C to 70° C
 - ---Industrial: -40° C to 85° C
 - -Military *: -55° C to 125° C



DESCRIPTION

The Microchip Technology Inc 28C17A is a CMOS 16K non-volatile electrically Erasable and Programmable Read Only Memory. The 28C17A is accessed like a static RAM for the read or write cycles without the need of external components. During a "byte write", the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. To determine when the write cycle is complete, the user has a choice of monitoring the Ready/Busy output or using Data polling. The Ready/Busy pin is an open drain output, which allows easy configuration in wired-or systems. Alternatively, Data polling allows the user to read the location last written to when the write operation is complete. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are required. A complete family of packages is offered to provide the utmost flexibility in applications.

* See military data sheet DS60036.



Preliminary Information

© 1990 Microchip Technology Inc. DS11127B-1

PIN FUNCTION TABLE							
Name	Function						
A0 - A10	Address Inputs						
CE	Chip Enable						
OE	Output Enable						
WE	Write Enable						
I/O0 - I/O7	Data Inputs/Outputs						
RDY/Busy	Ready/Busy						
Vcc	+5V Power Supply						
Vss	Ground						
NC	No Connect; No Internal						
	Connection						
NU	Not Used; No External						
	Connection is Allowed						

ELECTRICAL CHARACTERISTICS MAXIMUM RATINGS*

Vcc and input voltages w.r.t. Vss	0.6V to + 6.25V
Voltage on OE w.r.t. Vss	0.6V to +13.5V
Voltage on A9 w.r.t. Vss	0.6V to +13.5V
Output Voltage w.r.t. Vss	-0.6V to Vcc+0.6V
Storage temperature	65° C to 125° C
Ambient temp. with power applied	50° C to 95° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ /	WRITE	OPER	TION
DC Cha	racteris	stics	

Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1" Logic "0"	Vi∺ Vi∟	2.0 -0.1	Vcc+1 0.8	v v	
Input Leakage	54 - 12 ¹	lu	-10	10	μA	VIN = -0.1V to VCC+1
Input Capacitance		Cin		10	pF	VIN = 0V; Tamb = 25° C; f = 1 MHz
Output Voltages	Logic "1" Logic "0"	Vон Vol	2.4	0.45	V V	loh = -400μA lol = 2.1mA
Output Leakage		ILO	-10	10	μΑ	Vour = -0.1V to Vcc+0.1V
Output Capacitance		Соит		12	pF	Vin = 0V; Tamb = 25° C; f = 1 MHz
Power Suppy Current, Active	TTL input	licc		30	mA	f = 5 MHz (Note 1) Vcc = 5.5V;
Power Supply Current, Standby	TTL input TTL input CMOS input	ICC(S)TTL ICC(S)TTL ICC(S)CMOS		2 3 100	mA mA μA	$\overline{\frac{CE}{E}} = VIH (0^{\circ} C to 70^{\circ} C)$ $\overline{CE} = VIH (-40^{\circ} C to 85^{\circ} C)$ $\overline{CE} = VCC-0.3 to VCC+1$


Note: (1) AC power supply current above 5 MHz: 1 mA/MHz

READ OPERATION AC Characteristics

AC Testing Waveform: VIH = 2.4 Output Load: 1 TTL Lo Input Rise and Fall Times: 20 nsec Ambient Temperature: Commer


VIH = 2.4V; VIL = 0.45V; VOH = 2.0V; VOL = 0.8V 1 TTL Load + 100 pF s: 20 nsec Commercial (C): Tamb = 0° C to 70° C Industrial (I): Tamb = -40° C to 85° C


Parameter	Sym	28C1	7A-15	28C1	7 A-20	28C1	7A-25	Units	Conditions
		Min	Max	Min	Мах	Min	Мах		
Address to Output Delay	tACC		150		200		250	ns	OE = CE = VIL
CE to Output Delay	tCE		150		200		250	ns	OE = VIL
OE to Output Delay	tOE		70		80		100	ns	CE = VIL
CE or OE High to Output Float	tOFF	0	50	0	55	0	70	ns	
Output Hold from Address, \overline{CE} or \overline{OE} , whichever occurs first.	tон	0		0		0		ns	




BYTE WRITE AC Characteristics	AC Testing W Output Load: Input Rise/Fal Ambient Temp	1 1 I Times: 20 perature: Co	TL Load	l + 100 p Il (C): Ta	F mb =	H = 2.0V; Vo∟ = 0.8V 0° C to 70° C 0° C to 85° C
Parameter		Symbol	Min	Max	Units	Remarks
Address Set-Up Time		tas	10		ns	<i>i</i>
Address Hold Time		tAH	50		ns	
Data Set-Up Time	· · · · · · · · · · · · · · · · · · ·	tDS	50		ns	
Data Hold Time		tDH	10		ns	
Write Pulse Width		tWPL	100		ns	Note 1
Write Pulse High Time		twph	50		ns	
OE Hold Time		tOEH	10		ns	
OE Set-Up Time		tOES	10		ns	
Data Valid Time		tov		1000	ns	Note 2
Time to Device Busy		tDB		50	ns	-
Write Cycle Time (28C17A)		twc		1	ms	0.5 ms typical
Write Cycle Time (28C17AF)		twc		200	μs	100µs typical

the positive edge of CE or WE, whichever occurs first.
(2) Data must be valid within 1000ns max. after a write cycle is initiated and must be stable at least until tDH after the positive edge of WE or CE, whichever occurs first.







	CE	ŌĒ	WE	A9	Vcc	I/Oi					
Clear	VIL	Vн	VIL	X	Vcc						
Row Read	VIL	VIL	Vн	A9 = VH	Vcc	Data Out					
Row Write	*	ViH	*	A9 = VH	Vcc	Data In					
	*		*	A9 = VH							

2

© 1990 Microchip Technology Inc.

DEVICE OPERATION

The Microchip Technology Inc 28C17A has four basic modes of operation—read, standby, write inhibit, and byte write—as outlined in the following table.

Operation Mode	ĈĒ	ŌE	WE	I/O	Rdy/Busy(1)		
Read Standby Write Inhibit Write Inhibit Write Inhibit Byte Write	L X X I I L	LXXLXI	H×××H-	Dout High Z High Z High Z High Z DIN	H H		
Byte Clear	Automatic Before Each "Write"						

Note: (1) Open drain output.

(2) X = Any TTL level.

Read Mode

The 28C17A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and is used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time (tAcc) equal to the delay from \overline{CE} to output (tCE). Data is available at the output toE after the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least tACC-tOE.

Standby Mode

The 28C17A is placed in the standby mode by applying a high signal to the \overrightarrow{CE} input. When in the standby mode, the outputs are in a high impedance state, independent of the \overrightarrow{OE} input.

Data Protection

In order to ensure data integrity, especially during critical power-up and power-down transitions, the following enhanced data protection circuits are incorporated:

First, an internal Vcc detect (3.3 volts typical) will inhibit the initiation of non-volatile programming operation when Vcc is less than the Vcc detect circuit trip. Second, there is a $\overline{\text{WE}}$ filtering circuit that prevents $\overline{\text{WE}}$ pulses of less than 10ns duration from initiating a write cycle.

Third, holding \overline{WE} or \overline{CE} high or \overline{OE} low, inhibits a write cycle during power-on and power-off (Vcc).

Write Mode

The 28C17A has a write cycle similar to that of a Static RAM. The write cycle is completely self-timed and initiated by a low going pulse on the \overline{WE} pin. On the falling edge of \overline{WE} , the address information is latched. On rising edge, the data and the control pins (\overline{CE} and \overline{OE}) are latched. The Ready/Busy pin goes to a logic low level indicating that the 28C17A is in a write cycle which signals the microprocessor host that the system bus is free for other activity. When Ready/Busy goes back to a high, the 28C17A has completed writing and is ready to accept another cycle.

Data Polling

The 28C17A features Data polling to signal the completion of a byte write cycle. During a write cycle, an attempted read of the last byte written results in the data complement of I/O7 (I/O0 to I/O6 are indeterminable). After completion of the write cycle, true data is available. Data polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware.

Electronic Signature for Device Identification

An extra row of 32 bytes of EEPROM memory is available to the user for device identification. By raising A9 to $12V \pm 0.5V$ and using address locations 7EO to 7FF, the additional bytes can be written to or read from in the same manner as the regular memory array.

Optional Chip Clear

All data may be cleared to 1's in a chip clear cycle by raising \overrightarrow{OE} to 12 volts and bringing the \overrightarrow{WE} and \overrightarrow{CE} low. This procedure clears all data, except for the extra row.


2

í

NOTES:

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.






28C17A DICE FORM

16K (2K x 8) CMOS Electrically Erasable PROM


FEATURES

- 250ns Access Time
- CMOS Technology for Low Power Dissipation
 ---30mA Active
 - -100µA Standby
- Fast Byte Write Time—1ms
- Automatic Write Operation
 —Internal Control Timer
 —Auto-Clear Before Write Operation
 One Object Address and Data Laters
 - -On-Chip Address and Data Latches
- Data Polling
- Ready/Busy
- Chip Clear Operation
- Enhanced Data Protection
 ---Vcc Detector
- -Pulse Filter
- -Write Inhibit
- · Electronic Signature for Device Identification
- 5-Volt-Only Operation
- Commercial Temperature Range: — 0° C to 70° C
- · Available in Wafer Form or Waffle Pack



DESCRIPTION

The Microchip Technology Inc 28C17A is a CMOS 16K non-volatile electrically Erasable and Programmable Read Only Memory. The 28C17A is accessed like a static RAM for the read or write cycles without the need of external components. During a "byte write", the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. To determine when the write cycle is complete, the user has a choice of monitoring the Ready/Busy output or using Data polling. The Ready/Busy pin is an open drain output, which allows easy configuration in wired-or systems. Alternatively, Data polling allows the user to read the location last written to when the write operation is complete. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are required.



Preliminary Information

2

28C17A DICE FORM

PIN FUNCTION TABLE								
Name Function								
A0 - A10 CE OE WE I/O0 - I/O7 RDY/Busy Vcc Vss NC	Address Inputs Chip Enable Output Enable Write Enable Data Inputs/Outputs Ready/Busy +5V Power Supply Ground No Connect; No Internal Connection							

ELECTRICAL CHARACTERISTICS Maximum Ratings*

Vcc and input voltages w.r.t. Vss	
Voltage on OE w.r.t. Vss	0.6V to +13.5V
Voltage on A9 w.r.t. Vss	0.6V to +13.5V
Output Voltage w.r.t. Vss	0.6V to Vcc+0.6V
Storage temperature	65° C to 125° C
Ambient temp. with power applied	50° C to 95° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ / WRITE OPERATION DC Characteristics					+5V ±1 ercial:	0% Tamb= 0° C to 70° C	
Parameter	Status	Symbol	Min	Max	Units	Conditions	
Input Voltages	Logic "1" Logic "0"	ViH ViL	2.0 -0.1	Vcc+1 0.8	V V		
Input Leakage		lu I	-10	10	μΑ	VIN = -0.1V to VCC+1	
Input Capacitance		Cin		10	pF	VIN = 0V; Tamb = 25° C; f = 1 MHz	
Output Voltages	Logic "1" Logic "0"	Vон Vol	2.4	0.45	v v	Юн = -400µA ЮL = 2.1mA	
Output Leakage		ILO	-10	10	μA	Vour = -0.1V to Vcc+0.1V	
Output Capacitance		Соит		12	pF	Vin = 0V; Tamb = 25° C; f = 1 MHz	
Power Suppy Current, Active	TTL input	ICC		30	mA	f = 5 MHz (Note 1) Vcc = 5.5V;	
Power Supply Current, Standby	TTL input CMOS input	ICC(S)TTL ICC(S)CMOS		2 100	mA μA	$\overline{\underline{CE}} = VIH$ $\overline{CE} = Vcc-0.3 \text{ to } Vcc+1$	


Note: (1) AC power supply current above 5 MHz: 1 mA/MHz

28C17A DICE FORM

READ OPERATION AC Characteristics

AC Testing Waveform: Output Load: Input Rise and Fall Times: Ambient Temperature: VIH= 2.4V; VIL= 0.45V; VOH = 2.0V; VOL = 0.8V 1 TTL Load + 100 pF 20 nsec Commercial: Tamb = 0° C to 70° C


Parameter	Sym	28C17A-25		Units	Conditions
		Min	Max		
Address to Output Delay	tACC		250	ns	OE = CE = VIL
CE to Output Delay	tCE		250	ns	OE = VIL
OE to Output Delay	tOE		100	ns	CE = VIL
CE or OE High to Output Float	tOFF	0	70	ns	
Output Hold from Address, CE or OE, whichever occurs first.	tон	0		ns	



BYTE WRITE AC Characteristics	Output Loa	d: Fall Times:	VIH = 2.4V; VIL = 0.45V; VOH = 2.0V; VOL = 0.8V 1 TTL Load + 100 pF 20 nsec Commercial: Tamb = 0°C to 70°C				
Parameter	Symbol	Min	Max	Units	Remarks		
Address Set-up Time	tas	50		ns			
Address Hold Time	tan	100		ns			
Data Set-Up Time	tos	100		ns			
Data Hold Time	tDH	50		ns			
Write Pulse Width	tWPL	100		ns	Note 1		
Write Pulse High Time	twph	50		ns			
OE Hold Time	TOEH	10		ns			
OE Set-Up Time	tOES	10		ns			
Data Valid Time	tov	-	1000	ns	Note 2		
Time to Device Busy	tDB	-	50	ns			
Write Cycle Time (28C17A)	twc	-	1	ms	0.5 ms typical		


Note: (1) A write cycle can be initiated CE or WE going low, whichever occurs last. The data is latched on the positive edge of CE or WE, whichever occurs first.


(2) Data must be valid within 1000ns max. after a write cycle is initiated and must be stable at least until tDH after the positive edge of WE or CE, whichever occurs first.



28C17A DICE FORM

2





SUPPLEMENTARY CONTROL							
Mode	CE	ŌĒ	WE	A9	Vcc	I/OI	
Chip Clear	VIL	Vн	VIL	X	Vcc		
Extra Row Read	VIL	VIL	VIH	A9 = VH	Vcc	Data Out	
Extra Row Write	*	νн	*	A9 = VH	Vcc	Data In	
Note: VH = 12.0V ±0.5V	* Puls	sed per prog	ramming w	aveforms.		-	

© 1990 Microchip Technology Inc.

28C17A DICE FORM

DEVICE OPERATION

The Microchip Technology Inc 28C17A has four basic modes of operation—read, standby, write inhibit, and byte write—as outlined in the following table.

Operation Mode	ĈĒ	ŌE	WE	I/O	Rdy/Busy(1)	
Read	L	Ľ	н	DOUT	H	
Standby	н	х	X	High Z	Н	
Write Inhibit	н	х	X	High Z	Н	
Write Inhibit	X	L	X	High Z	н	
Write Inhibit	Х	Х	н	High Z	Н	
Byte Write	L	н	·L	DIN	L	
Byte Clear	Automatic Before Each "Write"					

Note: (1) Open drain output.

(2) X = Any TTL level.

Read Mode

The 28C17Å has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and is used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time (tAcc) equal to the delay from \overline{CE} to output (tcE). Data is available at the output toE after the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least tAcc-toE.

Standby Mode

The 28C17A is placed in the standby mode by applying a high signal to the \overrightarrow{CE} input. When in the standby mode, the outputs are in a high impedance state, independent of the \overrightarrow{OE} input.

Data Protection

In order to ensure data integrity, especially during critical power-up and power-down transitions, the following enhanced data protection circuits are incorporated:

First, an internal Vcc detect (3.3 volts typical) will inhibit the initiation of non-volatile programming operation when Vcc is less than the Vcc detect circuit trip. Second, there is a $\overline{\text{WE}}$ filtering circuit that prevents $\overline{\text{WE}}$ pulses of less than 10ns duration from initiating a write cycle.

Third, holding \overline{WE} or \overline{CE} high or \overline{OE} low, inhibits a write cycle during power-on and power-off (Vcc).

Write Mode

The 28C17A has a write cycle similar to that of a Static RAM. The write cycle is completely self-timed and initiated by a low going pulse on the WE pin. On the falling edge of WE, the address information is latched. On rising edge, the data and the control pins (\overline{CE} and \overline{OE}) are latched. The Ready/Busy pin goes to a logic low level indicating that the 28C17A is in a write cycle which signals the microprocessor host that the system bus is free for other activity. When Ready/Busy goes back to a high, the 28C17A has completed writing and is ready to accept another cycle.

Data Polling

The 28C17A features Data polling to signal the completion of a byte write cycle. During a write cycle, an attempted read of the last byte written results in the data complement of I/O7 (I/O0 to I/O6 are indeterminable). After completion of the write cycle, true data is available. Data polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware.

Electronic Signature for Device Identification

An extra row of 32 bytes of EEPROM memory is available to the user for device identification. By raising A9 to $12V \pm 0.5V$ and using address locations 7EO to 7FF, the additional bytes can be written to or read from in the same manner as the regular memory array.

Optional Chip Clear

All data may be cleared to 1's in a chip clear cycle by raising \overline{OE} to 12 volts and bringing the \overline{WE} and \overline{CE} low. This procedure clears all data, except for the extra row.


2

NOTES:

28C17A DICE FORM

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.






<u>28C64A</u>

64K (8K x 8) CMOS Electrically Erasable PROM

FEATURES


- Fast Read Access Time—150ns Maximum
- CMOS Technology for Low Power Dissipation
 ---30mA Active
 - ---100µA Standby
- Fast Byte Write Time—200µs or 1ms
- · Data Retention >10 years
- High Endurance 10⁴ Erase/Write Cycles
- Automatic Write Operation
 —Internal Control Timer
 —Auto-Clear Before Write Operation
 - -On-Chip Address and Data Latches
- Data Polling
- Ready/Busy
- Chip Clear Operation
- Enhanced Data Protection
- -Vcc Detector
- -Pulse Filter
- ---Write Inhibit
- · Electronic Signature for Device Identification
- 5-Volt-Only Operation
- -32-Pin Chip Carrier (Leadless or Plastic)
- Available for Extended Temperature Ranges:
 - ---Commercial: 0° C to 70° C
 - ---Industrial: -40° C to 85° C
 - --Military**: -55° C to 125° C



DESCRIPTION

The Microchip Technology Inc 28C64A is a CMOS 64K non-volatile electrically Erasable and Programmable Read Only Memory. The 28C64A is accessed like a static RAM for the read or write cycles without the need of external components. During a "byte write", the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. To determine when the write cycle is complete, the user has a choice of monitoring the Ready/Busy output or using Data polling. The Ready/Busy pin is an open drain output, which allows easy configuration in wired-or systems. Alternatively, Data polling allows the user to read the location last written to when the write operation is complete. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are required. A complete family of packages is offered to provide the utmost flexibility in applications.

** See Military Data Sheet DS60003



Preliminary Information

© 1990 Microchip Technology Inc.

PIN FUNCTION TABLE						
Name	Function					
A0 - A12 CE WE I/O0 - I/O7 RDY/Busy Vcc Vss NC	Address Inputs Chip Enable Output Enable Write Enable Data Inputs/Outputs Ready/Busy +5V Power Supply Ground No Connect: No Internal					
NU	Connection Not Used; No External Connection is Allowed					

ELECTRICAL CHARACTERISTICS MAXIMUM RATINGS*

Vcc and input voltages w.r.t. Vss	0.6V to + 6.25V
Voltage on OE w.r.t. Vss	0.6V to +13.5V
Voltage on A9 w.r.t. Vss	0.6V to +13.5V
Output Voltage w.r.t. Vss	0.6V to Vcc+0.6V
Storage temperature	65° C to 125° C
Ambient temp. with power applied	50° C to 95° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ / WRITE OPERATION DC Characteristics

Vcc = +5V ±10% Commercial (C): Tamb= 0° C to 70° C Industrial (I): Tamb= -40° C to 85° C

Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1" Logic "0"	Vi∺ Vi∟	2.0 -0.1	Vcc+1 0.8	V V	
Input Leakage		İLI	-10	10	μA	VIN = -0.1V to VCC+1
Input Capacitance		Cin		10	pF	VIN = 0V; Tamb = 25° C; f = 1 MHz
Output Voltages	Logic "1" Logic "0"	Voh Vol	2.4	0.45	V V	Юн = -400µА ЮL = 2.1mA
Output Leakage		ΙLΟ	-10	10	μA	Vour = -0.1V to Vcc+0.1V
Output Capacitance		Соит		12	pF	VIN = 0V; Tamb = 25° C; f = 1 MHz
Power Suppy Current, Active	TTL input	lcc		30	mA	f = 5 MHz (Note 1) Vcc = 5.5V;
Power Supply Current, Standby	TTL input TTL input CMOS input	ICC(S)TTL ICC(S)TTL ICC(S)CMOS		2 3 100	mA mA μA	$\frac{\overline{CE}}{\overline{CE}} = \text{ViH} (0^{\circ} \text{ C to } 70^{\circ} \text{ C})$ $\frac{\overline{CE}}{\overline{CE}} = \text{ViH} (-40^{\circ} \text{ C to } 85^{\circ} \text{ C})$ $\overline{CE} = \text{Vcc-0.3 to Vcc+1}$


Note: (1) AC power supply current above 5 MHz: 2 mA/MHz

READ OPERATION AC Characteristics

AC Testing Waveform: Output Load: Input Rise and Fall Times: Ambient Temperature:

VIH= 2.4V; VIL= 0.45V; VOH = 2.0V; VOL = 0.8V 1 TTL Load + 100 pF 20 nsec Commercial (C):Tamb = 0° C to 70° C Industrial (I):Tamb = -40° C to 85° C


Parameter	Sym	28C64A-15		28C64A-20		28C64A-25		Units	Conditions
		Min	Мах	Min	Мах	Min	Max		
Address to Output Delay	tACC		150		200		250	ns	OE = CE = VIL
CE to Output Delay	tCE		150		200		250	ns	OE = VIL
OE to Output Delay	tOE		70		80		100	ns	CE = VIL
CE or OE High to Output Float	tOFF	0	50	0	55	0	70	ns	
Output Hold from Address, \overline{CE} or \overline{OE} , whichever occurs first.	tOH	0		0		0		ns	





BYTE WRITE AC Characteristics	Characteristics Output Load: Input Rise/Fall			aveform: VIH = 2.4V; VIL = 0.45V; VOH = 2.0V; VOL = 0.8V 1 TTL Load + 100 pF I Times: 20 nsec perature: Commercial (C): Tamb = 0° C to 70° C Industrial (I): Tamb = -40° C to 85° C					
Parameter		Symbol	Min	Max	Units	Remarks			
Address Set-Up Time		tas	10		ns				
Address Hold Time		tан	50		ns				
Data Set-Up Time		tDS	50		ns				
Data Hold Time		tDH	10		ns				
Write Pulse Width		tWPL	100		ns	Note 1			
Write Pulse High Time	· · · · · ·	twph	50		ns				
OE Hold Time		tOEH	10		ns				
OE Set-Up Time		tOES	10		ns				
Data Valid Time		tDV		1000	ns	Note 2			
Time to Device Busy		tDB		50	ns				
Write Cycle Time (28C64A)		twc		1	ms	0.5 ms typical			
Write Cycle Time (28C64AF)		twc		200	μs	100µs typical			

 A write cycle can be initiated CE or WE going low, whichever occurs last. The data is latched on the positive edge of CE or WE, whichever occurs first.

(2) Data must be valid within 1000ns max. after a write cycle is initiated and must be stable at least until tDH after the positive edge of WE or CE, whichever occurs first.







SUPPLEMENTARY CONTRO	L					
Mode	CE	ŌĒ	WE	A9	Vcc	I/OI
Chip Clear	VIL	Vн	VIL	X	Vcc	-
Extra Row Read	VIL	VIL	ViH	A9 = VH	Vcc	Data Out
Extra Row Write	*	ViH	*	A9 = VH	Vcc	Data In
Note: VH = 12.0V ±0.5V	* Puls	sed per prog	ramming w	aveforms.		

2

© 1990 Microchip Technology Inc.

DEVICE OPERATION

The Microchip Technology Inc 28C64A has four basic modes of operation—read, standby, write inhibit, and byte write—as outlined in the following table.

Operation Mode	ĈĒ	ŌE	WE	I/O	Rdy/Busy(1)
Read Standby Write Inhibit Write Inhibit Write Inhibit Byte Write	LHHXXL	L X X L X H	HXXXHL	Dout High Z High Z High Z High Z DIN	H H
Byte Clear	A	utoma	atic B	efore Ea	ch "Write"

Note: (1) Open drain output.

(2) X = Any TTL level.

Read Mode

The 28C64A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and is used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time (tACC) is equal to the delay from \overline{CE} to output (tCE). Data is available at the output toE after the falling edge of \overline{OE} , assuming that CE has been low and addresses have been stable for at least tACC-tOE.

Standby Mode

The 28C64A is placed in the standby mode by applying a high signal to the \overline{CE} input. When in the standby mode, the outputs are in a high impedance state, independent of the \overline{OE} input.

Data Protection

In order to ensure data integrity, especially during critical power-up and power-down transitions, the following enhanced data protection circuits are incorporated:

First, an internal Vcc detect (3.3 volts typical) will inhibit the initiation of non-volatile programming operation when Vcc is less than the Vcc detect circuit trip. Second, there is a $\overline{\text{WE}}$ filtering circuit that prevents $\overline{\text{WE}}$ pulses of less than 10ns duration from initiating a write cycle.

Third, holding \overline{WE} or \overline{CE} high or \overline{OE} low, inhibits a write cycle during power-on and power-off (Vcc).

Write Mode

The 28C64A has a write cycle similar to that of a Static RAM. The write cycle is completely self-timed and initiated by a low going pulse on the WE pin. On the falling edge of WE, the address information is latched. On rising edge, the data and the control pins (\overline{CE} and \overline{OE}) are latched. The Ready/Busy pin goes to a logic low level indicating that the 28C64A is in a write cycle which signals the microprocessor host that the system bus is free for other activity. When Ready/Busy goes back to a high, the 28C64A has completed writing and is ready to accept another cycle.

Data Polling

The 28C64A features Data polling to signal the completion of a byte write cycle. During a write cycle, an attempted read of the last byte written results in the data complement of I/O7 (I/O0 to I/O6 are indeterminable). After completion of the write cycle, true data is available. Data polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware.

Electronic Signature for Device Identification

An extra row of 32 bytes of EEPROM memory is available to the user for device identification. By raising A9 to $12V \pm 0.5V$ and using address locations 1FEO to 1FFF, the additional bytes can be written to or read from in the same manner as the regular memory array.

Optional Chip Clear


All data may be cleared to 1's in a chip clear cycle by raising \overline{OE} to 12 volts and bringing the \overline{WE} and \overline{CE} low. This procedure clears all data, except for the extra row.

2

NOTES:

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





28C64A


64K (8K x 8) CMOS Electrically Erasable PROM

FEATURES

- 250ns Access Time
- CMOS Technology for Low Power Dissipation
 ---30mA Active
 - -100µA Standby
- · Fast Byte Write Time-1ms
- Automatic Write Operation
 - -Internal Control Timer
 - -Auto-Clear Before Write Operation
 - -On-Chip Address and Data Latches
- Data Polling
- Ready/Busy
- Chip Clear Operation
- · Enhanced Data Protection
 - -Vcc Detector
 - -Pulse Filter
 - -Write Inhibit
- Electronic Signature for Device Identification
- 5-Volt-Only Operation
- Commercial Temperature Range: — 0° C to 70° C
- · Available in Wafer Form or Waffle Pack

DESCRIPTION

The Microchip Technology Inc 28C64A is a CMOS 64K non-volatile electrically Erasable and Programmable Read Only Memory. The 28C64A is accessed like a static RAM for the read or write cycles without the need of external components. During a "byte write", the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. To determine when the write cycle is complete, the user has a choice of monitoring the Ready/Busy output or using Data polling. The Ready/Busy pin is an open drain output, which allows easy configuration in wired-or systems. Alternatively, Data polling allows the user to read the location last written to when the write operation is complete. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are required.



© 1990 Microchip Technology Inc.

28C64A DICE FORM

PIN FUNCTION TABLE							
Name	ne Function						
<u>A0</u> - A12	Address Inputs						
CE	Chip Enable						
OE	Output Enable						
WE	Write Enable						
1/00 - 1/07	Data Inputs/Outputs						
RDY/Busy	Ready/Busy						
Vcc	+5V Power Supply						
Vss	Ground						
NU	Not Used; No External						
	Connection is Allowed						

ELECTRICAL CHARACTERISTICS MAXIMUM RATINGS*

Vcc and input voltages w.r.t. Vss	0.6V to + 6.25V
Voltage on OE w.r.t. Vss	0.6V to +13.5V
Voltage on A9 w.r.t. Vss	0.6V to +13.5V
Output Voltage w.r.t. Vss	0.6V to Vcc+0.6V
Storage temperature	65° C to 125° C
Ambient temp. with power applied.	50° C to 95° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ /	WRITE	OPER/	ATION
DC Cha	aracteris	stics	

 $V_{CC} = +5V \pm 10\%$ Commercial: Tamb= 0° C to 70° C

Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1" Logic "0"	Vih Vil	2.0 -0.1	Vcc+1 0.8	V V	:
Input Leakage		ILi	-10	10	μA	VIN = -0.1V to VCC+1
Input Capacitance		CIN		10	pF	VIN = 0V; Tamb = 25° C; f = 1 MHz
Output Voltages	Logic "1" Logic "0"	Vон Vol	2.4	0.45	V V	Юн = -400µА ЮL = 2.1mA
Output Leakage		ILO	-10	10	μA	VOUT = -0.1V to VCC+0.1V
Output Capacitance		Соит		12	pF	VIN = 0V; Tamb = 25° C; f = 1 MHz
Power Suppy Current, Active	TTL input	lcc	· ·	30	mA	f = 5 MHz (Note 1) Vcc = 5.5V;
Power Supply Current, Standby	TTL input CMOS input	ICC(S)TTL ICC(S)CMOS	•	2 100	mA μA	$\frac{\overline{CE}}{CE} = VIH$ CE = Vcc-0.3 to Vcc+1


Note: (1) AC power supply current above 5 MHz: 2 mA/MHz

READ OPERATION AC Characteristics

AC Testing Waveform: VIH = 2.4 Output Load: 1 TTL Lo Input Rise and Fall Times: 20 nsec Ambient Temperature: Commer


VIH= 2.4V; VIL= 0.45V; VOH= 2.0V; VOL = 0.8V 1 TTL Load + 100 pF 20 nsec Commercial: Tamb = 0°C to 70°C


Parameter	Sym	28C64A-25		Units	Conditions
		Min	Мах		
Address to Output Delay	tACC		250	ns	OE = CE = VIL
CE to Output Delay	tCE		250	ns	OE = VIL
OE to Output Delay	tOE		100	ns	CE = VIL
CE or OE High to Output Float	tOFF	0	70	ns	
Output Hold from Address, CE or OE, whichever occurs first.	tон	0		ns	




BYTE WRITE AC Characteristics	Output Loa Input Rise/F	AC Testing Waveform: Output Load: Input Rise/Fall Times: Ambient Temperature:		VIH = 2.4V; VIL = 0.45V; VOH = 2.0V; VOL = 0.8V 1 TTL Load + 100 pF 20 nsec Commercial: Tamb = 0°C to 70°C				
Parameter	Symbol	Min	Max	Units	Remarks			
Address Set-up Time	tas	50		ns				
Address Hold Time	tan	100		ns				
Data Set-Up Time	tDS	100		ns				
Data Hold Time	tDH	50		ns				
Write Pulse Width	tWPL	100		ns	Note 1			
Write Pulse High Time	twph	50		ns				
OE Hold Time	tOEH	10		ns				
OE Set-Up Time	tOES	10		ns	-			
Data Valid Time	tDV	-	1000	ns	Note 2			
Time to Device Busy	tDB	-	50	ns				
Write Cycle Time (28C64A)	twc	-	1	ms	0.5 ms typical			

the positive edge of CE or WE, whichever occurs first.
(2) Data must be valid within 1000ns max. after a write cycle is initiated and must be stable at least until tDH after the positive edge of WE or CE, whichever occurs first.







SUPPLEMENTARY CONTRO	DL					
Mode	CE	ŌĒ	WE	A9	Vcc	I/Oi
Chip Clear	VIL	Vн	VIL	X	Vcc	
Extra Row Read	VIL	VIL	Viн	A9 = VH	Vcc	Data Out
Extra Row Write	*	Viн	*	A9 = VH	Vcc	Data In
Note: VH = 12.0V ±0.5V	* Puls	sed per prog	ramming w	aveforms.		

2

© 1990 Microchip Technology Inc.

28C64A DICE FORM

DEVICE OPERATION

The Microchip Technology Inc 28C64A has four basic modes of operation—read, standby, write inhibit, and byte write—as outlined in the following table.

Operation Mode	CE	OE	WE	I/O	Rdy/Busy(1)
Read Standby Write Inhibit Write Inhibit Byte Write Byte Clear	L H X X L	L X L X H	H X X H L	Dout High Z High Z High Z Din	H H

Note: (1) Open drain output.

(2) X = Any TTL level.

Read Mode

The 28C64A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and is used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time (tACC) is equal to the delay from \overline{CE} to output (tCE). Data is available at the output toE after the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least tACC-tOE.

Standby Mode

The 28C64A is placed in the standby mode by applying a high signal to the \overline{CE} input. When in the standby mode, the outputs are in a high impedance state, independent of the \overline{OE} input.

Data Protection

In order to ensure data integrity, especially during critical power-up and power-down transitions, the following enhanced data protection circuits are incorporated:

First, an internal Vcc detect (3.3 volts typical) will inhibit the initiation of non-volatile programming operation when Vcc is less than the Vcc detect circuit trip.

Second, there is a $\overline{\text{WE}}$ filtering circuit that prevents $\overline{\text{WE}}$ pulses of less than 10ns duration from initiating a write cycle.

Third, holding \overline{WE} or \overline{CE} high or \overline{OE} low, inhibits a write cycle during power-on and power-off (Vcc).

Write Mode

The 28C64A has a write cycle similar to that of a Static RAM. The write cycle is completely self-timed and initiated by a low going pulse on the WE pin. On the falling edge of WE, the address information is latched. On rising edge, the data and the control pins (\overline{CE} and \overline{OE}) are latched. The Ready/Busy pin goes to a logic low level indicating that the 28C64A is in a write cycle which signals the microprocessor host that the system bus is free for other activity. When Ready/Busy goes back to a high, the 28C64A has completed writing and is ready to accept another cycle.

Data Polling

The 28C64A features Data polling to signal the completion of a byte write cycle. During a write cycle, an attempted read of the last byte written results in the data complement of I/O7 (I/O0 to I/O6 are indeterminable). After completion of the write cycle, true data is available. Data polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware.

Electronic Signature for Device Identification

An extra row of 32 bytes of EEPROM memory is available to the user for device identification. By raising A9 to $12V \pm 0.5V$ and using address locations 1FEO to 1FFF, the additional bytes can be written to or read from in the same manner as the regular memory array.

Optional Chip Clear


All data may be cleared to 1's in a chip clear cycle by raising \overline{OE} to 12 volts and bringing the \overline{WE} and \overline{CE} low. This procedure clears all data, except for the extra row.

1

NOTES:

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





SECTION 3 EPROM PRODUCT SPECIFICATIONS

27C64	64K (8K x 8) CMOS UV Erasable PROM	3-	1
27C128	128K (16K x 8) CMOS UV Erasable PROM	3-	9
27C256	256K (32K x 8) CMOS UV Erasable PROM	3-	17
27C512	512K (64K x 8) CMOS UV Erasable PROM		25
27HC64	64K (8K x 8) High Speed CMOS UV Erasable PROM	3-	33
27HC256	256K (32K x 8) High Speed CMOS UV Erasable PROM	3-	41
27HC1616	256K (16K x 16) High Speed CMOS UV Erasable PROM	3-	49
27HC641	64K (8K x 8) High Speed CMOS UV Erasable PROM	3-	57
27Cxxx	27Cxxx EPROM Family Programming Algorithm	3-	65



3-ii



<u>27C64</u>

64K (8K x 8) CMOS EPROM


FEATURES

- CMOS Technology for low power consumption --20mA Active current
 - —100µA Standby current
- Factory programming available
- Auto-insertion-compatible plastic packages
- Auto ID[™] aids automated programming
- · Separate chip enable and output enable controls
- · High speed "express" programming algorithm
- Organized 8K x 8: JEDEC standard pinouts
- -28-pin Dual-in-line package
- -32-pin Chip carrier (leadless or plastic)
- -28-pin SOIC package
- -Tape and reel
- Available for extended temperature ranges: —Commercial: 0° C to 70° C —Industrial: -40° C to 85° C
 - -Automotive: -40° C to 125° C
 - ---Military** (B): -55° C to 125° C

DESCRIPTION

The Microchip Technology Inc 27C64 is a CMOS 64K bit (electrically) Programmable Read Only Memory. The device is organized as 8K words by 8 bits (8K bytes). Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 12Ons. This very high speed device allows the most sophisticated microprocessors to run at full speed without the need for WAIT states. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are requirements.

A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC or SOIC packaging is available. Tape and reel packaging is also available for PLCC or SOIC packages. U.V. erasable versions are also available.



** See 27C64 Military Data sheet DS60011

PIN FUNCT	ION TABLE
Name	Function
A0 - A12	Address Inputs
CE	Chip Enable
CE OE	Output Enable
PGM	Program Enable
VPP	Programming Voltage
00 - 07	Data Output
Vcc	+5V Power Supply
Vss	Ground
NC	No Connection; No Internal
	Connections
NU	Not Used; No External Connection Is Allowed

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

Vcc and input voltages w.r.t. Vss	
VPP voltage w.r.t. Vss during	
programming	0.6V to +14V
Voltage on A9 w.r.t. Vss	0.6V to +13.5V
Output voltage w.r.t. Vss	-0.6V to Vcc +1.0V
Storage temperature	65° C to 150° C
Ambient temp. with power applied	65° C to 125° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


READ OPERATION DC Characteristics	Oommerc						cial: Tamb= 0° C to 70° C : Tamb= -40° C to 85° C		
Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions		
Input Voltages	all	Logic "1" Logic "0"	ViH ViL	2.0 -0.5	Vcc+1 0.8	v v			
Input Leakage	all		ILI .	-10	10	μΑ	VIN= 0 to VCC		
Output Voltages	ali	Logic "1" Logic "0"	Vон Vol	2.4	0.45	v v	Юн = -400µА ЮL = 2.1mA		
Output Leakage	all		LO	-10	10	μΑ	VOUT = 0V to VCC		
Input Capacitance	all		CIN		6	pF	VIN = 0V; Tamb = 25° C; f = 1MHz		
Output Capacitance	all	· .	COUT		12	pF	Vout = 0V;Tamb= 25° C f = 1MHz		
Power Suppy Current, Active	S X	TTL input TTL input	ICC1 ICC2		20 25	mA mA	$\label{eq:VCC} \begin{array}{l} VCC = 5.5V; \ VPP = VCC; \\ \hline f = 1MHz; \\ \hline OE = CE = VIL; \\ lout = 0mA; \\ VIL = -0.1 \ to \ 0.8 \ V; \\ VIH = 2.0 \ to \ VCC; \\ Note 1 \end{array}$		
Power Supply Current, Standby	S X all	TTL input. TTL input CMOS input	ICC(S)		2 3 100	mA mA μA	CE = Vcc ±0.2V		
IPP Read Current VPP Read Voltage	all all	Read Mode Read Mode	IPP VPP	Vcc-0.7	100 Vcc	μA V	VPP = 5.5V Note 2		

* Parts: S = Standard Power; X = Extended Temp. Range;

Notes: (1) AC Power component above 1MHz: 8mA up to maximum frequency.

(2) Vcc must be applied before VPP, and be removed simultaneously or after VPP.

READ OPERATION AC Characteristics		AC Testing Waveform: Output Load: I TTL Load + 100 pF Input Rise and Fall Times: 10nsec Ambient Temperature: Commercial: Tamb = 0° C to 70° C Industrial: Tamb = -40° C to 125° C											0° C 5° C
Parameter	Sym	2706	7C64-12 27C64-15 2				64-17	270	64-20	27C	64-25	Units	Conditions
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Address to Output Delay	tACC		120		150		170		200		250	ns	CE = OE = VIL
CE to Output Delay	tCE		120		150		170		200		250	ns	OE = VIL
OE to Output Delay	tOE		65		70		70		75		100	ns	CE = VIL
CE or OE to O/P High Impedance	tOFF	0	50	0	50	0	50	0	55	0	60	ns	
Output Hold from Address CE or OE, whichever occurs first	tон	0		0		0		0		0		ns	




PROGRAMMING DC Characteristics	Ambient Temperature: Tamb = 25° C \pm 5° C Vcc = 6.5V \pm 0.25V, VPP = VH = 13.0V \pm 0.25V									
Parameter	Status	Symbol	Min	Max	Units	Conditions				
Input Voltages	Logic "1" Logic "0"	ViH ViL	2.0 -0.1	Vcc+1 0.8	< <					
Input Leakage		lu I	-10	10	μA	VIN = 0V to VCC				
Output Voltages	Logic "1" Logic "0"	Voh Vol	2.4	0.45	V	Юн = -400µA ЮL = 2.1mA				
VCC Current, program & verify		ICC2		20	mA	Note 1				
VPP Current,program		IPP2		25	mA	Note 1				
A9 Product Identification		Vн	11.5	12.5	V					

Note: (1) Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP

PROGRAMMING AC Testing Waveform: VIH = 2.4 V and VIL = 0.45 V; VOH = 2.0 V; VOL = 0.8 V AC Characteristics 0 utput Load: 1 TTL Load + 100 pF for Program, Program Verify Ambient Temperature: Tamb = 25° C ±5° C Vcc = 6.5V ± 0.25V, VPP = VH = 13.0V ± 0.25V												
Parameter		Symbol	Min	Max	Units	Remarks						
Address Set-Up Time		tas	2		μs							
Data Set-Up Time		tDS	2		μs							
Data Hold Time		tDH	2		μs							
Address Hold Time		tан	0		μs							
Float Delay (2)	1. A.	tDF	0	130	ns							
Vcc Set-Up Time		tvcs	2		μs							
Program Pulse Width (1)		tPW	95	105	μs	100µs typical						
CE Set-Up Time		tCES	2		μs	nen en						
OE Set-Up Time		tOES	2		μs	an an an an an an an an an an an an an a						
VPP Set-Up Time		tvps	2		μs							
Data Valid from OE	· · · · · · ·	tOE		100	ns							

Notes: (1) For express algorithm, initial programming width tolerance is $100 \mu sec \pm 5\%$.

(2) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).



MODES

Operation Mode	CE	ŌĒ	PGM	VPP	A 9	00 - 07
Read Program Program Verify Program Inhibit Standby Output Disable Identity	VIL VIL VIH VIH VIL VIL	VIL VIH X X VIH VIL	VIH VIL VIH X VIH VIH	Vcc VH VH Vcc Vcc Vcc	× × × × × × × ×	Dout Din Dout High Z High Z High Z Identity Code

X = Don't Care

Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- a) the \overline{CE} pin is low to power up (enable) the chip
- b) the OE pin is low to gate the data to the output pins.

For Read operations, if the addresses are stable, the address access time (tACC) is equal to the delay from \overline{CE} to output (tCE). Data is transferred to the output after a delay from the falling edge of \overline{OE} (tOE).

27C64

Standby Mode

The standby mode is defined when the \overline{CE} pin is high (VIH) and a program mode is not defined.

When these condition are met, the supply current will drop from 20mA to 100μ A.

Output Enable

This feature eliminates bus contention in multiple bus microprocessor systems and the outputs go to a high impedance when the following condition is true:

• The OE pin is high and a program is not defined.

Erase Mode (U.V. Windowed Versions)

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all 1's state as a result of being exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000 μ W/cm² for approximately 20 minutes.

Programming Mode

The express algorithm has been developed to improve on the programming throughput times in a production environment. Up to 10 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the express algorithm is shown in Figure 1.

Programming takes place when:

- a) Vcc is brought to proper voltage,
- b) VPP is brought to proper VH level,
- c) the CE pin is low,
- d) the OE pin is high, and
- e) the PGM pin is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0-A12 and the data to be programmed is presented to pins O0-O7. When data and address are stable, \overline{OE} is high, \overline{CE} is low and a low-going pulse on the PGM line programs that location.

<u>Verify</u>

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- a) Vcc is at the proper level,
- b) VPP is at the proper VH level,
- c) the CE line is low,
- d) the PGM line is high, and
 - e) the OE line is low.

<u>Inhibit</u>

When programming multiple devices in parallel with different data, only \overline{CE} or \overline{PGM} need be under separate control to each device. By pulsing the \overline{CE} or \overline{PGM} line low on a particular device in conjunction with the \overline{PGM} or \overline{CE} line low, that device will be programmed; all other devices with \overline{CE} or \overline{PGM} held high will not be programmed with the data, although address and data will be available on their input pins (i.e., when a high level is present on \overline{CE} or \overline{PGM}); and the device is inhibited from programming.


Identity Mode

In this mode specific data is outputted which identifies the manufacturer as Microchip Technology Inc and device type. This mode is entered when Pin A9 is taken to VH (11.5V to 12.5V). The \overline{CE} and \overline{OE} lines must be at VIL. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin —	Input	Output									
Identity	A 0	0 7	0 6	0 5	0 4	0 3	0 2	0 1	00	H e x	
Manufacturer Device Type*		0 0	0 0	1 0	0 0	1 0	0 0	0 1	1 0	29 02	


* Code subject to change.

3



SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





27C128

128K (16K x 8) CMOS EPROM

FEATURES


- High speed performance
 —120ns Maximum access time
- CMOS Technology for low power consumption -20mA Active current
 - -100µA Standby current
- Factory programming available
- Auto-insertion-compatible plastic packages
- Auto ID[™] aids automated programming
- Separate chip enable and output enable controls
- High speed "express" programming algorithm
- Organized 16K x 8: JEDEC standard pinouts
- -28-pin Dual-in-line package

- -Tape and reel
- Available for extended temperature ranges:
 - -Commercial: 0° C to 70° C
 - -Industrial: -40° C to 85° C
 - ---Automotive: -40° C to 125° C ---Military**(B): -55° C to 125° C

DESCRIPTION

The Microchip Technology Inc 27C128 is a CMOS 128K bit (electrically) Programmable Read Only Memory. The device is organized as 16K words by 8 bits (16K bytes). Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 120ns. This very high speed device allows the most sophisticated microprocessors to run at full speed without the need for WAIT states. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are requirements.

A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC or SOIC packaging is available. Tape and reel packaging is also available for PLCC or SOIC packages. UV erasable versions are also available.



** See 27C128 Military Data sheet DS60012

© 1990 Microchip Technology Inc.

PIN FUNCTIO	PIN FUNCTION TABLE							
Name	Function							
A0 - A13 CE OE PGM VPP O0 - O7 Vcc Vss NC NU	Address Inputs Chip Enable Output Enable Program Enable Programming Voltage Data Output +5V Power Supply Ground No Connection; No Internal Connections Not Used: No External							

ELECTRICAL CHARACTERISTICS Maximum Ratings*

Vcc and input voltages w.r.t. Vss	0.6V to +7.25V
VPP voltage w.r.t. Vss during	
programming	0.6V to +14V
Voltage on A9 w.r.t. Vss	0.6V to +13.5V
Output voltage w.r.t. Vss	-0.6V to Vcc + 1V
Storage temperature	65° C to 150° C
Ambient temp. with power applied	65° C to 125° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION DC Characteristics


Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions		
Input Voltages	all	Logic "1" Logic "0"	VIH VIL	2.0 -0.5	Vcc+1 0.8	v v			
Input Leakage	all		ILI .	-10	10	μΑ	VIN = 0 to VCC		
Output Voltages	all	Logic "1" Logic "0"	Vон Vol	2.4	0.45	v v	Юн = -400µА ЮL = 2.1mA		
Output Leakage	all		ILO	-10	10	μΑ	VOUT = 0V to VCC		
Input Capacitance	all		Cin	· .	6	pF	VIN = 0V; Tamb = 25° C; f = 1MHz		
Output Capacitance	all		COUT		12	pF	Vout = 0V;Tamb= 25° C; f = 1MHz		
Power Suppy Current, Active	S X	TTL input TTL input	ICC1 ICC2		20 25	mA mA	$\label{eq:VC} \begin{array}{l} Vcc = 5.5V; \mbox{ VPP} = Vcc; \\ \hline f = 1MHz; \\ \hline OE = CE = VIL; \\ lout = 0mA; \\ VIL = -0.1 \ to \ 0.8 \ V; \\ VIH = 2.0 \ to \ Vcc; \end{array}$		
Power Supply Current, Standby	S X all	TTL input TTL input CMOS input	ICC(S)		2 3 100	mA mA μA	Note 1 $\overline{CE} = Vcc \pm 0.2V$		
IPP Read Current VPP Read Voltage	all all	Read Mode Read Mode	IPP VPP	Vcc-0.7	100 Vcc	μA V	VPP = 5.5V Note 2		

* Parts: S = Standard Power; X = Extended Temp. Range;

Notes: (1) AC Power component above 1MHz: 8mA up to maximum frequency.

(2) Vcc must be applied before VPP, and be removed simultaneously or after VPP.

READ OPERATION AC Characteristics		AC Testing Waveform: Output Load: Input Rise and Fall Times: Ambient Temperature:							VIH= 2.4V and VIL= 0.45V; VOH= 2.0V VOL=0 1 TTL Load + 100pF 10nsec Commercial: Tamb = 0° C to 70° C Industrial: Tamb = -40° C to 85° C Automotive: Tamb = -40° C to 125° C				
Parameter	Sym	27C1	28-12	27C1	28-15	27C1	28-17	27C1	28-20	27C1	28-25	Units	Conditions
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Address to Output Delay	tACC		120		150		170		200		250	ns	$\overline{CE} = \overline{OE} = VIL$
CE to Output Delay	tCE		120		150		170		200		250	ns	OE = VIL
OE to Output Delay	tOE		65		70		70		75		100	ns	CE = VIL
CE or OE to O/P High Impedance	toff	0	50	0	50	0	50	0	55	0	60	ns	
Output Hold from Address CE or OE, whichever occurs first	tон	0		0		0	r	0		0		ns	



© 1990 Microchip Technology Inc.

DS11003F-3

27C128


PROGRAMMING DC Characteristics	Ambient Temperature: Tamb = 25° C \pm 5° C Vcc = 6.5V \pm 0.25V, VPP = 13.0V \pm 0.25V								
Parameter	Status	Symbol	Min	Max	Units	Conditions			
Input Voltages	Logic "1" Logic "0"	Vih Vil	2.0 -0.1	Vcc+1 0.8	V V				
Input Leakage		ILI	-10	10	μA	VIN = 0V to VCC			
Output Voltages	Logic "1" Logic "0"	Vон Vol	2.4	0.45	v v	юн = -400µА юс = 2.1mA			
Vcc Current, program & verify		ICC2		20	mA	Note 1			
VPP Current,program		IPP2		25	mA	Note 1			
A9 Product Identification	<u></u>	Ун	11.5	12.5	V				

Note: (1) Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP

PROGRAMMING AC Testing Waveform: VIH = 2.4 V and VIL = 0.45 V; VOH = 2.0 V; VOL = 0.8 V AC Characteristics Output Load: 1 TTL Load + 100 pF for Program, Program Verify Ambient Temperature: Tamb = $25^{\circ} C \pm 5^{\circ} C$ and Program Inhibit Modes $VCC = 6.5V \pm 0.25V$, $VPP = 13.0V \pm 0.25V$ Parameter Symbol Min Max Units Remarks Address Set-Up Time 2 tAS μs 2 Data Set-Up Time tDS μs Data Hold Time tDН 2 μs Address Hold Time 0 tAΗ μs Float Delay (2) tDF 0 130 ns 2 Vcc Set-Up Time tvcs μs Program Pulse Width (1) 95 105 tPW μs 100µs typical CE Set-Up Time **t**CES 2 μs OE Set-Up Time **tOES** 2 μs **VPP Set-Up Time t**VPS 2 μs Data Valid from OE tOE 100 ns

Notes: (1) For express algorithm, initial programming width tolerance is $100 \mu sec \pm 5\%$.

(2) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).



MODES

Operation Mode	CE	ŌĒ	PGM	VPP	A 9	00 - 07
Read Program Program Verify Program Inhibit Standby Output Disable Identity	VIL VIL VIH VIH VIL VIL	VIL VIH VIL X VIH VIL	VIH VIL VIH X VIH VIH	Vcc VH VH Vcc Vcc Vcc	X	Dout Din Dout High Z High Z High Z Identity Code

X = Don't Care

Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- a) the \overline{CE} pin is low to power up (enable) the chip
- b) the $\overline{\text{OE}}$ pin is low to gate the data to the output pins.

For Read operations, if the addresses are stable, the address access time (tACC) is equal to the delay from \overline{CE} to output (tCE). Data is transferred to the output after a delay from the falling edge of \overline{OE} (tOE).

3

<u>27C128</u>

Standby Mode

The standby mode is defined when the \overline{CE} pin is high (VIH) and a program mode is not defined.

When these condition are met, the supply current will drop from 20mA to 100μ A.

Output Enable

This feature eliminates bus contention in multiple bus microprocessor systems and the outputs go to a high impedance when the following condition is true:

• The OE pin is high and a program is not defined.

Erase Mode (U.V. Windowed Versions)

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all 1's state as a result of being exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000 μ W/cm² for approximately 20 minutes.

Programming Mode

The express algorithm has been developed to improve on the programming throughput times in a production environment. Up to 10 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the express algorithm is shown in Figure1.

Programming takes place when:

- a) Vcc is brought to proper voltages,
- b) VPP is brought to proper VH level,
- c) the CE pin is low,
- d) the OE pin is high, and
- e) the PGM pin is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0-A13 and the data to be programmed is presented to pins O0-O7. When data and address are stable, \overline{CE} is low and a low-going pulse on the \overline{PGM} line programs that location.

<u>Verify</u>

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- a) Vcc is at the proper level,
- b) VPP is at the proper VH level,
- c) the CE line is low,
- d) the PGM line is high, and
- e) the OE line is low.

<u>Inhibit</u>

When programming multiple devices in parallel with different data, only \overline{CE} or \overline{PGM} need be under separate control to each device. By pulsing the \overline{CE} or \overline{PGM} line low on a particular device in conjunction with the \overline{PGM} or \overline{CE} line low, that device will be programmed; all other devices with \overline{CE} or \overline{PGM} held high will not be programmed with the data, although address and data will be available on their input pins (i.e., when a high level is present on \overline{CE} or \overline{PGM}); and the device is inhibited from programming.

Identity Mode


In this mode specific data is outputted which identifies the manufacturer as Microchip Technology Inc and device type. This mode is entered when Pin A9 is taken to VH (11.5V to 12.5V). The \overline{CE} and \overline{OE} lines must be at VIL. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin —►	Input	Output								
Identity	A0	0 7	0 6	0 5	0 4	0 3	0 2	0 1	0	H e x
Manufacturer Device Type*	VIL VIH	0 1	0 0	1 0	0 0	1 0	0 0	0 1	1	29 83

* Code subject to change.


27C128

3



SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





27C256

256K (32K x 8) CMOS EPROM

FEATURES

- High speed performance —120ns maximum access time
- CMOS Technology for low power consumption --20mA Active current
 - -100µA Standby current
- Factory programming available
- Auto-insertion-compatible plastic packages
- Auto ID[™] aids automated programming
- Separate chip enable and output enable controls
- High speed "express" programming algorithm
 Organized 32K x 8: JEDEC standard pinouts
- -28-pin Dual-in-line package


 - —28-pin SOIC package
 - -Tape and reel
- Available for extended temperature ranges: —Commercial: 0° C to 70° C —Industrial: -40° C to 85° C
 - -Automotive: -40° C to 85° C

 - ---Military** (B): -55° C to 125° C

DESCRIPTION

The Microchip Technology Inc 27C256 is a CMOS 256K bit (electrically) Programmable Read Only Memory. The device is organized as 32K words by 8 bits (32K bytes). Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 120ns. This very high speed device allows the most sophisticated microprocessors to run at full speed without the need for WAIT states. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are requirements.

A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC or SOIC packaging is available. Tape and reel packaging is also available for PLCC or SOIC packages. UV erasable versions are also available.



** See 27C256 Military Data sheet DS60013

PIN FUNCTION TABLE							
Name	Function						
<u>A0</u> - A14 CE	Address Inputs Chip Enable						
E	Output Enable						
VPP	Programming Voltage						
00 - 07	Data Output						
Vcc	+5V Power Supply						
Vss	Ground						
NC	No Connection;						
NU	No Internal Connection Not Used; No External Connection is Allowed						

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

Vcc and input voltages w.r.t. Vss.	
VPP voltage w.r.t. Vss during	
programming	0.6V to +14.0V
Voltage on A9 w.r.t. Vss	
Output voltage w.r.t. Vss	-0.6V to Vcc + 1.0V
Storage temperature	65° C to 150° C
Ambient temp. with power applied	65° C to 125° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION DC Characteristics

VCC = +5V ±10% Commercial: Tamb= 0° C to 70° C Industrial: Tamb= -40° C to 85° C Automotive: Tamb= -40° C to 125° C


Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	all	Logic "1"	Viн	2.0	Vcc+1	V	
		Logic "0"	ViL	-0.5	0.8	V	
Input Leakage	all		lu	-10	10	μA	VIN= 0 to VCC
Output Voltages	all	Logic "1"	Vон	2.4		v	Юн = -400µА
		Logic "0"	Vol		0.45	V	IOL = 2.1mA
Output Leakage	all		Ilo	-10	10	μΑ	VOUT = 0V to VCC
Input Capacitance	all		CIN		6	pF	Vin = 0V; Tamb = 25° C; f = 1MHz
Output Capacitance	all		COUT		12	pF	Vout = 0V;Tamb= 25° C f = 1MHz
Power Suppy Current,	S	TTL input	ICC1		20	mA	VCC = 5.5V; VPP = VCC;
Active	X	TTL input	ICC2		25	mA	f = 1MHz;
							$\overline{OE} = \overline{CE} = VIL;$
							lout = 0mA;
							VIL = -0.1 to 0.8 V;
							VIH = 2.0 to VCC;
						1.1	Note 1
Power Supply Current,	S	TTL input	ICC(S)		2	mA	
Standby	X	TTL input •	1. A.		- 3	mA	
	all	CMOS input			100	μΑ	$\overline{CE} = Vcc \pm 0.2V$
IPP Read Current	all	Read Mode	IPP		100	μA	VPP = 5.5V
VPP Read Voltage	all	Read Mode	VPP	Vcc-0.7	Vcc	V	Note 2

* Parts: S = Standard Power; X = Extended Temp. Range;

Notes: (1) AC Power component above 1MHz: 5mA up to maximum frequency.

(2) Vcc must be applied before VPP, and be removed simultaneously or after VPP.

READ OPERATION AC Characteristics			Outpi Input	ut Load Rise a		ll Time	1 T s: 10n Cor Indi	$\label{eq:VIH} \begin{array}{l} VIH=2.4V \text{ and } VIL=0.45V; \ VOH=2.0V \ VOL=0.\\ 1 \ TTL \ Load+100pF\\ 10nsec\\ Commercial: \ Tamb= \ 0^\circ \ C \ to \ 70^\circ \ C\\ Industrial: \ \ Tamb= \ -40^\circ \ C \ to \ 85^\circ \ C\\ Automotive: \ \ Tamb= \ -40^\circ \ C \ to \ 125^\circ \ C \end{array}$					
Parameter	Sym	27C2	56-12	27C2	56-15	27C2	56-17	27C2	56-20	27C2	56-25	Units	Conditions
		Min	Max	Min	Мах	Min	Мах	Min	Max	Min	Мах		
Address to Output Delay	tACC		120		150		170		200		250	ns	CE = OE = VIL
CE to Output Delay	tCE		120		150		170		200		250	ns	OE = VIL
OE to Output Delay	tOE		50		60		70		75		100	ns	CE = VIL
CE or OE to O/P High Impedance	tOFF	0	35	0	50	0	50	0	55	0	60	ns	
Output Hold from Address CE or OE, whichever goes first	tOH	0		0		0		0		0		ns	



PROGRAMMINGAmbient Temperature: Tamb = 25° C \pm 5° CDC CharacteristicsVcc = 6.5V \pm 0.25V, VPP = 13.0V \pm 0.25V										
Parameter	Status	Symbol	Min	Max	Units	Conditions				
Input Voltages	Logic "1" Logic "0"	Vih Vil	2.0 -0.1	Vcc+1 0.8	V V					
Input Leakage		ILI .	-10	10	μA	VIN = 0V to Vcc				
Output Voltages	Logic "1" Logic "0"	Vон Vol	2.4	0.45	v v	юн = -400µA юL = 2.1mA				
Vcc Current, program & verify		ICC2		20	mA	Note 1				
VPP Current, program		IPP2		25	mA	Note 1				
A9 Product Identification		Vн	11.5	12.5	v					


Note: (1) VCC must be applied simultaneously or before VPP and removed simultaneously or after VPP

PROGRAMMING AC Characteristics for Program, Program Verify and Program Inhibit Modes										
Parameter		Symbol	Min	Max	Units	Remarks				
Address Set-Up Time		tas	2		μs					
Data Set-Up Time		tDS	2		μs					
Data Hold Time		tDH	2		μs					
Address Hold Time		tан	0		μs					
Float Delay (2)	94.3 1	tDF	0	130	ns					
Vcc Set-Up Time		tvcs	2		μs					
Program Pulse Width (1)	· · ·	tPW	95	105	μs	100µs typical				
CE Set-Up Time		tCES	2		μs					
OE Set-Up Time		tOES	2		μs					
VPP Set-Up Time		tvps	2		μs					
Data Valid from OE		tOE	-	100	ns					

Notes: (1) For express algorithm, initial programming width tolerance is $100 \mu sec \pm 5\%$.

(2) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

3-20



MODES

Operation Mode	CE	ŌĒ	Vpp	A9	00 - 07
Read	VIL	VIL	Vcc	х	DOUT
Program	VIL	νн	νн	х	DIN
Program Verify	Ин	VIL	νн	х	DOUT
Program Inhibit	ИΗ	νн	νн	х	High Z
Standby	ИΗ	X	Vcc	х	High Z
Output Disable	VIL	ViH	Vcc	Х	High Z
Identity	Vı∟	Vı∟	Vcc	νн	Identity Code

X = Don't Care

Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- a) the \overline{CE} pin is low to power up (enable) the chip
- b) the $\overline{\text{OE}}$ pin is low to gate the data to the output pins.

For Read operations, if the addresses are stable, the address access time (tACC) is equal to the delay from \overrightarrow{CE} to output (tCE). Data is transferred to the output after a delay from the falling edge of \overrightarrow{OE} (tOE).

3

27C256

Standby Mode

The standby mode is defined when the \overline{CE} pin is high (VIH) and a program mode is not defined.

When these condition are met, the supply current will drop from 20mA to 100µA.

Output Enable

This feature eliminates bus contention in multiple bus microprocessor systems and the outputs go to a high impedance when the following condition is true:

• The OE pin is high and a program is not defined.

Erase Mode (U.V. Windowed Versions)

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all 1's state as a result of being exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000 μ W/cm² for approximately 20 minutes.

Programming Mode

The express algorithm has been developed to improve on the programming throughput times in a production environment. Up to 10 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the express algorithm is shown in Figure 1.

Programming takes place when:

- a) Vcc is brought to proper voltage,
- b) VPP is brought to proper VH level,
- c) The OE pin is high and
- d) the CE pin is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0-A14 and the data to be programmed is presented to pins O0-O7. When data and address are stable, a low-going pulse on the \overrightarrow{CE} line programs that location.

<u>Verify</u>

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- a) Vcc is at the proper level,
- b) VPP is at the proper VH level,
- c) The CE pin is high and
- d) the OE line is low.

<u>Inhibit</u>

When programming multiple devices in parallel with different data, only \overline{CE} need be under separate control to each device. By pulsing the \overline{CE} line low on a particular device, that device will be programmed; all other devices with \overline{CE} held high will not be programmed with the data, although address and data will be available on their input pins.


Identity Mode

In this mode specific data is outputted which identifies the manufacturer as Microchip Technology Inc and device type. This mode is entered when Pin A9 is taken to VH (11.5V to 12.5V). The \overrightarrow{CE} and \overrightarrow{OE} lines must be at VIL. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin —►	Input				0	utpi	ut			
ldentity ↓	A0	0 7	0 6	0 5	0 4	0 3	0 2	0 1	0	H e x
Manufacturer Device Type*	VIL VIH	0 1	0 0	1 0	0 0	1 1	0 1	0 0	1 0	29 8C

* Code subject to change.


27C256



3-23

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





27C512

512K (64K x 8) CMOS EPROM


FEATURES

- High speed performance —120ns access time available
- CMOS Technology for low power consumption —35mA Active current
 - —100µA Standby current
- · Factory programming available
- Auto-insertion-compatible plastic packages
- Auto ID[™] aids automated programming
- · High speed "express" programming algorithm
- Organized 64K x 8: JEDEC standard pinouts —28-pin Dual-in-line package
 - -32-pin Chip carrier (leadless or plastic)
 - -28-pin SOIC package
 - —Tape and reel
- · Available for extended temperature ranges:
 - ---Commercial: 0° C to 70° C
 - —Industrial: -40° C to 85° C
 - -Automotive: -40° C to 125° C
 - ---Military** (B): -55° C to 125° C

DESCRIPTION

The Microchip Technology Inc 27C512 is a CMOS 512K bit (electrically) Programmable Read Only Memory. The device is organized into 64K words by 8 bits (64K bytes). Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 120ns. This very high speed device allows the most sophisticated microprocessors to run at full speed without the need for WAIT states. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are requirements.

A complete family of packages is offered to provide the most flexability in applications. For surface mount applications, PLCC or SOIC packaging is available. Tape or reel packaging is also available for PLCC or SOIC packages. U.V. erasable versions are also available.



**See 27C512 Military Data Sheet DS60014

PIN	I FUNC	TION	TABL	E

Name	Function
A0 - A15	Address Inputs
CE	Chip Enable
OE/VPP	Output Enable/
	Programming Voltage
00 - 07	Data Output
Vcc	+5V Power Supply
Vss	Ground
NC	No Connection; No Internal
	Connection
ŃU	Not Used; No External
	Connection Is Allowed

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

Vcc and input voltages w.r.t. Vss	0.6V to +7.25V
VPP voltage w.r.t. VSS during	
programming	0.6V to +14.0V
Voltage on A9 w.r.t. Vss	-0.6V to +13.5V
Output voltage w.r.t. Vss	0.6V to Vcc + 1.0V
Storage temperature	65° C to 150° C
Ambient temp. with power applied	I65° C to 125° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION DC Characteristics					$V_{CC} = +5V \pm 10\%$ Commercial: Tamb= 0° C to 70° C Industrial: Tamb= -40° C to 85° C Automotive: Tamb= -40° C to 125° C				
Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions		
Input Voltages	all	Logic "1" Logic "0"	Vih Vil	2.0 -0.5	Vcc+1 0.8	v v			
Input Leakage	all		ILI	-10	10	μΑ	VIN= 0 to VCC		
Output Voltages	all	Logic "1" Logic "0"	Voh Vol	2.4	0.45	v v	Юн = -400µА ЮL = 2.1mA		
Output Leakage	all	_	ILO	-10	10	μA	VOUT = 0V to VCC		
Input Capacitance	all		Cin	1	6	pF	VIN = 0V; Tamb = 25° C; f = 1MHz		
Output Capacitance	all		Соит		12	pF	Vout = 0V;Tamb= 25° C f = 1MHz		
Power Suppy Current, Active	S X	TTL input TTL input	ICC ICC		35 45	mA mA	$\label{eq:VCC} \begin{array}{l} Vcc = 5.5V \\ \hline f = 1MHz; \\ \hline OE/VPP = CE = VIL; \\ lout = 0mA; \\ VIL = -0.1 \ to \ 0.8 \ V; \\ VIH = 2.0 \ to \ Vcc; \end{array}$		
Power Supply Current, Standby	s x s	TTL input TTL input CMOS input	ICC(S)TTL ICC(S)TTL ICC(S)CMOS		2 3 100	mA mA μA	CE = Vcc ±0.2V		

27C512


READ OPERATION AC Characteristics

AC Testing Waveform: VIH= 2.4 Output Load: 1 TTL L Input Rise and Fall Times: 10nsec Ambient Temperature: Comme

VIH = 2.4V and VIL = 0.45V; VOH = 2.0 V and VOL = 0.8V 1 TTL Load + 100pF :: 10nsec Commercial: Tamb = 0° C to 70° C Industrial: Tamb = -40° C to 85° C Automotive: Tamb = -40° C to 125° C

Parameter	Sym	27C51	2-12*	27C5	12-15	27C5	12-17	27C5	12-20	27C5	12-25	Units	Conditions
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Address to Output Delay	tACC		120		150		170		200		250	ns	$\overline{CE} = \overline{OE}/VPP = VIL$
CEto Output Delay	tCE		120		150		170		200		250	ns	OE/VPP = VIL
OE to Output Delay	tOE		65		70		70		75		100	ns	Œ = VIL
OE to Output High Impedance	toff	0	50	0	50	0	50	0	55	0	60	ns	
Output Hold from Address, CE or OE/VPP, whichever occured first	tOH	0		0		0		0		0		ns	
*27C512-12 is only a	wailal	hlo in o	ommo	roial to	mnor	aturo r	2000						

*27C512-12 is only available in commercial temperature range




DC Characteristics		Vcc = 6.5V :	± 0.25V,	OE/VPP =	• VH = 13	3.0V ± 0.25V
Parameter	Status	Symbol	Min	Max	Units	Conditions (See Note 1)
Input Voltages	Logic "1"	Viн	2.0	Vcc+1	v	
	Logic "0"	VIL	-0.1	0.8	V	
Input Current (all inputs)		lı.	-10	10	μA	VIN = 0V to VCC
Output Voltages	Logic "1"	Voн	2.4		V	Юн = -400μА
	Logic "0"	Vol	:	0.45	V	lol = 2.1mA
Vcc Current, program & verify		ICC2		35	mA	·
OE/VPP Current, program		IPP2		25	mA	CE = VIL
A9 Product Identification		VID	11.5	12.5	V	· · · · · · · · · · · · · · · · · · ·

AC Characteristics Output Load: for Program, Program Verify Ambient Tempe	AC Testing Waveform: V_{IH} = 2.4V and V_{IL} = 0.45V; V_{OH} = 2.0V; V_{OL} = 0.8V Output Load: 1 TTL Load + 100pF Ambient Temperature: 25° C ±5° C V_{CC} = 6.5V ± 0.25V, OE/V_{PP} = VH = 13.0V ± 0.25V									
Parameter	Symbol	Min	Max	Units	Remarks					
Address Set-Up Time	tas	2		μs						
Data Set-Up Time	tDS	2		μs	· · · · · · · · · · · · · · · · · · ·					
Data Hold Time	tDH	2	-	μs						
Address Hold Time	tан	0		μs						
Float Delay (2)	tDF	о	130	ns						
Vcc Set-Up Time	tvcs	2		μs						
Program Pulse Width (1)	tPW	95	105	μs	100µs typical					
CE Set-Up Time	tCES	2	•	μs	· · · ·					
OE Set-Up Time	tOES	2	· .	μs						
OE Hold Time	t OEH	2		μs	· · · · · · · · · · · · · · · · · · ·					
OE Recovery Time	tOR	2		μs						
OE/VPP Rise Time During Programming	tPRT	50		ns						

(1) for express agonum, multiplogramming width tolerance is roopsec ± 3 %.
 (2) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

•

27C512



MODES

Operation Mode	CE	OE/VPP	A9	O0 - O7
Read Program Program Verify Program Inhibit Standby Output Disable Identity	VIL VIL VIH VIH VIH VIL	VIL VH VIL VH X VIH VIL	Х Х Х Х Х Х Х Х Х Х	Dout DIN Dout High Z High Z High Z Identity Code

X = Don't Care

Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- a) the \overline{CE} pin is low to power up (enable) the chip
- b) the OE/VPP pin is low to gate the data to the output pins.

For Read operations, if the addresses are stable, the address access time (tACC) is equal to the delay from \overrightarrow{CE} to output (tCE). Data is transferred to the output after a delay (tOE) from the falling edge of \overrightarrow{OE}/VPP .

3

<u>27C512</u>

Standby Mode

The standby mode is defined when the \overline{CE} pin is high and a program mode is not identified.

When this condition is met, the supply current will drop from 35mA to $100\mu A$.

Output Enable OE/VPP

This multifunction pin eliminates bus connection in multiple bus micropressor systems and the outputs go to high impedance when:

• the OE/VPP pin is high (VIH).

When a VH input is applied to this pin, it supplies the programming voltage (VPP) to the device.

Erase Mode (U.V. Windowed Versions)

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all "1"s state as a result of being exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000 μ W/cm² for approximately 20 minutes.

Programming Mode

The express algorithm has been developed to improve on the programming throughput times in a production environment. Up to 10 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the express algorithm is shown in Figure 1.

Programming takes place when:

- a) Vcc is brought to the proper voltage,
- b) OE/VPP is brought to the proper VH level, and
- c) CE line is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0 - A15 and the data to be programmed is presented to pins O0 - O7. When data and address are stable, a low going pulse on the \overline{CE} line programs that location.

<u>Verify</u>

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- a) Vcc is at the proper level,
- b) the OE/VPP pin is low, and
- c) the CE line is low.

<u>Inhibit</u>

When programming multiple devices in parallel with different data, only \overline{CE} needs to be under separate control to each device. By pulsing the \overline{CE} line low on a particular device, that device will be programmed; all other devices with \overline{CE} held high will not be programmed with the data (although address and data will be available on their input pins).


Identity Mode

In this mode specific data is output which identifies the manufacturer as Microchip Technology Inc and the device type. This mode is entered when Pin A9 is taken to VH (11.5V to 12.5V). The \overrightarrow{CE} and \overrightarrow{OE}/VPP lines must be at VIL. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin —►	Input				0	utp	ut			
Identity	A0	0 7	0 6	0 5	0 4	0 3	0 2	0	0	H e x
Manufacturer Device Type*	VIL VIH	0	0 0	1 0	0 0	1 1	0 1	0 0	1 1	29 0D


* Code subject to change.

27C512



SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





64K (8K x 8) High Speed CMOS UV Erasable PROM


FEATURES


- CMOS Technology For Low Power Consumption
 80mA Active Current
- 100µA Standby Current (Low Power Option)
- · OTP (One Time Programming) Available
- Auto-Insertion-Compatible Plastic Packages
- Auto ID[™] Aids Automated Programming
- · Separate Chip Enable and Output Enable Controls
- Two Programming Algorithms Allow Improved Programming Times
 - Fast Programming
 - Express
- 32 Pin Chip Carrier (Leadless or Plastic)
- Available for Extended Temperature Ranges:
 - --- Commercial: 0° C to 70° C
 - Industrial: -40° C to 85° C
 - Military**: -55° C to 125° C

DESCRIPTION

The Microchip Technology Inc 27HC64 is a CMOS 64K bit ultraviolet light Erasable (electrically) Programmable Read Only Memory. The device is organized as 8K words by 8 bits (8K bytes). An advanced CMOS design allows bipolar speed with a significant reduction in power over bipolar PROMs. A low power option (L) allows further standby power reduction to 100μ A. The 27HC64 is configured in a standard 64K EPROM pinout, which allows an easy upgrade for 27C64 sockets. This very high speed device allows digital signal processors (DSP) or other sophisticated microprocessors to run at full speed without the need for WAIT states. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are requirements.

A complete family of packages is offered to provide the most flexibility in applications. One Time Programming (OTP) is available for low cost (plastic) applications.





** See 27HC64 Military Data sheet DS60006

PIN FUNCTION TABLE						
Name	Function					
A0 - A12 CE OE PGM VPP O0 - O7 Vcc Vss NC NU	Address Inputs Chip Enable Output Enable Program Enable Programming Voltage Data Output +5V Power Supply Ground No Connection; No Internal Connection Not Used; No External Connection Is Allowed					

ELECTRICAL CHARACTERISTICS Maximum Ratings*

Vcc and input voltages w.r.t. Vss ... -0.6V to + 7.25V VPP voltage w.r.t. Vss during

programming	-0.6V to + 14V
Voltage on A9 w.r.t. Vss	-0.6V to +13.5V
Output voltage w.r.t. Vss	-0.6V to Vcc +1.0V
Storage temperature	-65° C to 150° C
Ambient temp. with power applied	-65° C to 125° C
ESD protection on all pins	2KV

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION DC Characteristics

 $\label{eq:VCC} \begin{array}{lll} Vcc = +5V \pm 10\% \\ Commercial: Tamb= & 0^{\circ} C \mbox{ to } 70^{\circ} C \\ Industrial: & Tamb= -40^{\circ} C \mbox{ to } 85^{\circ} C \\ \end{array}$

Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	all	Logic "1"	VIH	2.0	Vcc+1	V V	
Input Leakage	ali	Logic "0"	VIL ILI	-0.1 -10	0.8 10	μA	VIN = 0 to VCC
Output Voltages	all	Logic "1" Logic "0"	Voн Vol	2.4	0.45	v v	IOH = - 4mA IOL = 16mA
Leakage	all		ILO	-10	10	μA	VOUT = 0V to VCC
Input Capacitance	all		CIN		6	рF	VIN = 0V; Tamb = 25° C f = 1MHz
Output Capacitance	all		Соит		12	pF	Vout = 0V;Tamb= 25° (f = 1MHz
Power Suppy Current, Active	S,L SX,LX	TTL input TTL input	ICC1 ICC2		80 90	mA mA	$\begin{array}{l} Vcc = 5.5V; VPP = Vcc \\ \underline{f} = 2MHz; \\ \overline{OE} = \overline{CE} = VIL; \\ lout = 0mA; \\ VIL = -0.1 \ to \ 0.8 \ V; \\ VIH = 2.0 \ to \ Vcc; \\ Note \ 1 \end{array}$
Power Supply Current, Standby	S SX	· · ·	ICC(S)1		40 50	mA mA	
Power Supply Current, Standby	L LX L, LX	TTL input TTL input CMOS input	ICC(S)2		2 3 100	mA mA μA	$\overline{CE} = Vcc \pm 0.2V$
IPP Read Current VPP Read Voltage	all all	Read Mode Read Mode	IPP VPP	Vcc- 0.7	100 Vcc	μA V	VPP = 5.5V Note 2

* Parts: S = Standard Power; L = Low Power; X = Industrial Temp Range;

Notes: (1) AC Power component above 2 MHz: 3mA/MHz for standard part; 5 mA/MHz for industrial temperature range part.

(2) Vcc must be applied before (or simultaneously with VPP), and be removed after (or simultaneously with) VPP.

READ OPERATION AC Characteristics

AC Testing Waveform: VIH = 3 Output Load: 1 TTL Input Rise and Fall Times: 5 nsec Ambient Temperature: Comm


VIH= 3.0V and VIL= 0.0V; VOH = VOL = 1.5V 1 TTL Load + 30 pF 5 nsec Commercial: Tamb = 0° C to 70° C

Industrial: Tamb = -40° C to 85° C

Parameter	Part*	Sym	27HC	64-40	27HC	64-45	27HC	64-55	27HC	64-70	Units	Conditions
			Min	Мах	Min	Max	Min	Max	Min	Max		
Address to Output Delay	all	tACC		40		45		55		70	ns	CE = OE = VIL
CE to Output Delay	L S	tCE1 tCE2		40 30		45 30		55 35		70 45	ns	OE = VIL
OE to Output Delay	all	tOE		25		25		25		25	ns	CE = VIL
CE or OE to O/P High Impedance	all	tOFF	0	20	0	20	0	20	0	25	ns	
Output Hold from Address CE or OE, which- ever goes first	all	tOH	0		0		0		0		ns	
* Darte: S. Standard Bau			D		I	L		L	l	L	L	L

* Parts: S = Standard Power; L = Low Power

** 27HC64-40 is only available in commercial temperature range



PROGRAMMING Ambient Temperature: Tamb = 25° C ±5° C DC Characteristics For VPP and Vcc Voltages refer to Programming Algorithms									
Parameter	Status	Symbol	Min	Max	Units	Conditions			
Input Voltages	Logic "1" Logic "0"	VIH VIL	2.0 -0.1	Vcc+1 0.8	V V				
Input Leakage		lu .	-10	10	μΑ	VIN = OV to Vcc			
Output Voltages	Logic "1" Logic "0"	Voh Vol	2.4	0.45	V V	Юн = - 4mA ЮL = 16mA			
Vcc Current, program & verify		lcc		80	mA	Note 1			
VPP Current,program		IPP		40	mA	Note 1			
A9 Product Identification		Vн	11.5	12.5	V				

Note: (1) VCC must be applied simultaneously or before VPP and removed simultaneously or after VPP

PROGRAMMING AC Testing W: AC Characteristics Output Load: for Program, Program Verify Ambient Temp and Program Inhibit Modes For VPP and V	1 T perature: Tar	VOH = 2.0 V; VOL = 0.8 V rithms			
Parameter	Symbol	Min	Max	Units	Remarks
Address Set-Up Time	tas	2		μs	
Data Set-Up Time	tDS	2		μs	
Data Hold Time	tDH	2		μs	
Address Hold Time	tan	0		μs	· · · ·
Float Delay (3)	tDF	0	130	ns	÷
Vcc Set-Up Time	tvcs	2		μs	
Program Pulse Width (1)	tPW	0.95	1.05	ms	1 ms typical
Program Pulse Width (1)	tPW	95	105	μs	100 µs typical
CE Set-Up Time	tCES	2		μs	
OE Set-Up Time	tOES	2		μs	
VPP Set-Up Time	tvps	2		μs	
Overprogram Pulse Width (2)	tOPW	2.85	78.75	ms	
Data Valid from OE	tOE		100	ns	


Notes: (1) For Express algorithm, initial programming width tolerance is 100 μ sec ±5%. For fast programming algorithm, initial program pulse width tolerance is 1 msec ± 5%.

(2) For fast programming algorithm, the length of the overprogram pulse may vary

from 2.85 to 78.75 msec as a function of the iteration counter value.

(3) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

3



MODES

Operation Mode	CE	ŌĒ	PGM	Vpp	A9	00 - 07
Read Program Program Verify Program Inhibit Standby Output Disable Identity	VIL VIL VIH VIH VIH VIL VIL	VIL VIH VIL X VIH VIL	VIH VIL VIH X VIH VIH	Vcc VH VH Vcc Vcc Vcc	X X X X X X X X X X X X X X X X X X X	Dout Din Dout High Z High Z High Z Identity Code

X = Don't Care

Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- a) the \overline{CE} pin is low to power up (enable) the chip
- b) the \overline{OE} pin is low to gate the data to the output pins.

For Read operations on the low powered version, if the addresses are stable, the address access time (tACC) is equal to the delay from \overline{CE} to output (tCE). A faster \overline{CE} access time (tCE) is available on the standard part to provide the additional time for decoding of the \overline{CE} signal. Data is transferred to the output after a delay from the falling edge of \overline{OE} (tOE).

Standby Mode

The standby mode is defined when the $\overline{\text{CE}}$ pin is high (VIH).

When this condition is met, the supply current will drop from 80mA to $100\mu A$ on the low power part and to 40mA on the standard part.

Output Enable

This feature eliminates bus contention in multiple bus microprocessor systems and the outputs go to a high impedance when

• The OE pin is high and a program is not defined.

Erase Mode

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all 1's state as a result of being exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000 μ W/cm² for 20 minutes.

Programming Mode

Two programming algorithms are available. The fast programming algorithm is the industry-standard programming mode that requires both initial programming pulses and overprogramming pulses. A flowchart of the fast programming algorithm is shown in Figure 1.

The Express algorithm has been developed to improve on the programming throughput times in a production environment. Up to 10 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the Express algorithm is shown in Figure 2.

Programming takes place when:

- a) Vcc is brought to proper voltage,
- b) VPP is brought to proper VH level,
- c) the CE pin is low,
- d) the OE pin is high, and
- e) the PGM pin is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0-A12 and the data to be programmed is presented to pins \underline{OO} -O7. When data and address are stable, \overline{OE} is high, \overline{CE} is low and a low-going pulse on the \overline{PGM} line programs that location.

<u>Verify</u>

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- a) Vcc is at the proper level,
- b) VPP is at the proper VH level,
- c) the CE line is low,
- d) the PGM line is high, and
- e) the OE line is low.

<u>Inhibit</u>


When programming multiple devices in paraliei with different data, only \overline{CE} need be under separate control to each device. By pulsing the \overline{CE} line low on a particular device in conjunction with the PGM line low, that device will be programmed; all other devices with \overline{CE} held high will not be programmed with the data, although address and data will be available on their input pins (i.e., when a high level is present on \overline{CE} or PGM); and the device is inhibited from programming.

Identity Mode

In this mode specific data is outputted which identifies the manufacturer as Microchip Technology Inc., and device type. This mode is entered when Pin A9 is taken to VH (11.5V to 12.5V). The \overrightarrow{CE} and \overrightarrow{OE} lines must be at VIL. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin —	Input	Output								
Identity	A 0	0 7	0 6	0 5	0 4	0 3	0 2	0 1	0	H e x
Manufacturer Device Type*	VIL VIH	0 1	0 0	1 0	0 1	1 0	0 0	0 0	1 1	29 91

* Code subject to change.




© 1990 Microchip Technology Inc.

DS11105E-7

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.






256K (32K x 8) High Speed CMOS EPROM

FEATURES

- High speed performance —55ns access time available
- - -100µA standby current (low power option)
- OTP (one time programming) available
- Auto-insertion-compatible plastic packages
- Auto ID[™] aids automated programming
- Organized in 32K x 8 JEDEC Standard Pinouts
 —28-pin Dual-in-line and SOIC package
 —32-pin Chip carrier (leadless or plastic)
- Extended temperature ranges available: —Commercial: 0° C to +70° C —Industrial: -40° C to +85° C
 - -Automotive: -40° C to +125° C
 - ---Military**: -55° C to +125° C

DESCRIPTION

The Microchip Technology Inc 27HC256 is a CMOS 256K bit (electrically) Programmable Read Only Memory. The device is organized into 32K words of 8 bit each. Advanced CMOS technology allows bipolar speed with a significant reduction in power. A low power option (L) allows further reduction in the standby power requirement to 100µA. The 27HC256 is configured in a standard 256K EPROM pinout which allows an easy upgrade for present 27C256 users. A complete family of packages are offered to provide the utmost flexibility. The 27HC256 allows high performance microprocessors to run at full speed without the need of wait states. CMOS design and processing makes this part suitable for applications where reliability and reduced power consumption are essential.



**See 27HC256 Military Data Sheet DS60009A

Preliminary Information

	PIN FUNCTION TABLE								
Name	Function								
A0 - A14 CE OE VPP O0 - O7 Vcc Vss NC NU	Address Inputs Chip Enable Output Enable Programming Voltage Data Output +5V Ground No Connection; No Internal Connection Not Used; No External Connection Is Allowed								

ELECTRICAL CHARACTERISTICS Maximum Ratings*

Vcc and input voltages w.r.t. Vss VPP voltage w.r.t. Vss during	0.6V to +7.25V
programming	0.6V to +14V
Voltage on A9 w.r.t. Vss	0.6V to +13.5V
Output voltage w.r.t. Vss	0.6V to Vcc +1.0V
Temperature under bias	65° C to 125° C
Storage temperature	65° C to 150° C
Maximum exposure to UV	
ESD protection on all pins	2.0kV

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION DC Characteristics		Vcc = +	Vcc = +5V ±10%				Tamb= 0° C to 70° C Tamb= -40° C to 85° C Tamb= -40° C to 125° C
Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	all	Logic "1" Logic "0"	ViH ViL	2.0 -0.1	Vcc+1 0.8	V	
Input Leakage	all		lLi	-10	10	μA	VIN = -0.1V to VCC +1.0V
Output Voltages	all	Logic "1" Logic "0"	Vон Vol	2.4	0.45	v v	Юн = -4mA ЮL = 16mA
Output Leakage	all		ILO	-10	10	μA	Vout = -0.1V to Vcc +0.1V
Input Capacitance	all	; · ¹	CIN		6	pF	$VIN = 0V; Tamb = 25^{\circ}C;$ f = 1MHz
Output Capacitance	all		COUT		12	pF	Vout = 0V;Tamb = 25°C f = 1MHz
Power Suppy Current, Active	S,L X	TTL input TTL input	ICC1 ICC2		55 65	mA mA	$\begin{array}{l} Vcc = 5.5V; VPP = Vcc \\ \underline{f} = 2MHz; \\ \overline{OE} = CE = VIL; \\ lout = 0mA; \\ VIL = -0.1 \ to \ 0.8 \ V; \\ VIH = 2.0 \ to \ Vcc; \end{array}$
Power Supply Current, Standby	S SX		ICC(S)1		35 40	mA mA	Note 1
Power Supply Current, Standby	L LX L, LX	TTL input TTL input CMOS input	ICC(S)2		2 3 100	mA mA μA	$\overline{CE} = Vcc \pm 0.2V$
IPP Read Current VPP Read Voltage	all all	Read Mode Read Mode	IPP VPP	Vcc -0.7	100 Vcc	μA V	VPP = 5.5V Note 2

 * Parts: S = Standard Power; L = Low Power; X = Industrial and Automotive Temp. Ranges; Notes: (1) AC Power component above 2 MHz: 3mA/MHz for standard part; 5 mA/MHz for extended temperature range part.

(2) Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.

27H0

3


VIH = 3.0V and VIL = 0.0V; VOH = VOL = 1.5V

READ OPERATION AC Characteristics		Inj	Industrial: Tamb = -40° C to 85 Automotive: Tamb = -40° C to 12							
Parameter	Part*	Sym	27HC256-55**		27HC	256-70	27HC2	27HC256-90		Conditions
			Min	Max	Min	Max	Min	Max		
Address to Output Delay	all	tACC		55		70		90	ns	$\overline{CE} = \overline{OE} = VIL$
CE to Output Delay	L S	tCE1 tCE2		55 45		70 45		90 50	ns	OE = VIL
OE to Output Delay	all	tOE		30		35		40	ns	CE = VIL
OE to O/P High Impedance	all	tOFF	0	25	0	30	0	35	ns	
Output Hold from Address CE or OE, which- ever goes first	all	tOH	0		0		0		ns	

AC Testing Waveform:

* Parts: S = Standard Power; L = Low Power

** 27HC256-55 is only available in commercial temperature range



PROGRAMMING DC Characteristics	Ambient Temperature: Tamb = 25° C \pm 5° C Vcc = 6.5V \pm 0.25V, VPP = 13.0V \pm 0.25V								
Parameter	Status	Symbol	Min	Max	Units	Conditions			
Input Voltages	Logic "1" Logic "0"	Vi∺ Vi∟	2.0 -0.1	Vcc+1 0.8	V V				
Input Leakage		ILI -	-10	10	μA	VIN = OV to Vcc			
Output Voltages	Logic "1" Logic "0"	Voh Vol	2.4	0.45	V V	Юн = -4mA ЮL = 16mA			
Vcc Current, program & verify		lcc		55	mA				
VPP Current, program		İPP		30	mA	Note 1			
A9 Product Identification	·	Vн	11.5	12.5	V				

Note: (1) Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.

PROGRAMMING	
AC Characteristics	\$

for Program, Program Verify and Program Inhibit Modes


AC Testing Waveform: VIH = 2.4V and VIL = 0.45V; VOH = 2.0V; VOL = 0.8V Output Load: 1 TTL Load + 100 pF Ambient Temperature: Tamb = 25° C $\pm 5^{\circ}$ C Vcc = $6.5V \pm 0.25V$, VPP = $13.0V \pm 0.25V$

Parameter	Symbol	Min	Max	Units	Remarks
Address Set-Up Time	tas	2		μs	
Data Set-Up Time	tDS	2		μs	
Data Hold Time	tDH	2		μs	
Address Hold Time	tан	0		μs	
Float Delay (2)	tDF	0	130	ns	
Vcc Set-Up Time	tvcs	2		μs	
Program Pulse Width (1)	tPW	95	105	μs	100 μs typical
OE Set-Up Time	tOES	2		μs	
VPP Set-Up Time	tvps	2		μs	
Data Valid from OE	tOE		100	ns	

Notes: (1) For express algorithm, initial programming width tolerance is 100 μ sec $\pm 5\%$.

(2) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

<u>27HC256</u>



FUNCTIONAL DESCRIPTION

The 27HC256 has the following functional modes:

- —Operation: The 27HC256 can be activated for data read, be put in standby mode to lower its power consumption, or have the outputs disabled.
- —Programming: To receive its permanent data, the 27HC256 must be programmed. Both a program and program/verify procedure is available. It can be programmed with Fast or Rapid Pulse algorithm.

Theprogrammingequipment can automatically recognize the device type and manufacturer using the identity mode.

Operation Mode	CE	OE	VPP	A9	00 - 07
Read	VIL	VIL	Vcc	X	DOUT
Program	VIL	VIH	VH		DIN
Program Verify	VIH	VIL	VH		DOUT
Program Inhibit	VIH	VIH	Vcc		High Z
Standby	VIH	X	Vcc		High Z
Output Disable	VIL	VIH	Vcc		High Z
Identity	VIL	VIL	Vcc		Identity Code

Operation

- Read
- Standby
- Output Disable

For the general characteristics in these operation modes, refer to the table above.

Read Mode

For timing and AC characteristics refer to the tables Read Waveforms and Read Operation AC Characteristics.

The 27HC256's memory data is accessed when

- the chip is enabled by setting the \overline{CE} pin low.
- the data is gated to the output pins by setting the OE pin low.

For Read operations on the Low Power version, once the addresses are stable, the address access time (tACC) is equal to the delay from CE to output (tCE). A faster CE access time (tCE) is available on the standard part to provide the additional time for decoding the CE signal. Data is transferred to the output after a delay (tOE) from the falling edge of OE.

Standby Mode

The standby mode is entered when the CE pin is high, and a program mode is not defined. When these conditions are met, the supply current will drop from 55mA to 100μ A on the low power part, and to 35mA on the standard part.

Output Disable

This feature eliminates bus contention in multiple bus microprocessor systems. The outputs go to a high impedance when the \overline{OE} pin is high, and the program mode is not defined.

Programming Algorithms

The express algorithm has been developed to improve programming through-put times in a production environment. Up to 10 pulses of 100µsec each are applied until the byte is verified. No overprogramming is required. A flowchart of this algorithm is shown in Figure 1.

The programming mode is entered when:

- a) Vcc is brought to the proper level
- b) VPP is brought to the proper VH level
- c) the OE pin is high
- d) the CE pin is low

Since the erase state is "1" in the array, programming of "0" is required. The address of the memory location to be programmed is set via pins A0 - A14, and the data is presented to pins O0 - O7. When data and address are stable, a low going pulse on the \overline{CE} line programs that memory location.

Verify

After the array has been programmed, it must be verified to make sure that all the bits have been correctly programmed. This mode is entered when all of the following conditions are met:

a) Vcc is at the proper level b) VPP is at the proper VH level

c) the CE pin is high

d) the OE line is low

Inhibit Mode

When Programming multiple devices in parallel with different data only CE needs to be under seperate control to each device. By pulsing the CE line low on a particular device, that device will be programmed, and all other devices with CE held high will not be programmed with the data atthough address and data are available on their input pins.

Identity Mode


In this mode specific data is read from the device that identifies ths manufacturer as Microchip Technology, and the device type. This mode is entered when pin A9 is taken to VH (11.5V to 12.5V). The CE and OE pins must be at VIL. A0 is used to access any of the two non-erasable bytes whose data appears on O0 - O7.

Pin —►	Input	Output								
Identity	A0	0 7	0 6	0 5	0 4	0 3	0 2	0 1	0	H e x
Manufacturer Device Type	VIL VIH	0 1	0 0	1 0	0 1	1 0	0 1	0 0	1 0	29 94

Erasure

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all "1"s state as a result of being exposed to ultra-violet light at wavelenghts \leq 4000 Ångstroms (Å). The recommended procedure is to expose the erasure window of device to a commercial UV source emitting at 2537 Å with an intensity of 12,000µW/cm² at 1". The erasure time at that distance is about 15 to 20 min.


Note: Fluorescent lights and sunlight emit rays at the specified wavelengths. The erasure time is about 3 years or 1 week resp. in these cases. To prevent loss of data, an opaque label should be placed over the erasure window.



DS11124C-7

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing, or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.






256K (16K x 16) High Speed CMOS UV Erasable PROM


FEATURES

- High speed performance —45ns Maximum access time
- CMOS Technology for low power consumption
 --90mA Active current
- -100µA Standby current (low power option)
- · OTP (one time programming) available
- WordWide architecture offers space saving over Bytewide memories
- Two programming algorithms allow improved programming times
 - —Fast programming
- —Express
- Organized 16K x 16: JEDEC standard pinouts
 —40-Pin dual in line package
 —44-Pin chip carrier (leadless or plastic)
- Extended temperature ranges available:
- -Commercial: 0° C to 70° C -Industrial: -40° C to 85° C -Military**: -55° C to 125° C

DESCRIPTION

The Microchip Technology Inc. 27HC1616 is a CMOS 256K bit (ultraviolet light) Erasable (electrically) Programmable Read Only Memory. The device is organized as 16K words of 16 bits each. Advanced CMOS technology allows bipolar speed with a significant reduction in power. A low power option (L) allows further standby power reduction to 100 μ A. The 27HC1616 is configured in the JEDEC WordWide pinout which allows a two for one package savings over Bytewide memories along with a significant PC board savings. This very high speed single chip solution is ideal for 16/32 bit digital signal processors (DSP) or other sophisticated microprovide the utmost flexibility. One Time Programming (OTP) is available for low cost (plastic) applications.





** See 27HC1616 Military Data sheet DS60038

3

PIN F	PIN FUNCTION TABLE							
Name	Function							
A0 - A13	Address Inputs							
CE	Chip Enable							
<u>CE</u> OE	Output Enable							
PGM	Program Enable							
VPP	Programming Voltage							
O0 - O15	Data Output							
Vcc	+5V Power Supply							
Vss	Ground							
NC	No Connection; No							
	Internal Connection							

ELECTRICAL CHARACTERISTICS Maximum Ratings*

Vcc and input voltages w.r.t. Vss	s0.6V to +7.25V
VPP voltage w.r.t. Vss during	
programming	0.6V to +14.0V
Voltage on A9 w.r.t. Vss	0.6V to +13.5V
Output voltage w.r.t. Vss	0.6V to Vcc +1.0V
Temperature under bias	65°C to 125° C
Storage temperature	65°C to 150° C
ESD protection on all pins	2KV

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION DC Characteristics

 $VCC = +5V \pm 10\%$

Commercial: Tamb= 0° C to 70° C Industrial: Tamb= -40° C to 85° C

Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	ali	Logic "1" Logic "0"	ViH ViL	2.0 -0.1	Vcc+1 0.8	v v	
Input Leakage	all		lu	-10	10	μA	VIN = -0.1 to VCC + 1.0V
Output Voltages	all	Logic "1" Logic "0"	Voh Vol	2.4	0.45	v v	Юн = - 2mA ЮL = 8mA
Output Leakage	all		ILO	-10	10	μA	VOUT = -0.1 to VCC + 1.0
Input Capacitance	all		Cin		6	pF	VIN = 0V; Tamb = 25° C; f = 1MHz
Output Capacitance	all		Соит		12	pF	Vout = 0V;Tamb= 25° C f = 1MHz
Power Suppy Current, Active	all	TTL input	ICC1		90	mA	Vcc = 5.5V; VPP = Vcc f = 2MHz; $\overline{OE} = \overline{CE} = VIL;$
							lout = 0mA; VIL= -0.1 to 0.8 V; VIH= 2.0 to VCC; Note 1
Power Supply Current, Standby	S,SX		ICC(S)1		50	mA	
Power Supply Current, Standby	L, LX L, LX	TTL input CMOS input	ICC(S)2		3 100	mA μA	$\overline{CE} = Vcc \pm 0.2V$
IPP Read Current VPP Read Voltage	all all	Read Mode Read Mode	IPP VPP	Vcc-0.7	100 100 Vcc	μΑ V	VPP = 5.5V Note 2

* Parts: S = Standard Power; L = Low Power; X = Industrial Temp Range;

Notes: (1) AC Power component above 2MHz: 2mA/MHz.

(2) VCC must be applied simultaneously or before VPP and be removed simultaneously or after VPP.

VIH = 3.0 V and VIL = 0.0 V; VOH = VOL = 1.5 V

1 TTL Load + 30 pF


READ OPERATION AC Characteristics

rt* Sym	27HC Min	1616-45 Max	27HC Min	1616-55	27HC1	616-70	Units	Conditions
I tacc	Min	Max	Min					
I tACC			IVIIII	Max	Min	Мах		
1		45		55		70	ns	CE = OE = VIL
		45 30		55 35		70 45	ns	OE = VIL
I tOE		25		30		35	ns	CE = VIL
I toff	0	20	0	20	0	25	ns	
I ton	0		0		0		ns	
	6 tCE2 II tOE II tOFF II tOFF	tCE2 II tOE III tOFF	S tce2 30 II toe 25 II toFF 0 20 II toH 0	S tce2 30 II toe 25 II toFF 0 20 0 II toH 0 0 0	S tce2 30 35 II toe 25 30 II toff 0 20 0 20 III toff 0 0 0 10	S tcez 30 35 II toe 25 30 II toeF 0 20 0 II toFF 0 20 0 20 II toH 0 0 0 0	S tcez 30 35 45 II toe 25 30 35 II toe 25 30 25 II toe 20 0 20 0 25 II toe 0 0 0 0 25	S tCE2 30 35 45 II tOE 25 30 35 45 II tOFF 0 20 0 20 0 25 ns II tOFF 0 20 0 20 0 25 ns II tOH 0 0 0 0 ns ns

AC Testing Waveform:

Input Rise and Fall Times: 5 nsec

Output Load:



3

PROGRAMMING DC Characteristics	Ambient Tem For VPP and V				ming Alg	jorithms
Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1" Logic "0"	Viн Vi∟	2.0 -0.1	Vcc+1 0.8	V V	
Input Leakage		lu	-10	10	μΑ	VIN =1V to Vcc + 1.0V
Output Voltages	Logic "1" Logic "0"	Voh Vol	2.4	0.45	V V	юн = - 2mA юL = 8mA
Vcc Current, program & verify		Icc		90	mA	Note 1
VPP Current,program		IPP		50	mA	Note 1
A9 Product Identification		Vн	11.5	12.5	V	


Note: (1) Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP

AC Characteristics Output Load: for Program, Program Verify Ambient Temp	Characteristics Output Load: 1 TTL Load + 100 pF rogram, Program Verify Ambient Temperature: 25° C ±5° C Program Inhibit Modes For VPP and Vcc Voltages, refer to Programming Algorithms										
Parameter	Symbol	Min	Max	Units	Remarks						
Address Set-Up Time	tas	2		μs							
Data Set-Up Time	tDS	2		μs							
Data Hold Time	tDH	2		μs							
Address Hold Time	tан	0		μs							
Float Delay (3)	tDF	0	130	ns							
Vcc Set-Up Time	tvcs	2		μs							
Program Pulse Width (1)	tPW	0.95	1.05	ms	1 ms typical						
Program Pulse Width (1)	tPW	95	105	μs	100 μs typical						
CE Set-Up Time	tCES	2		μs							
OE Set-Up Time	tOES	2		μs							
VPP Set-Up Time	tvps	2		μs							
Overprogram Pulse Width (2)	tOPW	2.85	78.75	ms							
Data Valid from OE	tOE		100	ns							

For express algorithm, initial programming width tolerance is 100 µsec ±5%. For programming algorithm, initial program pulse width tolerance is 1 msec ± 5%.

(2) For fast programming algorithm, the length of the overprogram pulse may vary from 2.85 to 78.75 msec as a function of the iteration counter value.

(3) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).



FUNCTIONAL DESCRIPTION

The 27HC1616 has the following functional modes:

- —Operation: The 27HC1616 can be activated for data read, be put in standby mode to lower its power consumption, or have the outputs disabled.
- —Programming: To receive its permanent data, the 27HC1616 must be programmed. Both a program and program/verify procedure is available. It can be programmed with Fast or Express algorithm.

The programming equipment can automatically recognize the device type and manufacturer using the identity mode.

For the general characteristics in these operation and programming modes, refer to the table.

Operation Mode	ĈĒ	ŌĒ	PGM	VPP	A9	O0 - O15
Read	VIL	VIL	Vін	Vcc	X	Dout
Program	VIL	νн	VIL	Vн	X	Din
Program Verify	Ин	VIL	Vін	Vн	X	Dout
Program Inhibit	Vн	Х	х	Vн	х	High Z
Standby	ViH	Х	х	Vcc	X	High Z
Output Disable	X	Vн	VIH	Vcc	Х	High Z
Identity	VIL	VIL	Viн	Vcc	Vн	Identity Code

X = Don't Care

VH = 12.0 ±0.5V

OPERATION

Read Mode

For timing and AC characteristics refer to the tables Read Waveforms and Read Operation AC Characteristics.

The 27HC1616's memory data is accessed when

- —the chip is enabled by setting the \overline{CE} pin low.
- -the data is gated to the output pins by setting the OE pin low.

For Read operations on the Low Power version, once the addresses are stable, the address access time (tAcc) is equal to the delay from CE to output (tCE). A faster CE access time (tCE) is available on the standard part to provide the additional time for decoding the CE signal. Data is transferred to the output after a delay (tOE) from the falling edge of OE.

Standby Mode

The standby mode is entered when the CE pin is high, and the program mode is not defined. When these conditions are met, the supply current will drop from 90mA to 100μ A on the low power part, and to 50mA on the standard part.

Output Disable

This feature eliminates bus contention in multiple bus microprocessor systems. The outputs go to a high impedance when the \overline{OE} pin is high, and the program mode is not defined.

Programming/Verification

The 27HC1616 has to be programmed, and afterward the programmed information verified. Before these operations, the Identity Code can be read to properly set up automated equipment. Multiple devices in parallel can be programmed using the programming and inhibit modes.

Programming Algorithms

Two programming algorithms are available: fast programming and express.

The fast programming algorithm is the industry standard programming mode that requires both initial programming pulses and overprogramming pulses. A flowchart of the algorithm is shown in Figure 1.

The express algorithm has been developed to improve programming through-put times in a production environment. Up to 10 pulses of 100µsec each are applied until the byte is verified. No overprogramming is required. A flowchart of this algorithm is shown in Figure 2.

The programming mode is entered when:

- a) Vcc is brought to the proper level
- b) VPP is brought to the proper VH level
- c) the OE pin is high
- d) the CE pin is low, and
- e) the PGM pin is pulsed low.

Since the erase state is "1" in the array, programming of "0" is required. The address of the memory location to be programmed is set via pins A0 - A13, and the data is presented to pins O0 - O15. When data and address are stable, a low going pulse on the \overline{CE} line programs that memory location.

<u>Verify</u>

After the array has been programmed, it must be verified to make sure that all the bits have been correctly programmed. This mode is entered when all of the following conditions are met:

- a) Vcc is at the proper level
- b) VPP is at the proper VH level
- c) the OE line is low
- d) the CE pin is low, and
- e) the PGM line is high.

Inhibit Mode

When Programming multiple devices in parallel with different data only PGM needs to be under separate control to each device. By pulsing the PGM line low on a particular device, that device will be programmed, and all other devices with corresponding PGM or CE held high will not be programmed with the data athough address and data are available on their input pins.

Identity Mode

In this mode specific data is read from the device that identifies the manufacturer as Microchip Technology, and the device type. This mode is entered when pin A9 is taken to VH (11.5V to 12.5V). The CE and OE pins must be at VIL. A0 is used to access any of the two nonerasable bytes whose data appears on O0 - O7.

Pin —►	Input		Output*								
Identity	A0	0 7	0 6	0 5	0 4	0 3	0 2	0 1	000	H e x	
Manufacturer Device Type*	Vi∟ ViH	0 1	0 0	1 0	0 1	1 0	0 1	0 1	1 1	29 97	


*Code subject to change.

Note: O15 - O8 are 00 for the manufacturer and device type code.

Erasure


Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all "1"s state as a result of being exposed to ultra-violet light at wavelengths \leq 4000 Angstroms (Å). The recommended procedure is to expose the erasure window of device to a commercial UV source emitting at 2537Å with an intensity of 12,000 µW/cm² at 1". The erasure time at that distance is about 15 to 20 min.

Note: Fluorescent lights and sunlight emit rays at the specified wavelengths. The erasure time is about 3 years or 1 week resp. in these cases. To prevent loss of data, an opaque label should be placed over the erasure window.



SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





64K (8K x 8) High Speed CMOS UV Erasable PROM


FEATURES


- CMOS Technology For Low Power Consumption
 80mA Active Current
- 100µA Standby Current (Low Power Option)
- OTP (One Time Programming) Available
- Auto-Insertion-Compatible Plastic Packages
- Auto ID[™] Aids Automated Programming
- Two Programming Algorithms Allow Improved Programming Times
 - Fast Programming
 - Express
- Organized 8K x 8: Bipolar PROM Pinouts
 24 Pin Dual in Line Package
 - 28 Pin Chip Carrier (Leadless or Plastic)
- · Available for Extended Temperature Ranges:
 - --- Commercial: 0° C to 70° C
 - Industrial: -40° C to 85° C
 - Military**: -55° C to 125° C

DESCRIPTION

The Microchip Technology Inc 27HC641 is a CMOS 64K bit ultraviolet light Erasable (electrically) Programmable Read Only Memory. The device is organized as 8K words by 8 bits (8K bytes). An advanced CMOS design allows bipolar speed with a significant reduction in power over bipolar PROMs. A low power option (L) allows further standby power reduction to 100 μ A. The 27HC641 is configured in a standard 64K bipolar PROM pinout, which allows an easy upgrade for PROM sockets. This very high speed device allows digital signal processors (DSP) or other sophisticated microprocessors or un at full speed without the need for WAIT states. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are requirements.

A complete family of packages is offered to provide the utmost flexibility in applications. Skinny Cerdip (300 mil) and Skinny Plastic are available. One Time Programming (OTP) is available for low cost (plastic) applications.





**See 27HC641 Military Data Sheet DS60007A

PIN FUNCTION TABLE							
Name	Function						
A0 - A12	Address Inputs						
CE/VPP	Chip Enable/VPP Pin						
00 - 07	Data Output						
Vcc	+5V Power Supply						
Vss	Ground						
NC	No Connection; No Internal Connection						
NU	Not Used; No External Connection Is Allowed						

ELECTRICAL CHARACTERISTICS Maximum Ratings*

Vcc and input voltages	
w.r.t. Vss	0.6V to + 7.25V
CE/VPP voltage w.r.t. Vss during	
programming	
Voltage on A9 w.r.t. Vss	0.6V to +13.5V
Output voltage w.r.t. Vss	0.6V to Vcc+1.0V
Storage temperature	65° C to 150° C
Ambient temperature with	
power applied	65° C to 125° C
ESD protection on all pins	2KV

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION DC Characteristics

 $\label{eq:VCC} \begin{array}{lll} Vcc = +5V \pm 10\% \\ Commercial: Tamb= & 0^{\circ} C \mbox{ to } 70^{\circ} C \\ Industrial: & Tamb= -40^{\circ} C \mbox{ to } 85^{\circ} C \end{array}$

Parameter Part* Status Symbol Min Max Units Conditions Loaic "1" 2.0 Vcc+1 v ИΗ Input Voltages all Logic "0" VIL -0.1 0.8 v VIN= OV to VCC Input Leakage all ILI -10 10 μA Logic "1" νон 2.4 v IOH = -4mA**Output Voltages** all Logic "0" VOL 0.45 v IOL = 16mAVOUT = 0V to VCC Output Leakage all LO -10 10 μA pF CIN 6 VIN = 0V; Tamb = 25°C; Input Capacitance all f = 1MHzVOUT= 0V;Tamb = 25°C; **Output Capacitance** all COUT 12 pF f = 1MHz Power Suppy Current, TTL input 80 VCC = 5.5V; CE/VPP = VIL S.L ICC1 mA SX,LX TTL input mΑ Active ICC2 90 f = 2MHz: lout = 0mA: VIL = -0.1V to 0.8 V; VIH= 2.0V to Vcc; Note 1 Power Supply Current, S ICC(S)1 40 mΑ Standby SX 50 mΑ Power Supply Current, TTL input 2 mA L ICC(S)2 Standby LX TTL input 3 mΑ **CMOS** input L, LX 100 μA $\overline{CE}/VPP = VCC \pm 0.2V$

* Parts: S = Standard Power; L = Low Power; X = Industrial Temp Range;

Notes: (1) AC Power component above 2 MHz: 3mA/MHz for standard part; 5 mA/MHz for industrial temperature range part.


READ OPERATION AC Characteristics

AC Testing Waveform: Output Load: Input Rise and Fall Times: Ambient Temperature: $\label{eq:VIH} \begin{array}{l} \mathsf{VIH}=3.0\mathsf{V} \text{ and } \mathsf{VIL}=0.0\mathsf{V}; \ \mathsf{VOH}=\mathsf{VOL}=1.5\mathsf{V} \\ \mathsf{1} \ \mathsf{TTL} \ \mathsf{Load}+\mathsf{30} \ \mathsf{pF} \\ \mathsf{5} \ \mathsf{nsec} \\ \mathsf{Commercial:} \ \ \mathsf{Tamb}= \ \ \mathsf{0}^\circ \mathsf{C} \ \mathsf{to} \ \mathsf{70}^\circ \ \mathsf{C} \\ \mathsf{Industrial:} \ \ \mathsf{Tamb}= \ -\mathsf{40}^\circ \ \mathsf{C} \ \mathsf{to} \ \mathsf{85}^\circ \ \mathsf{C} \end{array}$

Parameter	Part*	Sym	27HC	641-40**	27HC	641-45	27HC	641-55	27HC	641-7 0	Units	Conditions
			Min	Мах	Min	Мах	Min	Max	Min	Max		
Address to Output Delay	all	tacc		40		45		55		70	ns	
CE/VPP to Output Delay	L S	tCE1 tCE2		40 30		45 35		55 35		70 45	ns	
CE/VPP to O/P High Impedance	all	toff	0	25	0	25	0	30	0	35	ns	
Output Hold from Address or CE/VPP, which- ever goes first	all	tон	0		0		0		0		ns	

* Parts: S = Standard Power; L = Low Power

** 27HC641-40 is only available in commercial temperature range



© 1990 Microchip Technology Inc.

PROGRAMMING DC Characteristics

Ambient Temperature: Tamb = $25^{\circ} \text{ C} \pm 5^{\circ} \text{ C}$ For $\overline{\text{CE}}/\text{VPP}$ and Vcc Voltages refer to Programming Algorithms

Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1" Logic "0"	Vih Vil	2.0 -0.1	Vcc+1 0.8	V V	
Input Leakage		lLı	-10	10	μA	VIN = OV to Vcc
Output Voltages during verification	Logic "1" Logic "0"	Voh Vol	2.4	0.45	v v	Юн = - 4mA ЮL = 16mA
Vcc Current, program & verify		lcc		80	mA	
VPP Current, program		IPP		40	mA	
A9 Product Identification		Vн	11.5	12.5	v	

PROGRAMMING

AC Characteristics

AC Testing Waveform: VIH = 2.4 V and VIL = 0.45 V; VOH = 2.0 V; VOL = 0.8 V Output Load: 1 TTL Load + 100 pF Ambient Temperature: Tamb = 25° C \pm 5° C For CE/VPP and Vcc Voltages, refer to Programming Algorithms


for Program, Program Verify	
and Program Inhibit Modes	

Parameter	Symbol	Min	Max	Units	Remarks
Address Set-Up Time	tas	2		μs	
Data Set-Up Time	tDS	2		μs	
Data Hold Time	tDH	2		μs	
Address Hold Time	tан	0		μs	
Float Delay (3)	tDF	0	130	ns	
Vcc Set-Up Time	tvcs	2		μs	
Program Pulse Width (1)	tPW	0.95	1.05	ms	1 ms typical
Program Pulse Width (1)	tPW	95	105	μs	100 μs typical
Overprogram Pulse Width (2)	tOPW	2.85	78.75	ms	
CE to Output Delay	tCE		100	ns	
		I I	1 .	1	

Notes: (1) For Express algorithm, initial programming width tolerance is 100 μ sec ±5%. For fast programming algorithm, initial program pulse width tolerance is 1 msec ± 5%.

(2) For fast programming algorithm, the length of the overprogram pulse may vary from 2.85 to 78.75 msec as a function of the iteration counter value.

(3) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).



MODES

Operating Modes	CE/VPP	A9	00 - 07
Read/Program Verify	ViL	Х	Dout
Program	VH	х	DIN
Standby/Program Inhibit	Ин	X	High Z
Identify	ViL	Vн	Identity Code
-			-

X = Don't Care

Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

the $\overline{\text{CE}}/\text{VPP}$ pin is low to power up (enable) the chip

For Read operations on the low powered version, if the addresses are stable, the address access time (tACC) is equal to the delay from \overline{CE}/VPP to output (tCE). A faster \overline{CE}/VPP access time (tCE) is available on the standard part to provide the additional time for decoding for the \overline{CE}/VPP signal.

3

27HC641

Standby Mode

The standby mode is defined when the CE/VPP pin is high (VIH).

When this condition is met, the supply current will drop from 80mA to $100\mu A$ on the low power part and to 40mA on the standard part.

Erase Mode

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all "1"'s state as a result of being exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000 μ W/cm² for 20 minutes.

Programming Mode

Two programming algorithms are available. The fast programming algorithm is the industry-standard programming mode that requires both initial programming pulses and overprogramming pulses. A flowchart of the fast programming algorithm is shown in Figure 1.

The Express algorithm has been developed to improve on the programming throughput times in a production environment. Up to 10 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the Express algorithm is shown in Figure 2.

The CE/VPP is a multifunction pin that controls the programming of the 27HC641.

Programming takes place when:

- a) Vcc is brought to proper voltage,
- b) the \overline{CE} /VPP pin is pulsed at the proper VH level.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0 - A12 and the data to be programmed is presented to pins O0 - O7. When data and address are stable, a high voltage pulse (VH) on the \overline{CE}/VPP line programs that location.

Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- a) Vcc is at the proper level,
- b) the CE/VPP line is low.

<u>Inhibit</u>

When programming multiple devices in parallel with different data, only \overrightarrow{CE}/VPP needs to be under separate control to each device. By pulsing the \overrightarrow{CE}/VPP line to a VH on a particular device, that device will be programmed; all other devices with \overrightarrow{CE}/VPP held high (VIH) will not be programmed with the data, although address and data will be available on their input pins (i.e., when a level (VIH) is present on \overrightarrow{CE}/VPP) and the device is inhibited from programming.

Identity Mode


In this mode specific data is output which identifies the manufacturer as Microchip Technology Inc., and the device type. This mode is entered when Pin A9 is taken to VH (11.5V - 12.5V).

The \overline{CE} /VPP line must be at VIL. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin —►	Input		Output							
Identity	A0	0 7	0 6	0 5	0 4	0 3	0 2	0 1	0 0	H e ×
Manufacturer Device Type	Vil Vih	0 0	0 0	1 0	0 1	1 0	0 0	0 0	1 0	29 10


* Code subject to change.

27HC641



SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





Application Notes EPROM PROGRAMMING ALGORITHM

27CXXX EPROM FAMILY PROGRAMMING ALGORITHM

Overview

Microchip Technology Inc supports three programming algorithms for its CMOS EPROM Family. The selection of an algorithm is an important consideration and will impact the programming time, programming yield and programming margins of the EPROM.

Fast Programming Algorithm

This is the old industry standard programming algorithm with up to 25 1-msec programming pulses and a three times overprogramming pulse. It is a very stable algorithm to use, with its major draw back being an increase in throughput time especially at the larger densities.

Rapid Pulse Programming Algorithm

The Rapid Pulse algorithm provides an alternative to the Fast algorithm. The slight increase in Vcc and VPP during programming allows the use of a narrower 100 usec programming pulse and the removal of the overprogramming pulse associated with the Fast Programming. This translates into a decrease in programming times of nearly 40 to 1 and an increase in throughput of nearly 10 to 1. (Throughput is heavily influenced by the machine cycle time of the programmer during the pre-programming blank check, and the post-programming verification. It also varies from programmer to programmer.)

Express Programming Algorithm

The Express algorithm is an improvement on the Rapid Pulse algorithm. While it exhibits the same excellent throughput as the Rapid Pulse algorithm, its advantage lies in the additional increase in VPP and VCc applied during programming. The higher VPP and VCc voltages provide additional charge to the floating gate during programming. After each programming pulse, the cell is verified against VCc (6.5 Volts for Express, 6.25 volts for Rapid Pulse). This verification step with a higher VCc ensures improvement in programming margins over the Rapid Pulse algorithm.

3

Algorithm Selection

The optimization of programmer throughput is a concern to all EPROM users in a production environment. A major contributor to increasing throughput is shorter programming times. The Express algorithm has been developed to minimize programming times. In addition, sufficient programming margins must be developed to insure EPROM functionality over the full range of voltage and temperature variations. The higher Vcc and Vpp voltages generate this increased margin and provide additional guardband against the effects of aging hardware.

Progr	Programming Times (sec)								
Memory Size Fast Rapid Express									
64K	32.8	0.819	0.819						
128K	131.1	1.64	1.64						
256K	93/32	3.28	3.28						
512K	262.2	6.55	6.55						
512K ote: Actual throug									


time of the programmer during pre-programming blank check, and the post-programming verification.


Microchip Programming Algorithm Recommendations


Microchip recommends that the Express algorithm be used on all commercial/industrial EPROMs (when available).

The Fast Programming algorithm should be your second choice for the 64K and the 128K EPROMs, with Rapid Pulse being the second choice for the 256K and 512K EPROMs. The remaining algorithm should be your third choice. This recommendation is based on the maximization of programmer throughput and cell margins. At the smaller density (when Express is not available) the increased margins supplied by the Fast Programming far outweigh the small increase in throughput of Rapid Pulse. As you increase density, programming throughput becomes the dominant criteria.

Data I/O Family Code and Pin-Outs*									
Size	Fast	Rapid	Express						
64K	93/33	5C/33	115/033						
128K	93/51	5C/51	115/051						
256K	93/32	5C/32	115/032						
C512 512K		5E/A4	116/0A4						
	Size 64K 128K 256K	Size Fast 64K 93/33 128K 93/51 256K 93/32	Size Fast Rapid 64K 93/33 5C/33 128K 93/51 5C/51 256K 93/32 5C/32						







3

EPROM PROGRAMMING ALGORITHM

NOTES:



SECTION 4 MICROCONTROLLER PRODUCT SPECIFICATIONS


PIC	PIC 16xxx Series Microcontroller Family4-	1
PIC16C5X	EPROM-Based 8-Bit CMOS Microcontroller Series4-	5
PIC1654S	8-Bit Microcontroller4- 3	35
PIC1655	8-Bit Microcontroller4- 5	51
PIC1670	8 Bit Microcontroller4- 6	67





PIC[®] 16xxx series

PIC 16xxx Series Microcontroller Family



THE PIC FAMILY

A History of Innovation and Success

Microchip's history of innovation and its strong commitment to develop and market leading edge products, is best exemplified by its popular 8-Bit Microcontroller families. Microchip is the first semiconductor company to introduce RISC-like features and offer the time saving flexibility of one-time-programmable (OTP) EPROM 8-Bit MCUs. These new design concepts and the integration of advanced CMOS EPROM technology overcomes three major user barriers, namely: efficiency/performance; time to market; and affordability. The benefits of PIC[®] microcontroller technology are being shared by hundreds of customers worldwide with over 80 million CMOS and NMOS PIC microcontrollers in use.

PIC[®] is a registered trademark of Microchip Technology Inc.

FEATURES

PIC EPROM Technology

PIC's OTP EPROM technology offers a low cost alternative to using competitive ROM based devices for high volume production. EPROM technology also offers several important cost saving advantages namely:

Time-To-Market: Since the financial success of a product is often determined by its time-to-market, through user programmability PIC offers an immediate solution to lengthy market entry delays. Our off-the shelf products eliminate the 10-18 week lead times experienced with conventional ROM based MCU suppliers.

EPROM Flexibility: Means decisions to change codes "on-the-fly" while in development or in mid-production no longer carry a financial or time penalty in the event of error. System performance enhancements which may be critical to market success can now be achieved quickly, effortlessly and cost effectively. Another demonstration of EPROM flexibility is the ability to perform incircuit-programming. This allows for product variants to be developed cost effectively. Participation in high profit custom business becomes economically feasible with OTP PICs.

Off-The-Shelf: EPROM technology benefits the user by eliminating the need for substantial inventories and limits exposure to product obsolescence; typical of ROM devices. OTP parts also ensure an immediate supply from a variety of worldwide stocking locations. High volume quick-turn-production (QTP) programming services are also available from Microchip for customers who chose not to perform high volume programming themselves.

PIC's RISC Architecture

PIC's RISC Architecture sets a new standard in performance in the 8-Bit MCU marketplace. The highly efficient and powerful instruction set which supports this architecture requires only 33 single cycle instructions to learn versus 60 to 110 multi-byte instructions common to competitive CISC MCU architectures. Benchmarks have demonstrated that the efficiency of this instruction set provides the user with up to a 2:1 code compaction advantage over competitive products. It has also been demonstrated that this level of efficiency can also reduce code development time by up to 30 percent. 4

© 1990 Microchip Technology Inc.

The PIC's single cycle instructions and RISC architecture facilitates up to five million instructions per second execution throughput. This provides the designer with up to a 5:1 speed advantage over competitive products. This advanced rate of code execution rivals many 16-Bit MCU designs and opens new real-time, high performance application opportunities. Also, memory inefficient, engineering intensive and inaccurate look-up tables can now be replaced with PIC's high level algorithmic processing speed. Applications such as efficient motor control, high speed I/O and high speed data bit stream manipulation now becomes a reality in the 8-Bit domain.

A new design concept of user definable oscillators allows the chip to execute instructions in four speed ranges from DC to 200ns.

PIC's CMOS Design

The PIC employs a fully static CMOS design allowing for reliable low power operation. PIC incorporates on-chip POR and Watchdog Timer circuitry thus eliminating expensive off-chip support components.

Bit manipulation is one of PIC's strongest suits. The designer can now utilize very powerful bit manipulation instructions capable of setting, clearing and testing any bit in any register (including I/O registers) in one instruction cycle. This allows the PIC to efficiently interface to external circuitry and be used as a powerful I/O controller. The I/O is software definable bi-directional. Under software control, each pin of a port can be individually

time multiplexed between input and output or can be programmed into a high impedance state thus supporting multi-chip common bus configurations.

The PIC's small die size and Microchip's advanced CMOS technology support a wide performance range but also allow low operating and standby current. These low currents will make long-life battery dependent projects possible.

PIC's Small Packaging

Microchip has also engineered the world's smallest 8-bit microcontroller package. For highly integrated designs, 300 mil. wide 18 pin PDIP, SOIC and PLCC surface mount packages are available. Tape and reel packaging is also offered for automatic high speed surface mount placement.

PIC Temperature Ranges

The PIC16C5X family is currently available in commercial and industrial temperatures. There are plans to offer this family in automotive and military temperatures.

Upward Migration Path

Future CMOS PIC generations will provide a family of products with embedded analog capabilities, additional I/O, sophisticated timers, increased memory and industry leading CPU power. The capability to address offchip extended RAM/EPROM memory and inter-chip communication is currently under development.

PIC FAMILY PRODUCT GUIDE

High Performance CMOS Microcontrollers...

where performance and power efficiency is prime consideration.

PIC16C5X CMOS MICROCONTROLLER											
Part Number	Pins	I/O	RAM	ROM	EPROM	Oscillator Range	Min.Instr.Cycle	Available			
PIC16C54	18	12	32 x 8	-	512 x 12	25kHz-20MHz	200ns	NOW			
PIC16C55	28	20	32 x 8	-	512 x 12	25kHz-20MHz	200ns	NOW			
PIC16C56	18	12	32 x 8		1024 x 12	25kHz-20MHz	200ns	NOW			
PIC16C57	28	20	80 x 8	-	2048 x 12	25kHz-20MHz	200ns	NOW			

Low-Cost NMOS Microcontrollers...

for highly cost sensitive applications where the superior performance of the PIC16C5X series is not required.

PIC16XXX	NMOS	MICRO	CONTR	OLLER				
Part Number	Pins	I/O	RAM	ROM	EPROM	Oscillator Range	Min.Instr.Cycle	Available
PIC1654S	18	12	32 x 8	512 x 12	- -	-	2µs	NOW
PIC1655	28	20	32 x 8	512 x 12		-	4μs	NOW
PIC1670	40	32	64 x 8	1024 x 13	-	e e e e e e e e e e e e e e e e e e e	2µs	NOW

PC-HOSTED SYSTEMS SIMPLIFY SOFTWARE DEVELOPMENT

Two advanced PC-hosted systems, the PIC-ICE[™] and PIC PAK[™], are available to help users develop applications software and program PIC16C5X devices quickly and easily. Both operate with IBM PC, XT, AT, or compatibles.

PIC-ICE

The PIC-ICE system provides low-cost in-circuit emulation and debugging and includes an 18-pin and 28-pin EPROM PIC programmer. This low profile module has a handy carrying case and comes with an external power supply, ribbon cabling, cross assembler, PIC16C5X EPROM product samples and a users manual. Key features include a DC to 20MHz operating range, a builtin disassembler, breakpoints and a symbolic debugger.

PIC PAK

The PIC PAK (PIC Applications Kit) is a powerful yet lowcost software development tool that combines assembler and simulator software to compile, execute, debug and analyze microcode in a non-real time environment. An EPROM PIC programmer (PIC PRO) and PIC16C5X EPROM product samples are included for code verification.

PICALC Cross Assembler

The PIC Cross Assembler PICALC is available for several host computer platforms, including IBM PC. Macro assembly and conditional assembly are just a few of the capabilities of PICALC. Besides the PIC16C5x and PIC167x family members. PICALC can generate various object code formats to support Microchip's proprietary development tools as well as third party systems.

PICSIM Software Simulator

The software simulator PICSIM allows PIC16C5x code development on IBM PCs without any additional hardware. It simulates the PIC16C5x series on instruction level. Software trace, break-points, symbolic debugging, and stimulus file generation are just a few of the features available. PICSIM is particularly useful in the early development stages of an application, or when real-time and/or in-circuit emulation are not necessary for the code development.

PICPRO EPROM Programmer

PICPRO is a low volume EPROM programmer for the PIC16C5x series. It allows downloading and programming of PIC object code generated with PICALC from any host computer system providing a serial interface (RS232).

QUALITY FROM THE TOP DOWN AND THE BOTTOM UP

Microchip's sole ownership of its facilities ensures our quality control standards remain consistent throughout all manufacturing steps. Continuous improvement programs are active at every operations level. Equipment for simulation, product testing and failure analysis is constantly updated to the most current levels of sophistication. Our customer support reaches out to the point when a customer ships his product.

To ensure product quality, Microchip conducts accelerated mechanical tests, temperature tests and memory retention tests to explore the many ways failures might occur. Stresses carefully applied over time, guarantee the effective operation of Microchip products. Comprehensive 1,000-hour qualification tests such as high temperature reverse bias, high temperature retention bake, latchup tests and operating life provide precise quality and reliability data. An electrostatic discharge sensitivity test is also conducted in accordance with MIL-STD 883-C, method 5005.

Microchip PIC microcontrollers have demonstrated their reliability in several demanding applications such as high noise, high temperature under-hood automotive applications, NASA space shuttle missions and missile safe-arm fuse control.

CMOS PIC16C5X MICROCONTROLLER RELIABILITY DATA (Failures/Sample Size)

TEST: 125°C DYNAMIC LIFE						
<u>24HR.</u>	<u>168 HR.</u>	500 HR.	<u>1000 HR.</u>	<u>Fits</u>		
4/2344	5/2340	0/2331	1/2331	117 Fits		
TEST: 1	50°C HIGH	I TEMPERA	TURE REVI	ERSE BIAS		
0/162	0/162	0/162	0/162	16 Fits		
TEST: 150°C RETENTION EPROM BAKE						
0/1710	1/1710	1/1709	3/1708	31 Fits		
Failure analysis available upon request.						

4

EXACTING SOLUTIONS FOR DEMANDING APPLICATIONS.....

Smallest Packaging

For highly integrated insertion or surface mount modules, Microchip produces the smallest microcontroller devices in the world. An 18 pin DIP, SOIC or PLCC package makes space limited applications a design reality, such as:

- Handheld devices
- · Automotive modules
- Small PC peripherals
- Consumer products

For even further integration, PIC's in dice form will also be available for Hybrid or COB packaging.

Fastest Operating Speed

For "High Performance" applications, the PIC's 5 million instruction per second architecture offers a very unique solution. With PIC, system designers are now able to replace inaccurate predetermined look-up table values with high precision, real time, algorithmic processing.

PIC can solve several real-time problems often found in designs of:

- Disk Drives
- Pointing Devices/Scanners
- Motor/Compressor Controls
- I/O Processors
- "Glue" Logic Replacement


Lowest Power Consumption

The PIC16C5X families possess one of the lowest standby and operating currents in the industry, opening new design opportunities for battery, solar and remotely powered applications, such as

- Cordless Telephones
- Mobile Telephones
- Automobile Electronic Locks
- Secure Access Remote Control
- Consumer Remote Controls
- Remote Smart Sensors
- Cordless Radar Detectors

A GLOBAL COMMITMENT TO CUSTOMER SUPPORT

Microchip's commitment to microcontroller breakthrough technology is superseded only by our attention to customer support. Through a worldwide network of manufacturing facilities, sales offices and field applications support, Microchip delivers total customer service worldwide.



Microchip Technology Inc. • 2355 W. Chandler Blvd. • Chandler, AZ 85224-6199 • (602) 963-7373 • Printed in USA © 9003

United States: Mid-West (312) 505-0022 - North-East (508) 820-3334 - Mid-Atlantic (516) 232-1930 - South-East (404) 642-6933 - South-Central (214) 733-0391 - North-West (408) 436-7950 - South-West (213) 323-1888 • France (1) 43.99.12.63 • West Germany (089) 609 6072 • United Kingdom (0628) 776433 • Hong Kong 3/3116103 • Japan 3/2348774 • Singapore 235 5326 • Taiwan 2/9146234 • Korea 2/7398543

"Information contained in this publication regarding device applications and the like is intended by way of suggestion only. No representation or warranty is given and no liability is assumed by Microchip Technology Inc. with respect to the accuracy or use of such information. The Microchip logo and name is a registered trademark of Microchip Technology Incorporated. All rights reserved."



PIC®16C5x Series

EPROM-Based 8-Bit CMOS Microcontroller Series

FEATURES

- Low power, high speed CMOS EPROM technology
- Wide variety of EPROM and RAM sizes, oscillator types, frequency ranges and I/O configurations
- · Fully static chip design
- Operating Frequency Range:
- DC 8 MHz (20 MHz future release)
- Operating voltage range:
 Standard: 4.0V to 5.5V
- Low power consumption:
 - < 2 mA (4 MHz, 5V, XTAL oscillator)
- <10 μA standby
- Available in temp ranges:
 - Commercial = $0^{\circ}C$ to + $70^{\circ}C$
 - Industrial = -40°C to + 85°C
- Wide selection of 18 and 28 lead packaging options: PDIP, SOIC, PLCC, or CERDIP Window

- 512 to 2048 words of 12-bit program EPROM
- 32 to 80 words of 8-bit data RAM
- Only 33 single 12-bit-word instructions to learn
- 8 bit ALU
- 12 or 20 bidirectional tristate I/O's
- 2 level stack for subroutine nesting
- Direct, indirect, immediate, and relative addressing modes for data and instructions
- 8 bit real time clock/counter (RTCC) with selectable signal source and trigger edge
- · Free running on-chip watchdog timer
- 8 bit prescaler, assignable to RTCC or watchdog timer
- · Oscillator start up timer

PDIP, SOIC

CERDIP Window

- Security EPROM fuse for code protection
- QTP (factory programming) available

FIGURE 1: PIN CONFIGURATIONS

PDIP, SOIC CERDIP Window

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
PLCC RRRVRR CBBSBB	РLCC В В В В В В
18 17 16 15 14 13 12 RB7 □ 19 11 □ RB0	18 17 16 15 14 13 12 RC1 □ 19 11 □ RB1
N/C ☐ 20 10 ☐ N/C	RC2 20 10 RB0
VDD 22 PIC16C54 8 Vss	RC4 ☐ 22 PIC16C55 8 ☐ RA2 PIC16C57 8 ☐ RA2
N/C 23 7 2 Vss	RC5 [] 23 7] RA1
N/C C 24 6 N/C	RC6 24 6 RA0
OSC2 25 · 5 N/C	RC7 □ 25 · 5 □ N/C 26 27 28 1 2 3 4
ORRRRM	OOMRVN/CV SSCT▷ S
S A A A A T C C 0 1 2 3 C L	
1 C R	2 1 R C

Preliminary Information

PIC[®] is a registered trademark of Microchip Technology, Inc.

© 1990 Microchip Technology Inc.

4

GENERAL DESCRIPTION

The Microchip Technology PIC16C5x series is based on the proven architecture of the PIC165x NMOS 8-bit microcontroller family. Using Microchip's low-power, high-speed CMOS EPROM technology, the PIC16C5x offers additional features like on-chip watchdog timer, tristate I/O, power-down mode, and several prescaler options.

The advantages of the user programmable CMOS EPROM technology allow extremely flexible applications, as well as reduced development costs and turnaround time compared to mask programmable ROM versions.

APPLICATIONS

The PIC16C5x series fits perfectly for applications from high speed automotive and appliance motor control to low-power remote transmitters/receivers, pointing devices, and telecom processors. The EPROM technology allows customizing of application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages for through hole or surface mounting make this microcontroller series perfect for all applications with space limitations. Low cost, high performance, ease of use, and I/O flexibility make the PIC16C5x series very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, replacement of "glue" logic in larger systems, co-processor applications).

PIN FUNCTION TABLE				
Name	Function			
RA0 - RA3	I/O PORT A			
RB0 - RB7	I/O PORT B			
RC0 - RC7	I/O PORT C			
RTCC	Real Time Clock/Counter			
MCLR	Master Clear			
OSC1	Oscillator (input)			
OSC2/CLKOUT	Oscillator (output)			
VDD	Power supply			
Vss	Ground			
N/C	No (internal) Connection			

ARCHITECTURAL DESCRIPTION

HARVARD ARCHITECTURE

The PIC16C5x single-chip microcomputers are lowpower, high-speed, full static CMOS devices containing EPROM, RAM, I/O, and a central processing unit on a single chip.

The firmware architecture is based on a register file concept with separate bus and memories for data and instructions (Harvard architecture). The data bus and memory (RAM) are 8 bits wide while the program bus and program memory (EPROM) have a width of 12 bits. This concept allows a simple yet powerful instruction set designed to emphasize bit, byte and register operations under high speed with overlapping instruction fetch and execution cycles. That means that, while one instruction is executed, the following instruction is already being read from the program memory. A block diagram of the PIC16C5x series is given in Figure 2.

DATA REGISTER FILE

The 8 bit data bus connects two basic functional elements together: the Register File composed of up to 80 addressable 8 bit registers including the I/O Ports, and an 8 bit wide Arithmetic Logic Unit. 32 bytes of RAM are directly addressable while a "banking" scheme, with banks of 16 bytes each, is employed to address larger data memories (Figure 3). Data can be addressed direct, or indirect using the file select register (f4). Immediate data addressing is supported by special "literal" instructions which load data from program memory into the W register.

The register file is divided into two functional groups: operational registers and general purpose registers. The operational registers include the Real Time Clock Counter (RTCC) register, the Program Counter (PC), the Status Register, the I/O registers (PORTs), and the File Select Register. The general purpose registers are used for data and control information under command of the instructions.

In addition, special purpose registers are used to control the I/O port configuration, and the prescaler options.


ARCHITECTURAL DESCRIPTION (CONT.)

ARITHMETIC/LOGIC UNIT (ALU)

The 8 bit wide ALU contains one temporary working register (W Register) and gating to perform Boolean functions between data held in the W Register and any file register.

PROGRAM MEMORY

Up to 512 words of 12 bit wide on-chip program memory (EPROM) can be directly addressed. Larger program memories can be addressed by selecting one of up to four available pages with 512 words each (Figure 4). Sequencing of microinstructions is controlled via the Program Counter (PC) which automatically increments to execute in-line programs. Program control operations, supporting direct, indirect, relative addressing modes, can be performed by Bit Test and Skip instructions, Call instructions, Jump instructions or by loading computed addresses into the PC. In addition, an on-chip two-level stack is employed to provide easy to use subroutine nesting.



PIC16C5X SERIES OVERVIEW

A wide variety of EPROM and RAM sizes, number of I/O pins, oscillator types, frequency ranges, and packaging options is available. Depending on application and production requirements the proper device option can be selected using the following information and tables. When placing orders, please use the "PIC16C5x Product Identification System" on page 32 of this data sheet to specify the correct part number.

UV ERASABLE DEVICES

Four different device versions, as listed in Table 1, are available to accommodate the different EPROM, RAM, and I/O configurations. These devices are optimal for prototype development and pilot series. The desired oscillator configuration is EPROM programmable as "RC", "XT", or "HS". An erased device is configured as "RC" type by default. Depending on the selected oscillator type and frequency, the operating supply voltage must be within the same range as a OTP/QTP part would be specified for.

The PIC development programmer, "PICPRO", can program all members of the PIC16C5x family for prototyping and small-volume production. See page 4-32 for high-volume programming support.

ONE-TIME-PROGRAMMABLE (OTP) DEVICES

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates. OTP devices have the oscillator type pre-configured by the factory, and they are tested only for this special configuration (including voltage and frequency ranges, current consumption). Table 2 below gives an overview about devices available now and planned for future release.

The program EPROM is erased, allowing the user to write his application code into it. In addition, the watchdog timer can be disabled, and/or the code protection logic can be activated by programming special EPROM fuses. The sixteen special EPROM bits for ID code storage are also user programmable.

QUICK-TURNAROUND-PRODUCTION (QTP) DEVICES

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices (see Table 2) but with all EPROM locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

TABLE 1: OVERVIEW UV-ERASABLE DEVICES						
Part #	EPROM	RAM	I/O**	Supply Voltage	Osc.Freq.Range	Package Options
PIC16C54	512 x 12	32 x 8	13	4.0* - 5.5 V	DC - 8 MHz ***	18 ld. Windowed CERDIP
PIC16C55	512 x 12	32 x 8	21	4.0* - 5.5 V	DC - 8 MHz ***	28 ld. Windowed CERDIP
PIC16C56	1K x 12	32 x 8	13	4.0* - 5.5 V	DC - 8 MHz ***	18 ld. Windowed CERDIP
PIC16C57	2K x 12	80 x 8	21	4.0* - 5.5 V	DC - 8 MHz ***	28 ld. Windowed CERDIP

 Frequencies above 4 MHz and/or operation in the industrial temperature range (-40 to +85°C) require that VDD is greater than 4.75 V.

** Includes RTCC pin

*** Device operation is currently guaranteed up to 8 MHz oscillator frequency.

Please contact Microchip Technology Inc. for expected release dates of 20 MHz devices.

Part #	EPROM	RAM	I/O*	Supply*** Voltage	Osc. Type	Freq. Range	Package Options (Note)
PIC16C54RC	512 x 12	32 x 8	13	4.0 - 5.5 V	RC	DC - 4 MHz	DIP-18, SOIC-18, PLCC-28
PIC16C54XT	512 x 12	32 x 8	13	4.0 - 5.5 V	XTAL, Ext.	0.4 - 4 MHz	DIP-18, SOIC-18, PLCC-28
PIC16C54HS	512 x 12	32 x 8	13	4.5 - 5.5 V	XTAL, Ext.	4 - 8 MHz **	DIP-18, SOIC-18, PLCC-28
PIC16C55RC	512 x 12	32 x 8	21	4.0 - 5.5 V	RC	DC - 4 MHz	DIP-28, SOIC-28, PLCC-28
PIC16C55XT	512 x 12	32 x 8	21	4.0 - 5.5 V	XTAL, Ext.	0.4 - 4 MHz	DIP-28, SOIC-28, PLCC-28
PIC16C55HS	512 x 12	32 x 8	21	4.5 - 5.5 V	XTAL, Ext.	4 - 8 MHz **	DIP-28, SOIC-28, PLCC-28
PIC16C56RC	1K x 12	32 x 8	13	4.0 - 5.5 V	RC	DC - 4 MHz	DIP-18, SOIC-18, PLCC-28
PIC16C56XT	1K x 12	32 x 8	13	4.0 - 5.5 V	XTAL, Ext.	0.4 - 4 MHz	DIP-18, SOIC-18, PLCC-28
PIC16C56HS	1K x 12	32 x 8	13	4.5 - 5.5 V	XTAL, Ext.	4 - 8 MHz	DIP-18, SOIC-18, PLCC-28
PIC16C57RC	2K x 12	80 x 8	21	4.0 - 5.5 V	RC	DC - 4 MHz	DIP-28, SOIC-28, PLCC-28
PIC16C57XT	2K x 12	80 x 8	21	4.0 - 5.5 V	XTAL, Ext.	0.4 - 4 MHz	DIP-28, SOIC-28, PLCC-28
PIC16C57HS	2K x 12	80 x 8	21	4.5 - 5.5 V	XTAL, Ext.	4 - 8 MHz	DIP-28, SOIC-28, PLCC-28


* Including RTCC pin

** Device operation is currently guaranteed up to 8 MHz oscillator frequency.

Please contact Microchip Technology for expected release dates of 20 MHz devices.

*** Minimum supply voltage for industrial temperature range is 4.5V for XT and RC, and 4.75V for HS versions. Devices operating at supply voltages below 4.0V or 4.5V respectively, are under development.

REGISTER FILE ARRANGEMENT



OPERATIONAL REGISTER FILES

f0 INDIRECT DATA ADDRESSING

Not a physically implemented register. f0 calls for the contents of the File Select Register to be used to select a file register. f0 is useful as indirect address pointer. For example, the instruction ADDWF f0, W will add the contents of the register pointed to by the FSR (f4) to the content of the W Register and place the result in W.

f1 REAL TIME CLOCK/COUNTER REGISTER (RTCC)

This register can be loaded and read by the program as any other register. In addition, its contents can be incremented by an external signal edge applied to the RTCC pin, or by the internal instruction cycle clock (CLKOUT=fosc/4).

An 8 bit prescaler can be assigned to the RTCC by writing the proper values to the PSA bit and the PS bits in the OPTION register. If the prescaler is assigned to the RTCC, instructions writing to f1 (e.g. CLRF 1, or BSF1,5, ...etc.) clear the prescaler.

The bit "RTS" (RTCC signal Source) in the OPTION register determines, if f1 is incremented internally or externally.

- RTS=1: The clock source for the RTCC or the prescaler, if assigned to it, is the signal on the RTCC pin. Bit 4 of the OPTION register (RTE) determines, if an increment occurs on the falling (RTE=1) or rising (RTE=0) edge of the signal presented to the RTCC pin.
- RTS=0: The RTCC register or its prescaler, respectively, will be incremented with the internal instruction clock (= Fosc/4). The "RTE" bit in the OPTION register and the RTCC pin are "don't care" in this case. However, the RTCC pin must be tied to VDD or VSS, whatever is convenient, to prevent unintended entering of test modes and to reduce the current consumption in low power applications.

As long as clocks are applied to the RTCC (from internal or external source, with or without prescaler), f1 keeps incrementing and just rolls over when the value "OFF16" is reached. All increment pulses for f1 are delayed by two instruction cycles. After writing to f1, for example, no increment takes place for the following two instruction cycles. This is independent if internal or external clock source is selected. If a prescaler is assigned to the RTCC, the output of the prescaler will be delayed by two cycles before f1 is incremented.

f2 PROGRAM COUNTER

The program counter generates the addresses for the up to 2048 x 12 on-chip EPROM cells containing the program instruction words (Figure 4).

Depending on the device type, the program counter and its associated two-level hardware stack is 9 - 11 bits wide.

TABLE 3: PROGRAM COUNTER/STACK WIDTH					
Part #	PC width	Stack width			
PIC16C54/PIC16C55 PIC16C56 PIC16C57	9 bit 10 bit 11 bit	9 bit 10 bit 11 bit			

The program counter is set to all "1"s upon a RESET condition. During program execution it is auto incremented with each instruction unless the result of that instruction changes the PC itself:

- a) "GOTO" instructions allow the direct loading of the lower 9 program counter bits.
- b) "CALL" instructions load the lower 8 bit of the PC directly while the ninth bit is cleared to "0". The PC value, incremented by one, will be pushed into the stack.
- c) "RETLW" instructions load the program counter with the top of stack contents.
- MOVWF 2" allows the loading of computed addresses from the W register into the program counter.
- e) "ADDWF 2" allows adding of relative addresses to the current PC contents. In this case the PC will also be incremented. That is, adding "000" to f2 results in the PC value PC + 1.

In the cases d) and e), the ninth bit of the PC will always be cleared to "0". Thus, indexed addressing is only possible within the lower half of a program memory page (addresses 000-0FF, 200-2FF, 400-4FF, 600-6FF).

Program Memory Page Select (PIC16C56/ PIC16C57 Only):

The most significant program counter bit(s) will be loaded with the contents of the page preselect bits in the status register f3 upon execution of a "GOTO", "CALL", "ADDWF 2", or "MOVWF 2" instruction. Incrementing the program counter when it is pointing to the last address of a selected memory page is also possible and will cause the program to continue in the next higher page. However, the page pre-select bits in f3 will not be changed, and the next "GOTO", "CALL", "ADDWF 2", "MOVWF 2" instruction will return to the previous page, unless the page pre-select bits have been updated under program control. For example, a "NOP" at location "1FF"(page 0) increments the PC to "200" (page 1). A "GOTO xxx" at "200" will return the program to address "xxx" on page "0" (assuming that the page preselect bits in f3 are "0".

Upon a RESET condition, page 0 is pre-selected while the program counter addresses the last location in the last page. Thus, a "GOTO" instruction at this location will automatically cause the program to continue in page 0.


Stack

The PIC16C5x series employs a two level hardware push/pop stack (Figure 4).

CALL instructions push the current program counter value, incremented by "1", into stack level 1. Stack level 1 is automatically pushed to level 2. If more than 2 subsequent "CALL"s are executed, only the most recent two return addresses are stored.

For the PIC16C56 and PIC16C57, the page preselect bits of f3 will be loaded into the most significant bits of the program counter. The ninth bit is always cleared to "0" upon a CALL instruction. This means that subroutine entry addresses have to be located always within the lower half of a memory page (addresses 000-0FF, 200-2FF, 400-4FF, 600-6FF). However, as the stack has always the same width as the PC, subroutines can be called from anywhere in the program.

RETLW instructions load the contents of stack level 1 into the program counter while stack level 2 gets copied into level 1. If more than 2 subsequent "RETLW"s are executed, the stack will be filled with the address previously stored in level 2. For the PIC16C56 and PIC16C57, the return will be always to the page from where the subroutine was called, regardless of the current setting of the page pre-select bits in file register f3. Note that the W register will be loaded with the literal value specified in the RETLW instruction. This is in particular useful for the implementation of "data" tables within the program memory.



f3 STATUS WORD REGISTER

This register contains the arithmetic status of the ALU, the RESET status, and the page preselect bits for larger program memories than 512 words (PIC16C56, PIC16C57).

f3 can be altered under program control only via bit set, bit clear, or MOVWF 3 instructions except for the "TO" and "PD" bits.

For other instructions, affecting any status bits, see section "Instruction Set Summary."

Time out and power down status bits (TO, PD)

The "TO" and "PD" bits in the status register f3 can be tested to determine if a RESET condition has been caused by a watchdog timer time-out, a power-up condition, or a wake-up from SLEEP by the watchdog timer or MCLR pin.

These status bits are only affected by events listed in Table 4.




TABLE 4: EVENTS AFFECTING PD/TO STATUS BITS					
Event	то	PD	Remarks		
Power-up	1	1			
WDT Timeout	0	Х	No effect on PD		
SLEEP instruction	1	0			
CLRWDT instruction	1	1			

Note: A WDT timeout will occur regardless of the status of the TO bit. A SLEEP instruction will be executed, regardless of the status of the PD bit. Table 5 reflects the status of PD and TO after the corresponding event.

TABLE 5: PD/TO STATUS AFTER RESE				
TO PD		RESET was caused by		
0	0	WDT wake-up from SLEEP		
0	1	WDT time-out (not during SLEEP)		
1	0	MCLR wake-up from SLEEP		
1	1	Power-up		
Х	х	= Low pulse on MCLR input		

Note: The PD and TO bit maintain their status (X) until an event of Table 4 occurs. A low-pulse on the MCLR input does not change the PD and TO status bits.

Program Page Preselect (PIC16C56, PIC16C57 ONLY)

Bits 5-6 of the STATUS register are defined as PAGE address bits PA0 - PA1, and are used to preselect a program memory page. When executing a GOTO, CALL, MOVWF 2, or ADDWF 2 instruction, PA0 - PA1 are loaded into bit A9-A10 of the program counter, selecting one of the available program memory pages. The direct address specified in the instruction is only valid within this particular memory page.

RETLW instructions do not change the page preselect bits.

Upon a RESET condition, PA0-PA2 are cleared to "0"s.

f4 FILE SELECT REGISTER (FSR) PIC16C54/C55/C56

Bits 0-4 select one of the 32 available file registers in the indirect addressing mode (that is, calling for file f0 in any of the file oriented instructions).

Bits 5-7 of the FSR are read-only and are always read as "one"s.

If no indirect addressing is used, the FSR can be used as a 5 bit wide general purpose register.

PIC16C57 ONLY

Bit 5 and 6 of the FSR select the current data memory bank (Figure 3).

The lower 16 bytes of each bank are physically identical and are always selected when bit 4 of the FSR (in case of indirect addressing) is "0", or bit 4 of the direct file register address of the currently executing instruction is "0" (e.g. MOVWF 08).

Only if bit 4 in the above mentioned cases is "1", bits 5 and 6 of the FSR select one of the four available register banks with 16 bytes each.

Bit 7 is read-only and is always read as "one."

PIC®16C5x Series

I/O REGISTERS (PORTS)

The I/O registers can be written and read under program control like any other register of the register file. However, "read" instructions (e.g. MOVF 6,W) read always the I/O pins, regardless if a pin is defined as "input" or "output." Upon a RESET condition, all I/O ports are defined as "input" (= high impedance mode) as the I/O control registers (TRISA, TRISB, TRISC) are all set to "ones."

The execution of a "TRIS f" instruction with corresponding "zeros" in the W-register is necessary to define any of the I/O pins as output.

f5 (PORT A)

4-bit I/O register. Low order 4 bits only are used (RA0 - RA3). Bit 4 - 7 are defined as "zeros."

f6 (PORT B)


8-bit I/O register.

f7 (PORT C)

PIC16C55/C57 : 8-bit I/O register PIC16C54/C56 : General purpose register.

I/O INTERFACING

The equivalent circuit for an I/O port bit is shown in Figure 5. All ports may be used for both input and output operations. For input operations these ports are nonlatching. Any input must be present until read by an input instruction (e.g. MOVF 6, W). The outputs are latched and remain unchanged until the output latch is rewritten. For use as an output, the I/O control register (TRISA, TRISB, TRISC) must be zero in order to enable the output buffer. For use as an input the I/O control register must be "one" in order to allow an external device to drive the port high or low. This principle is the same whether operating on individual pins or the entire port. Any I/O pin can be programmed individually as input, output or bidirectional pin.



I/O PROGRAMMING HINTS

BIDIRECTIONAL I/O PORTS

- a) Some instructions operate internally as input followed by output operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation, and re-output the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. As an example, a BSF operation on bit 5 of f6 (Port B) will cause all eight bits of f6 to be read into the CPU. Then the BSF operation takes place on bit 5 and f6 is re-output to the output latches. If another bit of f6 is used as a bidirectional I/O pin (say bit 0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit 0 is switched into output mode later on, the content of the data latch may now be unknown.
- b) A pin actively outputting a "0" or "1" should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may disturb an otherwise clean power supply, and proper device functionality is not guaranteed.

For "wired-or" outputs (assuming negative logic), it is recommended to use external pull-up resistors on the corresponding pins. The pin should be left in high-impedance mode, unless a "0" has to be output. Thus, external devices can drive this pin "0" as well. "Wired-and" outputs can be realized in the same way, but with external pull-down resistors and only actively driving the "1" level from the PIC. The resistor values are user selectable, but should not force output currents above the specified limits (see DC Characteristics).

SUCCESSIVE OPERATIONS ON I/O PORTS

Writing to an I/O port happens always at the end of an instruction cycle, while for reading, the data have to be valid as shown in Figure 20.

Therefore, care must be exercised if successive instructions operate on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or an other instruction not accessing this I/O port.

OPERATION IN NOISY ENVIRONMENT

In noisy application environments, for example keyboards which are exposed to ESD (Electro Static Discharge), register contents can get corrupted due to noise spikes.

The on-chip watchdog timer will take care of all situations involving program sequence "lock-ups." However, if a I/O control register gets corrupted, the program sequence may still be executed properly although an input pin may have switched unintentionally to an output. In this case, the program would always read the same value on this pin. This may result, for example, in a keyboard "lock-up" situation without leading to a watchdog timer timeout. Thus, it is recommended to redefine all I/O pins in regular time intervals (inputs as well as outputs). The optimal strategy is to update the I/O control register every time before reading or putting data out.

PIC®16C5x Series

GENERAL PURPOSE REGISTERS

PIC16C54/C55/C56 :

f0816 - f1F16: are general purpose register files.

PIC16C57 ONLY:

f0816 - f0F16:	are general purpose register files which are always selected, independent of bank select.
f1016 - f1F16:	general purpose register files in memory bank 0
f2016 - f2F16:	physically identical to f00 - f0F
f3016 - f3F16:	general purpose register files in memory bank 1
f4016 - f4F16:	physically identical to f00 - f0F
f5016 - f5F16:	general purpose register files in memory bank 2
f6016 - f6F16:	physically identical to f00 - f0
f7016 - f7F16:	general purpose register files in memory bank 3

SPECIAL PURPOSE REGISTERS

W WORKING REGISTER

Holds second operand in two operand instructions and/ or supports the internal data transfer.

TRISA I/O CONTROL REGISTER FOR PORT A (f5)

Bit 0 - 3 only available. The corresponding I/O port (f5) is only 4 bit wide.

TRISB	I/O CONTROL	REGISTER FOR
	PORT B (f6)	


TRISC I/O CONTROL REGISTER FOR PORT C (f7)

The I/O control registers will be loaded with the content of the W register by executing of the TRIS f instruction. A "1" in the I/O control register puts the corresponding I/O pin into a high impedance mode. A "0" puts the contents of file register f5, f6, or f7, respectively, out on the selected I/O pins.

These registers are "write-only" and are set to all "ones" upon a RESET condition.

OPTION PRESCALER/RTCC OPTION REGISTER

Defines prescaler assignment (RTCC or WDT), prescaler value, signal source and signal edge for the RTCC. The OPTION register is "write-only" and is 6 bit wide. By executing the "OPTION" instruction, the contents of the "W" register will be transferred to the option register. Upon a RESET condition, the option register will be set to all "ones."



RESET CONDITION

A RESET condition can be caused by applying power to the chip (power-up), pulling the MCLR input "low", or by a Watchdog Timer Timeout. The device will stay in RESET as long as the oscillator start-up timer (OST) is active or the MCLR input is "low."

During a RESET condition the PIC function is defined as :

- The oscillator is running, or will be started (powerup or wake-up from SLEEP)
- All I/O port pins (RA0 RA3, RB0 RB7, RC0 -RC7) are put into the high-impedance state (tristated) by setting the "TRIS" registers to all "ones" (= input mode).
- · The Program Counter is set to all "ones"
- The OPTION register is set to all "ones"
- · The Watchdog Timer and prescaler are cleared
- The upper three bits (page select bits) in the Status Register (f3) are cleared to "zero."
- "RC" devices only: The "CLKOUT" signal on the OSC2 pin is held at a"low" level.

PRESCALER

An 8-bit counter is available as prescaler for the RTCC, or as post-scaler for the watchdog timer, respectively (Figure 6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the RTCC and the watch dog timer. Thus, a prescaler assignment for the RTCC means that there is no prescaler for the watchdog timer, and vice versa.

The PSA and PS0-PS2 bits in the OPTION register determine the prescaler assignment and ratio.

The prescaler will be cleared whenever the circuit to which it is assigned is being written to. That is, when assigned to the RTCC, all instructions writing to the RTCC (e.g. CLRF 1, MOVWF 1, BSF 1,xetc.) will clear the prescaler.


PRESCALER PROGRAMMING CAUTIONS

The prescaler assignment is fully under software control. Thus, it can be changed "on the fly" during program execution. To avoid an unintended device RESET, the following instruction sequence has to be executed when changing the prescaler assignment from RTCC to WDT:

1.MOVLW B'xxx00xxx'	;Select internal RTCC clock
2.OPTION	;
3.CLRF 1	;Clear RTCC and prescaler
4.MOVLW B'xxxx1x10'	· · · · · · · · · · · · · · · · · · ·
5.OPTION	;Select WDT prescaler with
	ratio \geq 1:4

Step 1 and 2 are only required if an external RTCC source is used with a clock period less than TcY +20ns. In all other cases, only steps 3-5 are necessary.

No precaution is required when changing the prescaler assignment from WDT to RTCC.



© 1990 Microchip Technology Inc.

BASIC INSTRUCTION SET SUMMARY

Each PIC instruction is a 12-bit word divided into an OP code which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC instruction set summary in Table 6 lists byte-oriented, bit-oriented, and literal and control operations.

For byte-oriented instructions, "f" represents a file register designator and "d" represents a destination designator. The file register designator specifies which one of the 32 PIC file registers is to be utilized by the instruction. For the PIC16C57, bit 5 and 6 in the FSR determine the selected register bank.

The destination designator specifies where the result of the operation is to be placed. If "d" is zero, the result is placed in the W register. If "d" is one, the result is placed in the file register specified in the instruction.

For bit-oriented instructions, "b" represents a bit field designator which selects the number of the bit affected by the operation, while "f" represents the number of the file in which the bit is located.

For literal and control operations, "k" represents an eight or nine bit constant or literal value.

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 µsec. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 µsec.

NOTES TO TABLE 6

- Note1: The 9th bit of the program counter will be forced to a "zero" by CALL, MOVWF 2, or ADDWF 2 instructions.
- Note 2: When an I/O register is modified as a function of itself (e.g. MOVF 6,1), the value used will be that value present on the pins themselves. For example, a tristated pin which data latch is "1" but is driven low by an external device, will be relatched in the low state.
- Note 3: The instruction "TRIS f", where f = 5 or 6 or 7 causes the contents of the W register to be written to the tristate latches of the specified file (port). A "one" forces the pin to a high impedance state and disables the output buffers.
- Note 4: If this instruction is executed on file register f1 (and, where applicable, d=1), the prescaler will be cleared if assigned to the RTCC.

	דבה רי		EDATIONO	(11-6)	(5)	(4	- 0)
DTIE-URIEN		LE REGISTER OP		OPCODE	d	f(FIL	.E #)
nstruction-Binary	(Hex)	Name	Mnemonic, Operands	Operation	Status	Affected	Notes
0000 0000 0000	000	No Operation	NOP			None	
0000 001f ffff	02f	Move W to f	MOVWF f	$W \rightarrow f$		None	1,4
0000 0100 0000	040	Clear W	CLRW -	$0 \rightarrow W$		Z	
0000 011f ffff	06f	Clear f	CLRF f	$0 \rightarrow f$		Z	4
0000 10df ffff	08f	Substract W from f	SUBWF f, d	$f \cdot W \to d [f + W + 1 \to d]$		C, DC, Z	1,2,4
0000 11df ffff	0Cf	Decrement f	DECF f, d	$f - 1 \rightarrow d$		Z	2,4
0001 00df ffff	10f	Inclusive OR W and f	IORWF f, d	$W v f \rightarrow d$		Z	2,4
0001 01df ffff	14f	AND W and f	ANDWF f, d	W & f \rightarrow d		Z	2,4
0001 10df ffff	18f	Exclusive OR W and f	XORWF f, d	$W \oplus f \rightarrow d$		Z	2,4
0001 11df ffff	1Cf	Add W and f	ADDWF f, d	$W + f \rightarrow d$		C, DC, Z	1,2,4
0010 00df ffff	20f	Move f	MOVF f, d	$f \rightarrow d$		Z	2,4
0010 01df ffff	24f	Complement f	COMF f, d	$f \rightarrow d$		Z	2,4
0010 10df ffff	28f	Increment f	INCF f, d	$f + 1 \rightarrow d$		Z	2,4
0010 11df ffff	2Cf	Decrement f,Skip if Zero	DECFSZ f, d	f - 1 \rightarrow d, skip if zero		None	2,4
0011 00df ffff	30f	Rotate right f	RRF f, d	$f(n) \rightarrow d(n-1), C \rightarrow d(7), f(0)$		С	2,4
0011 01df ffff	34f	Rotate left f	RLF f, d	$f(n) \rightarrow d(n+1), C \rightarrow d(0), f(7)$	7) → C	С	2,4
0011 10df ffff	38f	Swap halves f	SWAPF f, d	$f(0-3) \leftrightarrow f(4-7) \rightarrow d$		None	2,4
BIT- ORIEN	3Cf	Increment f,Skip if zero	INCFSZ f, d	$f + 1 \rightarrow d$, skip if zero (11-8) OPCODE	(7-5) b(BIT #	None (4 - (4 -	2,4 · 0) _E #)
BIT- ORIEN	ITED F	ILE REGISTER OP		(11-8) OPCODE	b(BIT #	(4 -	- 0) _E #)
BIT- ORIEN	ITED F	ILE REGISTER OP	ERATIONS	(11-8) OPCODE	b(BIT #	(4 - t) f(FIL	- 0) _E #)
BIT- ORIEN	ITED F	ILE REGISTER OP	ERATIONS Mnemonic,Operan	(11-8) OPCODE ds Operation	b(BIT #	(4 · t) f(FIL ts affected	- 0) _E #) Notes
BIT- ORIEN Instruction-Binar 0100 bbbf ffff	ITED F y (Hex) 4bf	ILE REGISTER OP Name Bit Clear f	ERATIONS Mnemonic,Operand BCF f, b	$(11-8)$ $OPCODE$ $ds Operation$ $0 \to f(b)$	b(BIT #	(4 · t) f(FIL is affected None	- 0) _E #) Notes 2,4
BIT- ORIEN Instruction-Binar 0100 bbbf ffff 0101 bbbf ffff	ITED F y (Hex) 4bf 5bf	ILE REGISTER OP Name Bit Clear f Bit Set f	ERATIONS Mnemonic,Operand BCF f, b BSF f, b	$(11-8)$ $OPCODE$ $ds Operation$ $0 \to f(b)$ $1 \to f(b)$	b(BIT #	(4 - (4 - (4 - (4 - (4 - (4 - (4 - (4 -	- 0) _E #) Notes 2,4
BIT- ORIEN Instruction-Binar 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff	Y (Hex)	ILE REGISTER OP Name Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set	ERATIONS Mnemonic,Operand BCF f, b BSF f, b BTFSC f, b BTFSS f, b	$(11-8)$ $OPCODE$ $ds Operation 0 \rightarrow f(b) 1 \rightarrow f(b) Test bit (b) in file (f): Skip if cl$	b(BIT #	(4 t) f(FIL s affected None None None	- 0) _E #) Notes 2,4 2,4
BIT- ORIEN Instruction-Binar 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff	Y (Hex)	ILE REGISTER OP Name Bit Clear f Bit Set f Bit Test f,Skip if Clear	ERATIONS Mnemonic,Operand BCF f, b BSF f, b BTFSC f, b BTFSS f, b	$(11-8)$ $OPCODE$ $ds Operation$ $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) in file (f): Skip if c Test bit (b) in file (f): Skip if s	b(BIT #	(4 s affected None None None None None	- 0) _E #) Notes 2,4 2,4
BIT- ORIEN Instruction-Binar 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff	y (Hex) 4bf 5bf 6bf 7bf	ILE REGISTER OP Name Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set TROL OPERATION	ERATIONS Mnemonic,Operand BCF f, b BSF f, b BTFSC f, b BTFSS f, b	$(11-8)$ $OPCODE$ $(11-8)$ $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) in file (f): Skip if c Test bit (b) in file (f): Skip if s (11-8)	b(BIT # Statu lear et	(4 f(FIL s affected None None None None None (7 - C	- 0) _E #) Notes 2,4 2,4 2,4 0) RAL)
BIT- ORIEN Instruction-Binar 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff LITERAL AN Instruction-Bina	ITED F y (Hex) 4bf 5bf 6bf 7bf D CON ry (Hex)	ILE REGISTER OP Name Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set TROL OPERATION Name	ERATIONS Mnemonic,Operand BCF f, b BSF f, b BTFSC f, b BTFSS f, b IS	$(11-8)$ $OPCODE$ $(11-8)$ $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) in file (f): Skip if c Test bit (b) in file (f): Skip if s (11-8) OPCODE Operation	b(BIT # Statu lear et	(4 - t) f(FIL is affected None None None (7 - C k (LITEF	- 0) _E #) Notes 2,4 2,4 2,4
BIT- ORIEN Instruction-Binar 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff LITERAL AN	y (Hex) 4bf 5bf 6bf 7bf D CON ry (Hex) 002	ILE REGISTER OP Name Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set TROL OPERATION Name	ERATIONS Mnemonic,Operand BCF f, b BSF f, b BTFSC f, b BTFSS f, b IS	$(11-8)$ $OPCODE$ $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) in file (f): Skip if c Test bit (b) in file (f): Skip if s (11-8) $OPCODE$	b(BIT # Statu lear et	(4 - +) f(FIL 	- 0) _E #) Notes 2,4 2,4 2,4
BIT- ORIEN Instruction-Binar 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff LITERAL AN Instruction-Binar 0000 0000 0010	ITED F y (Hex) 4bf 5bf 6bf 7bf D CON' ry (Hex) 002 003	ILE REGISTER OP Name Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set TROL OPERATION Name	ERATIONS Mnemonic,Operand BCF f, b BSF f, b BTFSC f, b BTFSS f, b IS Mnemonic,Operands OPTION -	$(11-8)$ $OPCODE$ $ds Operation$ $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) in file (f): Skip if circles (11-8) (11-8) OPCODE Operation $W \rightarrow OPTION \text{ register}$	b(BIT # Statu lear et = 	(4 - +) f(FIL +) saffected None None None (7 - C k (LITEF 	- 0) _E #) Notes 2,4 2,4 2,4
BIT- ORIEN Instruction-Binar 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff LITERAL AN Instruction-Binar 0000 0000 0011 0000 0000 0011	ITED F y (Hex) 4bf 5bf 6bf 7bf D CON' ry (Hex) 002 003	ILE REGISTER OP Name Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set TROL OPERATION Name Load OPTION register Go into standby mode	ERATIONS Mnemonic,Operand BCF f, b BSF f, b BTFSC f, b BTFSS f, b IS Mnemonic,Operands OPTION - SLEEP - CLRWDT -	$(11-8)$ $OPCODE$ $(11-8)$ $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) in file (f): Skip if classified (f): Skip if states (11-8) $OPCODE$ $Operation$ $W \rightarrow OPTION register$ $0 \rightarrow WDT, stop oscillator$	b(BIT # Statu lear et = 	(4 - +) f(FIL +) saffected None None None (7 - C k (LITEF 	- 0) _E #) Notes 2,4 2,4 2,4 0) RAL)
BIT- ORIEN Instruction-Binar 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff LITERAL AN Instruction-Binar 0000 0000 0010 0000 0000 0011	ITED F y (Hex) 4bf 5bf 6bf 7bf D CON ry (Hex) 002 003 004 007	ILE REGISTER OP Name Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set TROL OPERATION Name Load OPTION register Go into standby mode Clear Watchdog timer	ERATIONS Mnemonic,Operand BCF f, b BSF f, b BTFSC f, b BTFSS f, b IS Mnemonic,Operands OPTION - SLEEP - CLRWDT - TRIS f	$(11-8)$ $\bigcirc PCODE$ $ds Operation$ $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) in file (f): Skip if clice (11-8) $\bigcirc OPCODE$ $\hline Operation$ $W \rightarrow OPTION register$ $0 \rightarrow WDT, stop oscillator$ $0 \rightarrow WDT (and prescaler, if a)$	b(BIT # Statu lear et = 	(4 ·) f(FIL is affected None None (7 - C k (LITEF itus affected None TO, PD TO, PD	- 0) - E #) Notes 2,4 2,4 2,4 2,4 2,4 () RAL) ed Note
BIT- ORIEN Instruction-Binar 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff LITERAL AN Instruction-Binar 0000 0000 0010 0000 0000 0110 0000 0000 0110 0000 0000 0010	ITED F y (Hex) 4bf 5bf 6bf 7bf D CON ry (Hex) 002 003 004 00f 8kk	ILE REGISTER OP Name Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set TROL OPERATION Name Load OPTION register Go into standby mode Clear Watchdog timer Tristate port f	ERATIONS Mnemonic,Operand BCF f, b BSF f, b BTFSC f, b BTFSS f, b IS Mnemonic,Operands OPTION - SLEEP - CLRWDT - TRIS f	$(11-8)$ $OPCODE$ $(11-8)$ $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) in file (f): Skip if c Test bit (b) in file (f): Skip if s (11-8) OPCODE Operation $W \rightarrow OPTION register$ $0 \rightarrow WDT, stop oscillator$ $0 \rightarrow WDT (and prescaler, if is W \rightarrow I/O control register f$	b(BIT # Statu lear et = 	(4 ·) f(FIL is affected None None None (7 - C k (LITEF itus affecte None TO, PD TO, PD None	- 0) - E #) Notes 2,4 2,4 2,4 2,4 2,4 2,4 2,4 2,4
BIT- ORIEN Instruction-Binar 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff LITERAL AN Instruction-Binar 0000 0000 0010 0000 0000 0110 0000 0000 0110 0000 0000 0110 0000 0000 0110	ITED F y (Hex) 4bf 5bf 6bf 7bf D CON ry (Hex) 002 003 004 00f 8kk 9kk	ILE REGISTER OP Name Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set TROL OPERATION Name Load OPTION register Go into standby mode Clear Watchdog timer Tristate port f Return,place Literal in W	ERATIONS Mnemonic,Operand BCF f, b BSF f, b BTFSC f, b BTFSS f, b IS Mnemonic,Operands OPTION - SLEEP - CLRWDT - TRIS f RETLW k CALL k	$(11-8)$ $OPCODE$ $(11-8)$ $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) in file (f): Skip if c Test bit (b) in file (f): Skip if s (11-8) OPCODE Operation $W \rightarrow OPTION register$ $0 \rightarrow WDT, stop oscillator$ $0 \rightarrow WDT (and prescaler, if a W \rightarrow I/O control register f k \rightarrow W, Stack \rightarrow PC$	b(BIT # Statu lear et = 	(4 s affected None None None None (7 - C k (LITEF tus affecte None TO, PD TO, PD None None None	- 0) - E #) Notes 2,4 2,4 2,4 2,4 2,4 2,4 2,4 2,4
BIT- ORIEN Instruction-Binar 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff LITERAL AN Instruction-Binar 0000 0000 0010 0000 0000 0110 0000 0000 0110 0000 0000 0110 0000 0000 0110 0000 0000 0110 0000 0000 0110 0000 0000 0110	ITED F y (Hex) 4bf 5bf 6bf 7bf D CON ry (Hex) 002 003 004 00f 8kk 9kk Akk	ILE REGISTER OP Name Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set TROL OPERATION Name Load OPTION register Go into standby mode Clear Watchdog timer Tristate port f Return,place Literal in W Call subroutine	ERATIONS Mnemonic,Operand BCF f, b BSF f, b BTFSC f, b BTFSS f, b IS Mnemonic,Operands OPTION - SLEEP - CLRWDT - TRIS f RETLW k CALL k	$(11-8)$ $OPCODE$ $(11-8)$ $OPCODE$ $(11-8)$ $O \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) in file (f): Skip if c (11-8) $OPCODE$ $(11-8)$ $OPCODE$ $Operation$ $W \rightarrow OPTION register$ $0 \rightarrow WDT, stop oscillator$ $0 \rightarrow WDT (and prescaler, if a W \rightarrow I/O control register f k \rightarrow W, Stack \rightarrow PC$ $PC + 1 \rightarrow Stack, k \rightarrow PC$	b(BIT # Statu lear et = 	(4 s affected None None None None (7 - C k (LITEF tus affecte None TO, PD TO, PD None None None None	- 0) - E #) Notes 2,4 2,4 2,4 2,4 2,4 2,4 2,4 2,4
BIT- ORIEN Instruction-Binar 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff LITERAL AN Instruction-Binar 0000 0000 0010 0000 0000 0110 0000 0000 0110 0000 0000 0110 0000 0000 0110 0000 0000 0110 0000 kkkk kkkk	ITED F y (Hex) 4bf 5bf 6bf 7bf D CON ry (Hex) 002 003 004 00f 8kk 9kk Akk Ckk	ILE REGISTER OP Name Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set TROL OPERATION Name Load OPTION register Go into standby mode Clear Watchdog timer Tristate port f Return,place Literal in W Call subroutine Go To address (k is 9 bi	ERATIONS Mnemonic,Operand BCF f, b BSF f, b BTFSC f, b BTFSS f, b IS Mnemonic,Operands OPTION - SLEEP - CLRWDT - TRIS f RETLW k CALL k) GOTO k	$(11-8)$ $OPCODE$ $ds Operation$ $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) in file (f): Skip if c Test bit (b) in file (f): Skip if s (11-8) OPCODE $(11-8)$ OPCODE $Operation$ $W \rightarrow OPTION register$ $0 \rightarrow WDT, stop oscillator$ $0 \rightarrow WDT (and prescaler, if and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second seco$	b(BIT # Statu lear et = 	(4 s affected None None None None (7 - C k (LITEF tus affecte None TO, PD TO, PD None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None	- 0) - E #) Notes 2,4 2,4 2,4 2,4 2,4 2,4 2,4 2,4
BIT- ORIEN Instruction-Binar 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff LITERAL AN Instruction-Binar 0000 0000 0010 0000 0000 0010 0000 0000 0110 0000 0000 0110 0000 0000 0110 0000 0000 0110 0000 kkkk kkkk	ITED F y (Hex) 4bf 5bf 6bf 7bf D CON ry (Hex) 002 003 004 00f 8kk 9kk Akk Ckk Dkk	ILE REGISTER OP Name Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set TROL OPERATION Name Load OPTION register Go into standby mode Clear Watchdog timer Tristate port f Return,place Literal in W Call subroutine Go To address (k is 9 bi Move Literal to W	ERATIONS Mnemonic,Operand BCF f, b BSF f, b BTFSC f, b BTFSS f, b IS Mnemonic,Operands OPTION - SLEEP - CLRWDT - TRIS f RETLW k CALL k) GOTO k MOVLW k	$(11-8)$ $OPCODE$ $ds Operation$ $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) in file (f): Skip if c Test bit (b) in file (f): Skip if s (11-8) OPCODE $(11-8)$ OPCODE $Operation$ $W \rightarrow OPTION register$ $0 \rightarrow WDT, stop oscillator$ $0 \rightarrow WDT (and prescaler, if a W \rightarrow I/O control register f$ $k \rightarrow W, Stack \rightarrow PC$ $PC + 1 \rightarrow Stack, k \rightarrow PC$ $k \rightarrow PC (9 bits)$ $k \rightarrow W$	b(BIT # Statu lear et = 	(4 - t) f(FIL is affected None None None (7 - C k (LITEF tus affecte None TO, PD TO, PD None None None None None None None	- 0) - E #) Notes 2,4 2,4 2,4 2,4 2,4 2,4 2,4 2,4

Notes: See previous page

© 1990 Microchip Technology Inc.

PIC®16C5x Series

WATCHDOG TIMER (WDT)

The watchdog timer is realized as a free running on-chip RC oscillator which does not require any external components. That means that the WDT will run, even if the clock on the OSC1/OSC2 pins of the device has been stopped, for example, by execution of a SLEEP instruction. A WDT timeout generates a device RESET condition. The WDT can be permanently disabled by programming a "zero" into a special EPROM fuse which is not part of the normal program memory EPROM. The PIC development tools "PIC-ICE" and "PICPRO" provide special commands to program this fuse.

WDT PERIOD

The WDT has a time-out period of approx. 18 ms. If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.5 seconds can be realized.

The "CLRWDT" and "SLEEP" instructions clear the WDT and the prescaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

The status bit "TO" in file register f3 will be cleared upon a watchdog timer timeout.

The WDT period is a function of the supply voltage, operating temperature, and may also vary from unit to unit due to variations in the manufacturing process. Please refer to the ELECTRICAL CHARACTERISTICS section and Figures 21, 22 for more details.

SPECIAL WDT PROGRAMMING CAUTIONS:

1. PIC16C54/C55:

If no prescaler is assigned to the WDT, its typical timeout period is 18 ms. However, a CLRWDT or SLEEP instruction has to occur before 1/2 of the time-out period (i.e. 9 ms) is over . Otherwise, the CLRWDT or SLEEP instruction itself will cause a device RESET. If the WDT has a prescaler assigned, the full WDT period is available for a CLRWDT instruction. This precaution is not necessary for the PIC16C56 and PIC16C57.

2. In a noisy application environment the OPTION register can get corrupted. The OPTION register should be updated at regular intervals.

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler) it may take several seconds before a WDT timeout occurs.

OSCILLATOR CIRCUITS

OSCILLATOR TYPES

The PIC16C5x series is available with 4 different oscillator circuits. On windowed devices, a particular oscillator circuit can be selected by programming the configuration EPROM accordingly. The PIC development tools (e.g. PIC-ICE, PICPRO) provide special commands to select the desired oscillator configuration.

On OTP and QTP devices, the oscillator configuration is determined by the factory and the parts are tested only to the according specifications.

CRYSTAL OSCILLATOR

The PIC16C5x-XT, -HS needs a crystal or ceramic resonator connected to the OSC1 and OSC2 pins to establish oscillation (Fig. 7). Note that the series resistor Rs is only required for the "HS" oscillator.

RC OSCILLATOR

For timing uncritical applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operation temperature. In addition, there will be variation from unit to unit due to normal process variation. Figure 9 shows how the R/C combination is connected to the PIC16C5x. Some typical values for the oscillator frequency at given R and C values and supply voltages are listed in Table 7. For Rext values below 2.2 kOhm, the oscillator operation will become unstable, or stop completely. For very high Rext values (e.g. 1 MOhm), the oscillator becomes sensitive to noise and humidity. Thus, we recommend to keep Rext between 5 kOhm and 100 kOhm.


Rext	Cext	VDD	Fosc t = 25° C
5 kOhm	0 pF	5.0 V	4.0 MHz
5 kOhm	20 pF	6.0 V	2.2 MHz
5 kOhm	20 pF	3.5 V	2.5 MHz
10 kOhm	130 pF	5.0 V	480 kHz
10 kOhm	290 pF	5.0 V	245 kHz
100 kOhm	300 pF	3.5 V	30 kHz

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons.

Figure 10 shows the typical dependency of the oscillator frequency from VDD for given Rext/Cext values. Figure 11 shows the frequency as a typical function of the

operating temperature with given R, C, and VDD values. Note that this graph is normalized to 25° C.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Fig. 20 for timing).



OSCILLATOR START-UP TIMER (OST)

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. An on-chip oscillator start-up timer is provided which keeps the device in a RESET condition for approx. 18 ms after the voltage on the MCLR pin has reached the VIHMC input level. Thus, external RC networks connected to the MCLR input are not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications.

The OST will also be triggered upon a watchdog timer timeout. This is in particular important for applications using the WDT to awake the PIC16C5x from SLEEP mode automatically.

POWER DOWN MODE (SLEEP)

The power down mode is entered by executing a SLEEP instruction.

When enabled, the watchdog timer will be cleared but keeps running, the bit "PD" in the status register (f3) is cleared, the "TO" bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP command was executed (High, Low, Hi-Z).

For lowest current consumption in this mode, all I/O pins should be either at VDD, or VSS, with no external circuitry drawing current from the I/O pin. If the I/O pins are in the High-Z mode they must be pulled high or low externally in order to avoid switching currents caused by floating inputs.

The MCLR pin must be at VIHMC. The RTCC pin must be at VILRT or VIHRT.

WAKE-UP

The device can be awakened by a watchdog timer timeout (if it is enabled) or an externally applied "low" pulse at the MCLR pin. In both cases the PIC will stay in RESET mode for one oscillator start-up timer period (triggered from rising edge on MCLR or WDT timeout) before normal program execution resumes.

The "PD" bit in the STATUS register, which is set to one during power on , but cleared by the "SLEEP" command, can be used to determine if the processor was powered up or awakened from the power down mode (Table 5). The TO bit in the Status register can be used to <u>deter-</u> mine, if the "wake up" was caused by an external MCLR signal or a watchdog timer time out. NOTE: Some applications may require external R/C networks on the MCLR pin in order to allow for oscillator startup times longer than one OST period. In this case, a WDT wake up from power down mode is not recommended, because a RESET generated by a WDT time out does not discharge the external capacitor, and the PIC will be in RESET only for the oscillator start-up timer period.

CONFIGURATION EPROM

The configuration EPROM consists of four EPROM fuses which are not part of the normal EPROM for program storage.

Two are for the selection of the oscillator type (program only on parts in package with window), one is the watchdog timer enable fuse, and one is the code protection fuse.

The PIC development tools allow the setting of these fuses with special commands.

OTP or QTP devices have the oscillator configuration programmed by the factory and the parts are tested accordingly. The packages are marked with the suffixes "XT", "RC", "HS" following the part number to identify the oscillator type and operating range.

CUSTOMER ID CODE

The PIC16C5x series has 16 special EPROM bits which are not part of the normal program memory. These bits are available to the user to store an Identifier (ID) code, checksum, or other informative data. They cannot be accessed during normal program execution. The PIC16C5x programmers (PICPRO) provide special commands to read or write these ID bits.

CODE PROTECTION

The program code written into the EPROM can be protected by programming the code protection fuse with "0".

If the code protection logic is activated, the contents of the program EPROM cannot be read out in a way that the program code can be reconstructed. In addition, all memory locations starting at 04016 and above are protected against programming.

It is still possible to program locations 00016 - 03F16, the 16 ID bits, the watchdog timer disable fuse, and, for windowed parts only, the oscillator configuration.

Note that the configuration fuses and the ID bits can still be read, even if the code protection logic is active.

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS*

Ambient temperature under bias
Voltage on any pin with respect to Vss
(except VDD and MCLR)0.6V to VDD +0.6V
Voltage on VDD with respect to Vss0 to +9.5 V
Voltage on MCLR with respect to Vss
(Note 2)0 to +14 V
Total power Dissipation (Note 1)800 mW
Max. Current out of Vss pin150 mA
Max. Current into VDD pin50 mA
Max. Output Current sinked by any I/O pin25 mA
Max. Output Current sourced by any I/O pin20 mA
Max. Output Current sourced by a single
I/O port (Port A, B, or C)40 mA
Max. Output Current sinked by a single
I/O port (Port A, B, or C)50mA

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Notes: 1. Total power dissipation should not exceed 800 mW for the package. Power dissipation is calculated as follows: Pdis = VDD x {IDD - Σ loh} + Σ {(VDD-Voh) x loh}

+ Σ (Vol x lol)

2. Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80mA, may cause latch-up. Thus, a series resistor of 50- 100Ω should be used when applying a "low' level to the MCLR pin rather than pulling this pin directly to Vss.

PIN DESCRIPTIONS								
Name	Function	Observation						
RA0 - RA3	I/O PORT A	4 input/output lines						
RB0 - RB7	I/O PORT B	8 input/output lines						
RC0 - RC7	I/O PORT C	8 input/output lines, (PIC16C55/C57 only)						
RTCC	Real Time Clock/Counter	Schmitt Trigger Input						
MCLR	Master Clear	Clock input to RTCC register. Must be tied to Vss or VDD if not in use to avoid unintended entering of test modes and to reduce current consumption. Schmitt Trigger Input						
		A "Low" voltage on this input generates a RESET condition for the PIC16C5x microcontroller. A rising voltage triggers the on-chip oscillator start-up timer which keeps the chip in RESET mode for about 18ms. This						
OSC1	Oscillator (input)	input must be tied directly, or via a pull-up resistor, to VDD. "XT", "HS" devices: Input terminal for crystal, ceramic resonator, or external clock generator. "RC" devices : Driver terminal for external RC combination to establish oscillation.						
OSC2/CLKOUT	Oscillator (output)	For "XT", "HS" devices: Output terminal for crystal and ceramic resonator. Do not connect any other load to this output. Leave open if external clock generator is used. For "RC" devices : A "CLKOUT" signal with a frequency of 1/4 Fosc1 is put out on this pin.						
VDD	Power supply							
Vss	Ground							
N/C	No (internal) Connection							

4

DC CHARACTERISTICS, POWER SUPPLY PINS	Standard Operating Conditions PIC16C5x Operating temperature PIC16C5xI Operating temperature					$0 \le Ta \le +70$ °C -40 ≤ Ta ≤ +85°C, unless otherwise stated		
Characteristic	Sym	Min PIC 16C5x	Min PIC 16C5xl	Typ (Note 1)	Max	Units	Conditions	
Supply Voltage PIC16C5xXT (Note 3) PIC16C5xRC (Note 3) PIC16C5xHS (Notes 3,8) PIC16C5xHS (Notes 3,8)	VDDxt VDDrc VDDhs VDDhs	4.0 4.0 4.5	4.5 4.5 4.75		5.5 5.5 5.5 5.25	V V V V	Fosc = 4 MHz Fosc = 4 MHz Fosc = 8 MHz Fosc = 8 MHz	
RAM Data Retention Voltage (Notes 3, 4)	VDR			1.5	-	v	Device in SLEEP mode	
Power-on trip voltage to set 'TO" and "PD" status bit	VPOR			1.2		v	at VDD pin (Note 7), MCLR pin tied to VDD	
Supply Current (Notes 2, 3) PIC16C5xXT PIC16C5xRC (Note 6) PIC16C5xHS (Note 8)	IDDXt IDDrc IDDhS			1.8 1.8 4.8	3.3 3.3 10.0	mA mA mA	, , ,	
Power Down Current (Notes 3, 5) PIC16C5x	IPD1 IPD2			10 5	TBD TBD	μΑ μΑ	SLEEP, All I/Os at VDD or Vss. VDD = 3.5V, WDT enabled, @25°C SLEEP, All I/Os at VDD or Vss. VDD = 3.5V, WDT disabled, @25°C	

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, RT = VDD, MCLR = VDD; WDT enabled/disabled as specified.

b) For stand-by current measurements, the conditions are the same, except that the device is in SLEEP mode. Data include PIC16C54/PIC16C55 only.

Note 4: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

Note 5: The power down current in SLEEP mode does not depend on the oscillator type. Maximum values will be available when characterization of all product variants is complete.

Note 6: Does not include current through Rext. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

Note 7: On the rising edge of VDD, when VDD exceeds VPOR the device will be in RESET until the oscillator start-up timer times out.

Note 8: 20 MHz for future release.

Note 3:

PIC®16C5x Series

DC CHARACTERIS		UPPLY	Standard Operating Conditions Operating temperature -40 < TA < +85°C, unless otherwise stated					
Characteristic	Sym	Min	Typ (Note 1)	Мах	Units	Conditions		
Input Low Voltage								
I/O ports	VIL	Vss		0.2 Vdd	V	Pin "tristated"		
MCLR	VILMC	Vss		0.15 VDD	V V			
RTCC	VILRT	Vss		0.15 VDD	V			
OSC1	VILOSC	Vss		0.15 VDD	V	PIC16C5xRC only! (Note 6)		
OSC1	VILOSC	Vss	0.3 Vdd		V	Driven with external clock. Not PIC16C5xRC.		
Input High Voltage								
I/O ports	VIH	2.0		VDD	v l	Pin "tristated"		
MCLR	VIHMC	VDD-0.2		VDD	v I			
RTCC	VIHBT	VDD-0.2		VDD	v			
OSC1	VIHOSC	VDD 0.2		VDD	v	PIC16C5xRC only ! (Note 6)		
OSC1	VIHOSC	VDD-0.2	0.7 Vpp	VDD	v v	Driven with external clock.		
0301	VINUSC		0.7 000	VUU	v	Not PIC16C5xRC.		
Input Leakage Current								
(Notes 3, 4) I/O ports	lı.	-1		+1	μA	Vss < VPIN <vdd, Pin "tristated"</vdd, 		
MCLR	IILMCL	-5			μA	$V_{PIN} = V_{SS} + 0.25V$		
MCLR	IILMCL	-5	+1	+5	μΑ	VPIN = V33 + 0.23V VPIN = VDD		
RTCC	ILMCH	2	+-1	+3	1 . 1	VPIN = VDD Vss < VPIN <vdd< td=""></vdd<>		
		-3			μΑ			
OSC1	IILOSC1	-3	+-1	+3	μΑ	" " , Not PIC16C5xRC		
Output Low Voltage								
I/O Ports	VOL	-	-	0.6	V	IOL = 9.2 mA, VDD = 5.5 V		
OSC2/CLKOUT	VOL	-	0.1 Vdd		V	IOL = TBD		
(PIC16C5xRC)								
Output High Voltage								
I/O Ports (Note 4, 5)	Voн	VDD-0.7V	-	-	V	IOH = -3.4 mA, VDD = 5.5V		
OSC2/CLKOUT	Voн	1	0.9 Vdd	-	V	IOH = TBD		
(PIC16C5xRC)								

Note 1: Data in the column labeled "Typical" is based on characterization results at 25 °C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2 : Total power dissipation as stated under absolute maximum ratings must not be exceeded.

Note 3 : The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.


Note 4 : Negative current is defined as coming out of the pin.

Note 5 : The maximum currents per I/O pin, port, or total device under normal operating conditions must not exceed 80% of the "Absolute Maximum Ratings."


Note 6 : For PIC16C5xRC devices, the OSC1 pin is a Schmitt trigger input.


PIC®16C5x Series

TYPICAL DC CHARACTERISTICS GRAPHS (PIC16C5x-XT, PIC16C5x-RC)





NOTE: The following graphs are based on characterization data and are for design guidance only. Most graphs are normalized to the worst case conditions to allow easy extrapolation for different operating conditions. For example, IDD max at 2.0 MHz, 5.0V can be derived from 3.3 mA \cdot 0.7 \cdot 0.65 \approx 1.5 mA.






TYPICAL DC CHARACTERISTICS GRAPHS (PIC16C5x-XT, PIC16C5x-RC) (Cont.)







4

PIC®16C5x Series

AC CHARACTERISTICS

AC CHARACTERISTICS	6		Standard Conditions (unless otherwise noted) Operating temperature TA = -40 to +85°C				
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions	
Instruction cycle time	Тсүхт	1.0	-	10	usec	PIC16C5xXT, (Note 2) VDD within VDDXT specification	
	TCYRC	1.0	-	DC	usec	PIC16C5xRC, (Note 2) VDD within VDDRC specification	
	Тсүнз	0.5	-	1.0	usec	PIC16C5xHS, (Note 2, 4) VDD within VDDHS specification	
RTCC Input Timing		-					
Period	TRT	(Tcy+20)/N	-	-	nsec	external RTCC input	
High Pulse Width	TRTH	Tcy/2N	-	- 1	nsec	 (N = selected prescaler ratio) Note 3 	
Low Pulse Width	TRTL	Tcy/2N	-	-	nsec		
Prescaler Toggling Freq.	Fрмах	-	32	-	MHz	Note 3	
Watchdog timer period/ Oscillator start-up timer period (no prescaler)	Twdt/ Tost	TBD -	18 -	TBD -	msec -	VDD = 5.0V, Temp. = +25° C -	

Note 1: Data in the column labeled "Typical" is based on characterization results at 25° C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: Instruction cycle period (Tcy) equals four times the input oscillator time base period.


All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these spec. limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin.

When an external oscillator is used, the "Max." cycle time limit is "DC" (no clock) for all devices.


Note 3: The prescaler is designed as a simple ripple counter. Its maximum input frequency is theoretically only limited by the maximum toggling frequency of the first counter stage. However, as the prescaler output has to be synchronized before fed into the RTCC, FPMAX is also a function of TcY and the number of selected prescaler stages (N). Thus, the relationship


 $\frac{1}{T_{RT}} = \frac{N}{T_{CY} + 20}$ < FPMAX must be obeyed.


Note 4: TCYHS min. = 0.2µs for 20 MHz oscillator (future release).




AC CHARACTERISTICS (CONT.)









© 1990 Microchip Technology Inc.

DS30015F-27

DEVELOPMENT SUPPORT

PIC-ICETM

The PIC-ICE In-Circuit Emulation System from Microchip allows real time emulation of all chip functions with frequencies up to 20 MHz. Symbolic debugging, hardware breakpoints, software tracing, sample programming are just a few of the capabilities of this IBM PC hosted development system. Please contact your nearest sales office for details.

PICPAK DEVELOPMENT KIT

PICPAK is a low-cost PIC Applications and development Kit, consisting of PICALC, PICSIM, PICPRO, and PIC16C54/PIC16C55 samples.

PICALC CROSS-ASSEMBLER

The PIC Cross Assembler **PICALC** is available for several host computer platforms, including IBM PC. Macro assembly and conditional asssembly are just a few of the capabilities of PICALC. Besides the PIC16C5x Series, PICALC can also generate code for all of Microchip's NMOS PIC1600 microcontrollers, including the PIC165x and PIC167x family members. PICALC can generate various object code formats to support Microchip's proprietary development tools as well as third party systems.

PICSIM SOFTWARE SIMULATOR

The software simulator **PICSIM** allows PIC16C5x code development on IBM PCs without any additional hardware. It simulates the PIC16C5x series on instruction level. Software trace, breakpoints, symbolic debugging, and stimulus file generation are just a few of the features available. PICSIM is particularly useful in the early development stages of an application, or when real-time and/or in-circuit emulation are not necessary for the code development.

PICPRO EPROM PROGRAMMER

PICPRO is a low volume EPROM programmer for the PIC16C5x series. It allows downloading and programmming of PIC object code generated with PICALC from any host computer system providing a serial interface (RS232).

EPROM PROGRAMMING

PROTOTYPE PROGRAMMERS

Microchip's proprietary PIC16C5x series Development System and PICPRO, were not designed for high volume production programming but were designed strictly to support engineering development level programming of PIC16C5x EPROM and OTP units. Microchip assumes no responsibility for the replacement of programming rejects when these development tools are used to support high volume production level programming.

VOLUME PROGRAMMERS

High volume programming by the customer should be supported by production quality programmers from approved third party sources. Currently the approved sources are Data I/O "Unisite (Site 48)" model and Logical Devices' "ALLPRO" model.

Microchip assumes no responsibility for replacing defective units related to mechanical and/or electrical problems of any third party programming equipment or the improper use of such equipment.

Programming of the code protection bit (also called "security bit" or "security fuse") implies that the contents of the PIC16C5x EPROM can no longer be verified, thus making programming related failure analysis an impossibility.

Microchip warrants that PIC16C5x units will not exceed a programming failure rate of 1% of shipment quality. Programming related failures beyond this level can be returned for replacement, again, if the security bit has not been programmed.

FACTORY PROGRAMMING

High volume factory programming (QTP) is an available service from Microchip Technology. A small price adder and minimum quantity requirements apply.

CURRENT PRODUCT AVAILABILITY

The following selections are currently available (for the Part-Number coding, refer to the back-page):


Oscillator Type	Temp/ Package	Descriptions
RC,XT or HS	/P	PDIP, 0°C to +70°C
RC,XT or HS	I/P	PDIP, -40°C to +85°C
RC,XT or HS	/SO	SOIC, 0°C to +70°C
RC,XT or HS	I/SO	SOIC, -40°C to +85°C
RC,XT or HS	/L	PLCC, 0°C to +70°C
RC,XT or HS	I/L	PLCC, -40°C to +85°C
(Fuse-Programmed)*	/JW	Window CERDIP, 0°C to +70°C

* JW has UV erasable fuses which determine oscillator types RC, XT or HS. NOTES:

PIC®16C5x Series

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices. For the *currently available code-combinations*, refer to previous page.





PIC1654S

8-Bit Microcontroller

FEATURES

- · 32 8-bit RAM registers
- · 512 x 12-bit program ROM
- · Arithmetic Logic Unit
- · Real Time Clock/Counter
- Self contained oscillator for crystal or ceramic resonator
- Access to RAM registers inherent to instruction
- Available in three temperature ranges: 0° to 70°C, -40° to 85°C and -40° to 110°C
- 18 pin package
- 2 level stack for subroutine nesting
- · Open drain option on all I/O lines
- 12 bi-directional I/O lines
- 2 µsec instruction execution time

DESCRIPTION

The PIC1654S microcontroller is a MOS/LSI device containing RAM, I/O, and a central processing unit as well as customer-defined ROM on a single chip. This combination produces a low cost solution for applications which require sensing individual inputs and controlling individual outputs. Keyboard scanning, display driving, and other system control functions can be done at the same time due to the power of the 8-bit CPU.

The internal ROM contains a customer-defined program using the PIC's powerful instruction set to specify the overall functional characteristics of the device. The 8-bit input/output registers provide latched lines for interfacing to a limitless variety of applications. The PIC can be used to scan keyboards, drive displays, control electronic games and provide enhanced capabilities for motor control, telecommunication equipment, radios, television, consumer appliances, industrial timing and control applications. The 12-bit instruction word format provides a powerful yet easy to use instruction repertoire emphasizing single bit manipulation as well as logical and arithmetic operations using bytes.

PIN	CO	NFIG	URA	TION
-----	----	------	-----	------


18 Lead Dual In Line 18 Lead SOIC

I op view
$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Tan View

The PIC1654S is fabricated with N-Channel Silicon Gate technology resulting in a high performance product with proven reliability and production history. Only a single wide range power supply is required for operation, and an on-chip oscillator provides the operating clock with an external crystal or ceramic resonator to establish the frequency. Inputs and outputs are TTLcompatible.

Extensive hardware and software support is available to aid the user in developing an application program and to verify performance before committing to mask tooling. Programs can be assembled into machine language using PICALC, a powerful macroassembler. PICALC is available in various versions that can be run on many popular computer systems. Once the application program is developed several options are available to insure proper performance. The PICES II real time In-Circuit Emulation System, PIC Field Demo boards (PFD), and the ROM-less version of the PIC1654S, the PIC1664, provide all required development and debugging tools. 4



ARCHITECTURAL DESCRIPTION

The firmware architecture of the PIC series microcontroller is based on a register file concept with simple yet powerful commands designed to emphasize bit, byte, and register transfer operations. The instruction set also supports computing functions as well as these control and interface functions.

Internally, the PIC is composed of three functional elements connected together by a single bidirectional bus: the Register File composed of 32 addressable 8-bit registers, an Arithmetic Logic Unit, and a user-defined Program ROM composed of 512 words each 12 bits in width. The Register File is divided into two functional groups: operational registers and general registers. The operational registers include, among others, the Real Time Clock/Counter (RTCC), the Program Counter (PC), the Status Register, and the I/O Registers. The general purpose registers are used for data and control information under command of the instructions. The Arithmetic Logic Unit contains one temporary working register (W Register) and gating to perform Boolean functions between data held in the working register and any file register.

The Program ROM contains the operational program for the rest of the logic within the controller. Sequencing of microinstructions is controlled via the Program Counter (PC) which automatically increments to execute in-line programs. Program control operations can be performed by Bit Test and Skip instructions, Jump instructions, Call instructions, or by loading computed addresses into the PC. In addition, an on-chip two-level stack is employed to provide easy to use subroutine nesting. Activating the MCLR input on power up initializes the ROM program to address 7778.

PIN FUNCTION TABLE	
Signal	Definition
OSC1 (Input), OSC2 (Output)	These pins are the time base inputs to which a crystal, ceramic resonator, or external single phase clock may be connected. The frequency of oscillation is 8 times the instruction cycle frequency.
RTCC (Input)	Real Time Clock/Counter. Used by the microprogram to keep track of elapsed time between events. The Real Time Clock/Counter Register increments on falling edges applied to this pin. This register (F1) can be loaded and read by the program. This is a Schmitt trigger input. A mask option will allow an internal clock signal whose period is equal to the instruction execution time to drive the real time clock counter register. In this mode, transitions in the RTCC pin will be disregarded. However, the pin must be tied to either VSs or VDD to avoid unintended test mode activation.
RA0-3 (Input/Output)	4 user programmable I/O lines (F5). The four MSB's are always read as logic 0's. All inputs and outputs are under direct control of the program. A mask option will allow any I/O pin at the time of ROM pattern definition to be open drain.
RB0-7 (Input/Output)	8 user programmable I/O lines (F6). All inputs and outputs are under direct control of the program. A mask option will allow any I/O pin at the time of ROM pattern definition to be open drain.
MCLR (Input)	Master Clear. Used to initialize the internal ROM program to address 7778 and latch all I/O registers high. Should be held low 10 - 75ms past the time when VDD \ge 4.5V depending on the crystal start up time. This is a Schmitt trigger input.
VDD	Power supply.
Vss	Ground pin.

REGISTER FILE ARRANGEMENT

File (Octal)	Function								
F0	Not a physically implemented register. F0 calls for the contents of the File Select Register (low order 5 bits) to be used to select a file register. F0 is thus useful as an indirect address pointer. For example, $W + F0 \rightarrow W$ will add the contents of the file register pointed to by the FSR (F4) to W and place the result in W.								
F1	Real Time Clock/Counter Register. This register can be loaded and read by the microprogram. The RTCC register keeps counting up after zero is reached. The counter increments on high-to- low transitions on the RTCC input. However, if <u>data is</u> being stored in the RTCC register simultaneously with a negative transition on the RTCC pin, the RTCC register will contain the new stored value and the external transition will be ignored by the microcomputer.								
F2	Program Counter (PC). The nine bit wide PC is automatically incremented during each instruction cycle, unless it is written into under program control (MOVWF F2, GOTO, CALL, ADDWF F2, RETLW). CALL, MOVWF2, ADDWF2 instructions write only the 8 low order bits of the PC, while the MSB is made to zero. Only the 8 low order bits of F2 can be read under program control.								
F3	Status Word Register. F3 can be altered under program control only via bit set, bit clear, or MOVWF F3 instruction.								
	(7) (6) (5) (4) (3) (2) (1) (0)								
	1 1 1 1 1 Z DC C								
	C (Carry): For ADD and SUB instructions, this bit is set if there is a carry out from the most significant bit of the resultant. For ROTATE instructions, this bit is loaded with either the high or low order bit								
ul	of the source. DC (Digit Carry): For ADD and SUB instructions, this bit is set if there is a carry out from the 4th low order bit of the resultant. Note that a subtraction os always executed as an addition of the two's complement of the second operand.								
	Z (Zero):Set if the result of an Arithmetic operation is zero.Bits: 3-7These bits are defined as logic ones.								
F4	File Select Register (FSR). Low order 5 bits only are used. The FSR is used in generating effective file register addresses under program control. When accessed as a directly addressed file, the upper 3 bits are read as ones.								
F5	I/O Register A (RA0-RA3) (RA4 - RA7 defined as zeros).								
F6	I/O Register B (RB0-RB7).								
F7-F378	General Purpose Registers.								

BASIC INSTRUCTION SET SUMMARY

Each PIC instruction is a 12-bit word divided into an OP code that specifies the instruction type and one or more operands specifying the operation of the instruction. The following PIC instruction summary lists byte-oriented, bit-oriented, and literal and control operations.

For byte-oriented instructions, "f" represents a file register designator and "d" represents a destination designator. The file register designator specifies which one of the 32 PIC file registers is to be utilized by the instruction. The destination designator specifies where the result of the operation performed by the instruction is to be placed. If "d" is zero, the result is placed in the PIC W register. If "d" is one, the result is returned to the file register specified in the instruction.

BYTE-ORIENTED FILE REGISTER

For bit oriented instructions, "b" represents a bit field designator that selects the number of the bit affected by the operation, while "f" represents the number of the file in which the bit is located.

For literal and control operations, "k" represents an eight- or nine-bit constant or literal value.

For an oscillator frequency of 4MHz the instruction execution time is 2 usec, unless a conditional test is true or the program counter is changed as a result of an instruction*. In these two cases, the instruction execution time is 4 µsec.

(11-6)

(5)

(4-0)

* (GOTO, CALL, RETLW, MOVWF2, ADDWF2).

Instruction- Binary (Octal)		Name	Mnemo Operan		Operation	Status Affected			
000	000	000	000	(0000)	No Operation	NOP	-	-	None
000	000	1ff	fff	(0040)	Move W to f (Note 1)	MOVWF	-	W→f	None
000	001	000	000	(0100)	Clear W	CLRW	-	0→W	z
000	001	1ff	fff	(0140)	Clear f	CLRF	f	0→f	z
000	010	dff	fff	(0200)	Subtract W from f	SUBWF	f,d	f-W→d [f + W + 1→d]	C,DC,
000	011	dff	fff	(0300)	Decrement f	DECF	f,d	f-1→d	z
000	100	dff	fff	(0400)	Inclusive OR W and f	IORWF	f,d	Wvf→d	Z
000	101	dff	fff	(0500)	ANDbW and f	ANDWF	f,d	W•f→d	Z
000	110	dff	fff	(0600)	Exclusive OR W and f	XORWF	f,d	W⊕f→d	Z
000	111	dff	fff	(0700)	Add W and f	ADDWF	f,d	W + F→d	C,DC,
001	000	dff	fff	(1000)	Move f	MOVF	f,d	f→d	Z
001	001	dff	fff	(1100)	Complement f	COMF	f,d	f→d	Z
001	011	dff	fff	(1200)	Increment f	INCF	f,d	f + 1→d	Z
001	011	dff	fff	(1300)	Decrement f, Skip to Zero	DECFSZ	f,d	f - 1→d, skip if Zero	None
001	100	dff	fff	(1400)	Rotate Right f	RRF	f,d	$f(n) \rightarrow d(n-1), C \rightarrow d(7), f(0) \rightarrow C$	С
001	101	dff	fff	(1500)	Rotate Left f	RLF	f,d	f(n)→ $d(n + 1), C$ → $d(0),f(7)$ → C	С
001	110	dff	fff	(1600)	Swap halves f	SWAPF	f,d	f(0-3)↔f(4-7)→d	None
001	111	dff	fff	(1700)	Increment f, Skip if Zero	INCFSZ	f,d	f + 1→d, skip if Zero	None

© 1990 Microchip Technology Inc.

PIC1654S

BIT-	ORIE	NTE	FILE	REGIST	ER OPERATIONS			(11-8) (7-5) OP CODE b (BIT #)	(4-0) f(FILE #)
Instruction- Binary (Octal)		Name	Mnemo Operan		Operation	Status Affected			
010	0bb	bff	fff	(2000)	Bit Clear f	BCF	f,b	0→f(b)	None
010	1bb	bff	fff	(2400)	Bit Set f	BSF	f,b	1→f(b)	None
011	0bb	bff	fff	(3000)	Bit Test f, skip if Clear	BTFSC	f,b	Bit Test f(b): skip if clear	None
011	1bb	bff	fff	(3400)	Bit Test f, skip if Set	BTFSS	f,b	Bit Test f(b): skip if set	None

LITI	ERAL	. AND	CON		PERATIONS		(11-8) OP CODE k ((7-0) LITERAL)
	Instruction- Binary (Octal)		Name	Mnemonic, Operands	Operation	Status Affected		
100	0kk	kkk	kkk	(4000)	Return and place Literal in W	RETLW k	k→w, Stack→PC	None
100	1kk	kkk	kkk	(4400)	Call subroutine (Note 1)	CALL k	PC+1-Stack, k→PC	None
101	kkk	kkk	kkk	(5000)	Go to address (k is 9 bits)	GOTO k	k→PC	None
110	0kk	kkk	kkk	(6000)	Move Literal to W	MOVLW k	k→W	None
110	1kk	kkk	kkk	(6400)	Inclusive OR Literal and W	IORLW k	kVW→W	Z
111	0kk	kkk	kkk	(7000)	AND Literal and W	ANDLW k	k•W→W	Z
111	1kk	kkk	kkk	(7400)	Exclusive OR Literal and W	XORLW k	k⊕W→W	Z

NOTES:

1. The 9th bit of the program counter in the PIC is zero for a CALL and a MOVWF F2. Therefore, subroutines must be located in program memory locations 0-3778. However, subroutines can be called from anywhere in the program memory since the Stack is 9 bits wide.

2. When an I/O register is modified as a function of itself, the value used will be that value present on the output pins. For example, an output pin which has been latched high but is driven low by an external device, will be relatched in the low state.

SUPPLEMENTAL INSTRUCTION SET SUMMARY


The following supplemental instructions summarized below represent specific applications of the basic PIC instructions. For example, the "CLEAR CARRY" supplemental instruction is equivalent to the basic instruction BCF 3.0 ("Bit Clear, File 3, Bit 0"). These instruction mnemonics are recognized by the PIC Cross Assembler (PICAL).

		nstrue inary	ction- (Octal)		Name	Mnemonic, Operands	Operation	Status Affected
010	000	000	011	(2003)	Clear Carry	CLRC	BCF 3, 0	-
010	100	000	011	(2403)	Set Carry	SETC	BSF 3, 0	-
010	000	100	011	(2043)	Clear Digit Carry	CLRDC	BCF 3, 1	-
010	100	100	011	(2443)	Set Digit Carry	SETDC	BSF 3, 1	-
010	001	000	011	(2103)	Clear Zero	CLRZ	BCF 3, 2	-
010	101	000	011	(2503)	Set Zero	SETZ	BSF 3, 2	-
011	100	000	011	(3403)	Skip on Carry	SKPC	BTFSS 3, 0	-
011	000	000	011	(3003)	Skip on No Carry	SKPNC	BTFSC3, 0	-
011	100	100	011	(3443)	Skip on Digit Carry	SKPDC	BTFSS 3, 1	-
011	000	100	011	(3043)	Skip on No Digit Carry	SKPNDC	BTFSC 3,1	-
011	101	000	011	(3503)	Skip on Zero	SKPZ	BTFSS 3, 2	-
011	001	000	011	(3103)	Skip on No Zero	SKPNZ	BTFSC3, 2	-
001	000	1ff	fff	(1040)	Test File	TSTF f	MOVF f, 1	z
001	000	Off	fff	(1000)	Move File to W	MOVFW f	MOVF f, 0	z
001	001	1ff	fff	(1140)	Negate File	NEGF f,d	COMF f, 1	
001	010	dff	fff	(1200)			NCFf,d	z
011	000	000	011	(3003)	Add Carry to File	ADDCF f,d	BTFSC 3,0	
001	010	dff	fff	(1200)			INCF f,d	z
011	000	000	011	(3003)	Subtract Carry from File	SUBCF f,d	BTFSC 3, 0	
000	011	dff	fff	(0300)			DECF f,d	z
011	000	100	011	(3043)	Add Digit Carry to File	ADDDCF f.d	BTFSG 3, 1	
001	010	dff	fff	(1200)	3		INCF f,d	z
011	000	100	011	(3043)	Subtract Digit Carry from File	SUBDCF f.d	BTFSC 3, 1	
000	011	dff	fff	(0300)			DECF f,d	z
101	kkk	kkk	kkk	(5000)	Branch	Bk	GOTO k	-
011	000	000	011	(3003)	Branch on Carry	BC k	BTFSC 3, 0	
101	kkk	kkk	kkk	(5000)			GOTO k	-
011	100	000	011	(3403)	Branch on No Carry	BNC k	BTFSS 3, 0	
101	kkk	kkk	kkk	(5000)			GOTO k	-
011	100	100	011	(3043)	Branch on Digit Carry	BDC k	BTFSC 3, 1	
101	kkk	kkk	kkk	(5000)			GOTO k	-
011	001	000	011	(3443)	Branch on No Digit Carry	BNDC k	BTFSS 3, 1	
101	kkk	kkk	kkk	(5000)			GOTO k	-
011	101	000	011	(3103)	Branch on Zero	BZ k	BTFSC 3, 2	
101	kkk	kkk	kkk	(5000)			GOTO k	-
011	101	000	011	(3503)	Branch on No Zero	BNZ k	BTFSS 3, 2	
101	kkk	kkk	kkk	(5000)			GOTO k	

© 1990 Microchip Technology Inc.

I/O INTERFACING

The equivalent circuit for an I/O port bit is shown below as it would interface with either the input of a TTL device (PIC is outputting) or the output of an open collector TTL device (PIC is inputting). Each I/O port bit can be individually time multiplexed between input and output functions under software control. When outputting through a PIC I/O Port, the data is latched at the port and the pin can be connected directly to a TTL gate input. When inputting data through an I/O Port, the port latch must first be set to a high level under program control. This turns off Q_2 , allowing the TTL open collector device to drive the pad, pulled up by Q_1 , which can source a minimum of 100 μ A. Care, however, should be exercised when using open collector devices due to the potentially high TTL leakage current which can exist in the high logic state.



PROGRAMMING CAUTIONS

The use of the bidirectional I/O ports are subject to certain rules of operation. These rules must be carefully followed in the instruction sequences written for I/O operation.


BIDIRECTIONAL I/O PORTS

The bidirectional ports may be used for both inut and output operations. For input operations these ports are non-latching. Any input must be present until read by an input instruction. The outputs are latched and remain unchanged until the output latch is rewritten. For use as an input port the output latch must be set in the high state. Thus the external device inputs to the PIC circuit by forcing the latched output line to the low state or keeping the latched output high. This principle is the same whether operating on individual bits or the entire port. Some instructions operate internally as input followed by output operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation, and re-output the result. Caution must be used when using these instructions. As an example a BSF operation on bit 5 of F6 (port RB) will cause all eight bits of F6 to be read into the CPU. Then the BSF operation takes place on bit 5 and F6 is re-output to the output latches. If another bit of F6 is used as an inut (say bit 0) then bit 0 must be latched high. If during the BSF instruction on bit 5 an external device is forcing bit 0 to the low state then the input/output nature of the BSF instruction will leave bit 0 latched low after execution. In this state bit 0 cannot be used as an input until it is again latched high by the programmer. Refer to the examples on the next page.

Successive Operations on Bidirectional I/O Ports


Care must be exercised if successive instructions operate on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes

EXAMPLE 1



that file to be read into the CPU (MOVF, BIT SET, BIT CLEAR, and BIT TEST) is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. This will happen if tpd (See I/ O Timing Diagram) is greater than 1/4tcy (min). When in doubt, it's better to separate these instructions with a NOP or other instruction.

EXAMPLE 2



4

PIC1654S

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

Ambient temperature under bias 125°C
Storage Temperature 55°C to +150°C
Voltage on any pin with respect to Vss (except open
drain)0.3V to + 9.0V
Voltage on any pin with respect to Vss (open drain)
-0.3V to + 13V
Power Dissipation (Note 1) 800mW

* Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at thece conditions is not implied. Operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Data labeled "typical" is presented for design guidance only and is not guaranteed.

Characteristic	Sym	Min	Typ†	Max	Units	Conditions
Power Supply Voltage	VDD	4.5	-	7.0	v	
Primary Supply Current	IDD	-	30	50	mA	All I/O pins @ VDD (See
						Primary Supply Current
						Chart for additional
			ļ			information).
Input Low Voltage	VIL	-0.2	-	0.8	V	
Input High Voltage (except		0.4			v ·	
MCLR, RTCC & OSC1)	Viн	2.4	-	VDD	V	
Input High Voltage (MCLR, RTCC & OSC1)	VIH2	VDD - 1		VDD	v	(Note 4)
Output High Voltage	VIH2 VOH	2.4	-	VDD	v	$IOH = -100\mu A \text{ provided by}$
Output high voltage	VOH	2.4		VUU	, v .	internal pullups (Note 2)
Output Low Voltage	VOL1	_	1	0.45	v	IOL = -1.6mA, (Note 3)
(I/O only)	, OLI			0.10	•	
Input RTCC Current	IRTCC	-	7	20	μA	$V_{SS} \le V_{IN} \le V_{DD}$
Input Leakage Current (MCLR)	lic	- 5	-	+ 5	μA	$VSS \leq VIN \leq VDD$
Output Leakage Current	IOL	-	-	10	μΑ	$VSS \le VPIN \le 12V$
(open drain pins)						
Input Low Current	liL -	- 0.2	-	-1.6	mA	VIL = 0.4V (internal pullu
(all I/O ports)						
Input High Current	ħн	- 0.1	-0.4	-	mA	VIH = 2.4V
(all I/O ports)						
(

† Typical data is at TA = 25°C, VDD = 5.0V.

NOTES:

1. Total power dissipation for the package is calculated as follows:

 $PD = (VDD) (IDD) + \sum(VDD - VIL) (IOHI) + \sum(VOL) (IOL).$

- The term I/O refers to all interface pins; input, output or I/O.
- 2. Positive current indicates current into pin. Negative current indicates current out of pin.
- Total IOL for all output pins must not exceed 175 mA.
- Instantaneous voltage on the RTCC and MCLR input must not exceed VDD + 1V otherwise the test mode may be entered. If the RTCC pin is not used in an application it must be tied to Vss or VDD.

DC CHARACTERISTICS-PIC1654S-I

Operating temperature $TA = -40^{\circ}C$ to + 85°C

Characteristic	Sym	Min	Тур†	Max	Units	Conditions
Power Supply Voltage	VDD	4.5	-	7.0	v	
Primary Supply Current	IDD	-	30	54	mA	All I/O pins @ VDD (See
						Primary Supply Current
						Chart for additional
						information).
Input Low Voltage	VIL	-0.2	-	0.8	V	
Input High Voltage (except						
MCLR, RTCC & OSC1)	Vн	2.4	-	Vdd	V	
Input High Voltage						
(MCLR, RTCC & OSC1)	VIH2	VDD - 1	-	Vdd	V	(Note 4)
Output High Voltage	Vон	2.4	-	Vdd	V	юн = -100 μ A provided by
						internal pullups (Note 2)
Output Low Voltage	VOL1	-	-	0.45	V	IOL = -1.6mA (Note 3)
(I/O only)						
Input RTCC Current	IRTCC	-	7	20	μA	$VSS \leq VIN. \leq VDD$
Input Leakage Current (MCLR)	ILC	- 5	-	+ 5	μΑ	$VSS \leq VIN. \leq VDD$
Output Leakage Current	IOL	-	-	10	μA	$VSS \leq VPIN \leq 9V$
(open drain pins)						
Input Low Current (all I/O ports)	hL.	- 0.2	-	-1.6	mA	VIL = 0.4V(internal pullup)
						$TA = 0^{\circ}C$ to $85^{\circ}C$
Input High Current (all I/O ports)	Ін	- 0.1	-0.4	-	mA	VIH = 2.4V

† Typical data is at TA = 25°C, VDD = 5.0V.

NOTES:

1. Total power dissipation for the package is calculated as follows:

$$\begin{split} \textbf{P}\textbf{D} &= (\textbf{V}\textbf{D}\textbf{D}) (\textbf{I}\textbf{D}\textbf{D}) + \boldsymbol{\Sigma}(\textbf{V}\textbf{D}\textbf{D} - \textbf{V}\textbf{I}\textbf{L}) (\textbf{I}\textbf{I}\textbf{L}\textbf{I}) + \boldsymbol{\Sigma}(\textbf{V}\textbf{D}\textbf{D} - \textbf{V}\textbf{O}\textbf{H}) \\ (\textbf{I}\textbf{O}\textbf{H}\textbf{I}) + \boldsymbol{\Sigma}(\textbf{V}\textbf{O}\textbf{L}) (\textbf{I}\textbf{O}\textbf{L}). \end{split}$$

- 2. Positive current indicates current into pin. Negative current indicates current out of pin.
- Total IOL for all output pins must not exceed 175 mA.
- Instantaneous voltage on the RTCC and MCLR input must not exceed VDD + 1V otherwise the test mode may be entered. If the RTCC pin is not used in an application, it must be tied to Vss or VDD.

4

DC CHARACTERISTICS - PIC1654S-H

Operating temperature $TA = -40^{\circ}C$ to $+ 110^{\circ}C$

		· .	r	r		
Characteristic	Sym	Min	Typ†	Max	Units	Conditions
Power Supply Voltage	VDD	4.5	-	5.5	v	· · ·
Primary Supply Current	IDD	, - • •	35	58	mA	All I/O pins @ VDD (See
						Primary Supply Current Chart for additional information).
Input Low Voltage	VIL	-0.2	-	0.8	V	
Input High Voltage (except						
MCLR, RTCC & OSC1)	Viн	2.4	-	Vdd	V	
Input High Voltage						
(MCLR, RTCC & OSC1)	VIH2	VDD - 1	-	Vdd	V	(Note 4)
Output High Voltage	Vон	2.4	-	Vdd	V	lон = -100µA provided by internal pullups (Note 2)
Output Low Voltage (I/O only)	VOL1	-	-	0.45	V	IOL = -1.6mA (Note 3)
Input RTCC Current	IRTCC	-	7	20	μA	$Vss \le Vin \le Vdd$
Input Leakage Current (MCLR)	ILC	- 5	-	+ 5	μΑ	$Vss \le Vin \le Vdd$
Output Leakage Current	IOL	-	-	20	μA	$VSS \leq VPIN \leq 9V$
(open drain I/O pins)						
Input Low Current (all I/O ports)	hL.	- 0.2	-	-1.6	mA	VIL = 0.4V(internal pullup)
						$TA = 0^{\circ}C$ to $110^{\circ}C$
Input High Current (all I/O ports)	Iн	- 0.1	-0.4	-	mA	VIH = 2.4V

† Typical data is at TA = 25° C, VDD = 5.0V.

NOTES:

1. Total power dissipation for the package is calculated as follows:

$$\begin{split} & \mathsf{P}\mathsf{D} = (\mathsf{V}\mathsf{D}\mathsf{D}) \ (\mathsf{I}\mathsf{D}\mathsf{D}) + \sum (\mathsf{V}\mathsf{D}\mathsf{D} - \mathsf{V}\mathsf{I}\mathsf{L}) \ (\mathsf{I}\mathsf{I}\mathsf{I}\mathsf{L}\mathsf{I}) + \sum (\mathsf{V}\mathsf{D}\mathsf{D} - \mathsf{V}\mathsf{O}\mathsf{H}) \\ & (\mathsf{I}\mathsf{O}\mathsf{H}\mathsf{I}) + \sum (\mathsf{V}\mathsf{O}\mathsf{L}) \ (\mathsf{I}\mathsf{O}\mathsf{L}). \end{split}$$

- 2. Positive current indicates current into pin. Negative current indicates current out of pin.
- 3. Total IOL for all output pins must not exceed 17 5mA.
- Instantaneous voltage on the RTCC and MCLR input must not exceed VDD + 1V otherwise the test mode may be entered. If the RTCC pin is not used in an application, it must be tied to Vss or VDD.

AC CHARACTERISTICS - PIC1654S

Operating temperature $TA = 0^{\circ}C$ to $+ 70^{\circ}C$

-40°C to +85°C and -40°C to + 110°C


Characteristic	Sym	Min	Тур	Мах	Units	Conditions
Instruction Cycle Time	tCY	2	-	10	μs	0.8 MHz - 4.0MHz external time base (Notes 1 and 2)
RTCC Input						,
Period	tRT	tCY = 0.2µs-	-	-	-	Note 3
High Pulse Width	t RTH	1/2 tRT	-	-	-	
Low Pulse Width	t RTL	1/2 trt	-	-	-	

NOTES:


- 1. Instruction cycle period (tcy) equals eights times the input oscillator time base period.
- 2. The oscillator frequency may deviate to 4.08MHz to allow for tolerance of a crystal or ceramic resonator time base element.
- 3. The maximum frequency which may be input to the RTCC pin is calculated as follows:

$$f(max) = \frac{1}{tRT(min)} = \frac{1}{tCY(min) + 0.2\mu s}$$

For example: if tCY = 4µs, f(max) = $\frac{1}{4.2\mu s}$ = 238KHz.





PIC1654S



PRIMARY SUPPLY CURRENT AT SELECTED TEMPERATURES


•			654S 654S-I	PIC16	54S-H		
Characteristic	Sym	Тур	Max	Тур	Max	Units	Conditions
Primary Supply Current	ldd	40	54	48	58	mA	-40°C, All I/O pins at VDD
		35	50	44	54	mA	0°C, All I/O pins at VDD
		24	45	39	49	mA	70°C, All I/O pins at VDD
		22	42	36	46	mA	85°C, All I/O pins at VDD
		-	-	30	40	mA	110°C, All I/O pins at VDD





SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





PIC1655

8-Bit Microcontroller

FEATURES


- User programmable
- · Intelligent controller for stand-alone applications
- · 32 8-bit RAM registers
- 512 x 12-bit program ROM
- Arithmetic Logic Unit
- Real Time Clock/Counter
- · External or RC input oscillator mask option
- · Self-contained oscillator
- Access to RAM registers inherent in instruction
- Wide power supply operating range (4.5V to 7.0V)
- Available in three temperature ranges: 0° to 70°C, -40° to 85°C and -40° to 110°C
- · 4 inputs, 8 outputs, 8 bi-directional I/O lines
- · 2 level stack for subroutine nesting

DESCRIPTION

The PIC®1655 microcontroller is an MOS/LSI device containing RAM, I/O, and a central processing unit as well as customer-defined ROM on a single chip. This combination produces a low cost solution for applications which require sensing individual inputs and controlling individual outputs. Keyboard scanning, display driving, and other system control functions can be done at the same time due to the power of the 8-bit CPU.

The internal ROM contains a customer-defined program using the PIC's powerful instruction set to specify the overall functional characteristics of the device. The 8-bit input/output registers provide latched lines for interfacing to a limitless variety of applications. The PIC can be used to scan keyboards, drive displays, control electronic games and provide enhanced capabilities for motor controls, telecommunication equipment, radios, television, consumer appliances, industrial timing and control applications. The 12-bit instruction word format provides a powerful yet easy to use instruction repertoire emphasizing single bit manipulation as well as logical and arithmetic operations using bytes.

The PIC1655 is fabricated with N-Channel Silicon Gate technology resulting in a high performance product with proven reliability and production history. Only a single wide range power supply is required for operation, and an on-chip oscillator provides the operating clock with only an external RC network (or buffered crystal oscillator signal, for greater accuracy) to establish the frequency. Inputs and outputs are TTL-compatible.



Extensive hardware and software support is available to aid the user in developing an application program and to verify performance before committing to mask tooling. Programs can be assembled into machine language using PICALC, a powerful macroassembler. PICALC is available in a MS-DOS version that can be run on an IBM PC or compatible computer system. Once the application program is developed several options are available to insure proper performance. The PIC's operation can be verified in any hardware application by using the PIC1664. The PIC1664 is a ROMless PIC microcomputer with additional pins to connect external PROM or RAM and to accept HALT commands. The PFD1000 Field Demo System is available containing a PIC1664 with sockets for erasable CMOS PROM's. Finally, the PICES II (PIC In-Circuit Emulation System) provides the user with emulation and debugging capability in either a stand-along mode or operation as a peripheral to a larger computer system. Easy program debugging and changing is facilitated because the user's program is stored in RAM. With these development tools, the user can quickly and confidently order the masking of the PIC's ROM and bring his application into the market.


ARCHITECTURAL DESCRIPTION

The firmware architecture of the PIC series microcontroller is based on a register file concept with simple yet powerful commands designed to emphasize bit, byte, and register transfer operations. The instruction set also supports computing functions as well as these control and interface functions.

Internally, the PIC is composed of three functional elements connected together by a single bidirectional bus: the Register File composed of 32 addressable 8-bit registers, an Arithmetic Logic Unit, and a user-defined Program ROM composed of 512 words each 12 bits in width. The Register File is divided into two functional groups: operational registers and general registers. The operational registers include, among others, the Real Time Clock Counter (PC), the Status Register, and the I/O Registers. The general purpose registers are used for data and control information under command of the instructions.

The Arithmetic Logic Unit contains one temporary working register or accumulator (W Register) and gating to perform Boolean functions between data held in the working register and any file register.

The Program ROM contains the operational program for the rest of the logic within the controller. Sequencing of microinstructions is controlled via the Program Counter (PC) which automatically increments to execute in-line programs. Program control operations can be performed by Bit Test and Skip instructions, Jump instructions, Call instructions, or by loading computed addresses into the PC. In addition, an on-chip two-level stack is employed to provide easy to use subroutine nesting. Activating the MCLR input on power up initializes the ROM program to address 7778.



PIN FUNCTION T	ABLE
Name	Function
OSC1 (Input)	Oscillator input. This signal can be driven by an external oscillator if a precise frequency of operation is required or an external RC network can be used to set the frequency of operation of the internal clock generator. This is a Schmitt trigger input.
RTCC (Input)	Real Time Clock Counter. Used by the microprogram to keep track of elapsed time between events. The RTCC register increments on falling edges applied to this pin. This register can be loaded and read by the program. This is a Schmitt trigger input.
RA0-3 (input)	4 input lines.
RB0-7 (output)	8 output lines.
RC0-7 (input/output)	8 user programmable input/output lines.
MCLR (input)	Master Clear. Used to initialize the internal ROM program to address 7778 and latch all I/O register high. Should be held low at least 1 ms past the time when the power supply is valid. This is a Schmitt trigger input. RAM registers are not initialized by Master Clear
CLKOUT (output)	A signal derived from the internal oscillator. Used by external devices to synchronize themselves to PIC timing.
TEST	Used for testing purposes only. Must be grounded for normal operation.
VDD	Primary power supply.
Vxx	Output Buffer power supply. Used to enhance output current sinking capability.
Vss	Ground.

File (Octal)	Function									
F0	Not a physically implemented register. F0 calls for the contents of the File Select Register (low order 5 bits) to be used to select a file register. F0 is thus useful as an indirect address pointer. For example, $W + F0 \rightarrow W$ will add the contents of the file register pointed to by the FSR (F4) to W and place the result in W.									
F1	Real Time Clock Counter Register. This register can be loaded and read by the microprogram. The RTCC register keeps counting up after zero is reached. The counter increments on the falling edge of the input RTCC. However, if data is being stored in the RTCC register simultaneously with a negative transition on the RTCC pin, the RTCC register will contain the new stored value and the external transition will be ignored by the microcomputer.									
F2	Program Counter (PC). The PC is automatically incremented during each instruction cycle, and can be written into under program control (MOVWF F2). The PC is nine bits wide, but only its low order 8 bits can be read under program control.									
F3	Status Word Register. F3 can be altered under program control only via bit set, bit clear, or MOVWF F3 instruction. (7) (6) (5) (4) (3) (2) (1) (0) 1 1 1 1 Z DC C									
	Image: Line of the resultant. For ADD and SUB instructions, this bit is set if there is a carry out from the most significant bit of the resultant. For ROTATE instructions, this bit is loaded with either the high or low order bit of the source. DC (Digit Carry): In a construction of the resultant. C (Zero): Set if the result of an Arithmetic operation is zero. Bits: 3-7 These bits are defined as logic ones.									
F4	File Select Register (FSR). Low order 5 bits only are used. The FSR is used in generating effective file register addresses under program control. When accessed as a directly addressed file, the upper 3 bits are read as ones.									
F5	Input Register A (A0-A3) (A4 - A7 defined as zeros).									
F6	Output Registers B (B0-B7).									
F7	I/O Register C (C0-C7).									
F108- F378	General Purpose Registers.									

BASIC INSTRUCTION SET SUMMARY

Each PIC instruction is a 12-bit word divided into an OP code that specifies the instruction type and one or more operands specifying the operation of the instruction. The following PIC instruction summary lists byte-oriented, bit-oriented, and literal and control operations.

For byte-oriented instructions, "f" represents a file register designator and "d" represents a destination designator. The file register designator specifies which one of the 32 PIC file registers is to be utilized by the instruction. The destination designator specifies where the result of the operation performed by the instruction is to be placed. If "d" is zero, the result is placed in the PIC W register. If "d" is one, the result is returned to the file register specified in the instruction.

For bit oriented instructions, "b" represents a bit field designator that selects the number of the bit affected by the operation, while "f" represents the number of the file in which the bit is located.

For literal and control operations, "k" represents an eight- or nine-bit constant or literal value.

For an oscillator frequency of 1 MHz the instruction execution time is 4 μ sec, unless a conditional test is true or the program counter is changed as a result of an instruction. In these cases, the instruction execution time is 8 μ sec.

PIC1655

(4-0)

f(FILE #)

(5)

d

(11-6)

OP CODE

BYTE-ORIENTED FILE REGISTER OPERATIONS

For d = 0, f \rightarrow W (PICAL accepts d = 0 or d = W in the mnemonic) d = 1, f \rightarrow f (if d is omitted, assembler assigns d = 1).

	INSTRUCTION- BINARY (Octal)				NAME	MNEMONIC, OPERANDS		OPERATION	STATUS AFFECTED	
000	000	000	000	(0000)	No Operation	NOP	-	-	None	
000	000	1ff	fff	(0040)	Move W to f (Note 1)	MOVWF	-	W→f	None	
000	001	000	000	(0100)	Clear W	CLRW	-	0→W	z	
000	001	1ff	fff	(0140)	Clear f	CLRF	f	0→f	Z	
000	010	dff	fff	(0200)	Subtract W from f	SUBWF	f,d	f-W→d [f + ₩ + 1→d]	C,DC,Z	
000	011	dff	fff	(0300)	Decrement f	DECF	f,d	f-1→d	z	
000	100	dff	fff	(0400)	Inclusive OR W and f	IORWF	f,d	Wvf→d	z	
000	101	dff	fff	(0500)	ANDbW and f	ANDWF	f,d	W•f→d	z	
000	110	dff	fff	(0600)	Exclusive OR W and f	XORWF	f,d	W ⊕ f→d	z	
000	111	dff	fff	(0700)	Add W and f	ADDWF	f,d	W + F→d	C,DC,Z	
001	000	dff	fff	(1000)	Move f	MOVF	f,d	f→d	z	
001	001	dff	fff	(1100)	Complement f	COMF	f,d	f→d	z	
001	011	dff	fff	(1200)	Increment f	INCF	f,d	f + 1→d	z	
001	011	dff	fff	(1300)	Decrement f, Skip to Zero	DECFSZ	f,d	f - 1→d, skip if Zero	None	
001	100	dff	fff	(1400)	Rotate Right f	RRF	f,d	$f(n) \rightarrow d(n-1), C \rightarrow d(7), f(0) \rightarrow C$	С	
001	101	dff	fff	(1500)	Rotate Left f	RLF	f,d	f(n)→d(n + 1), C→d(0), f(7)→C	с	
001	110	dff	fff	(1600)	Swap halves f	SWAPF	f,d	$f(0-3) \leftrightarrow f(4-7) \rightarrow d$	None	
001	111	dff	fff	(1700)	Increment f, Skip if Zero	INCFSZ	f,d	f + 1→d, skip if Zero	None	

BIT-ORIENTED FILE REGISTER OPERATIONS

(11-8) (7-5) (4-0) OP CODE | b (BIT #) | f(FILE #)

			UCTION Y (Octa		NAME	MNEM OPER		OPERATION	STATUS AFFECTED
010	0bb	bff	fff	(2000)	Bit Clear f	BCF	f,b	0→f(b)	None
010	1bb	bff	fff	(2400)	Bit Set f	BSF	f,b	1→f(b)	None
011	0bb	bff	fff	(3000)	Bit Test f, skip if Clear	BTFSC	f,b	Bit Test f(b): skip if clear	None
011	1bb	bff	fff	(3400)	Bit Test f, skip if Set	BTFSS	f,b	Bit Test f(b): skip if set	None

LITERAL AND CONTROL OPERATIONS

(11-8) (7-0) OP CODE k (LITERAL)

INSTRUCTION- BINARY (Octal)					NAME	MNEMONIC, OPERANDS		OPERATION	STATUS AFFECTED
100	0kk	kkk	kkk	(4000)	Return and place Literal in W	RETLW	k	k→w, Stack-→PC	None
100	1kk	kkk	kkk	(4400)	Call subroutine (Note 1)	CALL	k	PC + 1→Stack, k→PC	None
101	kkk	kkk	kkk	(5000)	Go to address (k is 9 bits)	GOTO	k	k→PC	None
110	0kk	kkk	kkk	(6000)	Move Literal to W	MOVLW	k	k→W	None
110	ikk	kkk	kkk	(6400)	Inclusive OR Literal and W	IORLW	k	k v W→W	z
111	okk	kkk	kkk	(7000)	AND Literal and W	ANDLW	k	k∙W→W	z
111	1kk	kkk	kkk	(7400)	Exclusive OR Literal and W	XORLW	k	$k \oplus W {\rightarrow} W$	Z

NOTES:


 The 9th bit of the program counter in the PIC is zero or a CALL and a MOVWF F2. Therefore, subroutines must be located in program memory locations 0-3778. However, subroutines can be called from anywhere in the program memory since the Stack is 9 bits wide.
 When an I/O register is modified as a function of itself, the value used will be that value present on the pins. For example, an output

pin which has been latched high but is driven low by an external device, will be relatched in the low state. See example 2 on page 7.

PIC1655

I/O INTERFACING

The equivalent circuit for an I/O port bit is shown below as it would interface with either the input of a TTL device (PIC is outputting) or the output of an open collector TTL device (PIC is inputting). Each I/O port bit can be individually time multiplexed between input and output functions under software control. When outputting through a PIC I/O Port, the data is latched at the port and the pin can be connected directly to a TTL gate input. When inputting data through an I/O Port, the port latch must first be set to a high level under program control. This turns off Q2, allowing the TTL open collector device to drive the pad, pulled up by Q1, which can source a minimum of 100 μ A. Care, however, should be exercised when using open collector devices due to the potentially high TTL leakage current which can exist in the high logic state.



Note: Q1 can be disconnected via mask option to form an "open drain" pin.

Bidirectional I/O Ports

The bidirectional ports may be used for both inut and output operations. For input operations these ports are non-latching. Any input must be present until read by an input instruction. The outputs are latched and remain unchanged until the output latch is rewritten. For use as an input port the output latch must be set in the high state. Thus the external device inputs to the PIC circuit by forcing the latched output line to the low state or keeping the latched output high. This principle is the same whether operating on individual bits or the entire port.

Some instructions operate internally as input followed by output operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation, and re-output the result. Caution must be used when using these instructions. As an example a BSF operation on bit 5 of F7 (port RC) will cause all eight bits of F7 to be read into the CPU. Then the BSF operation takes place on bit 5 and F7 is re-output to the output latches. If another bit of F7 is used as an inut (say bit 0) then bit 0 must be latched high. If during the BSF instruction will leave bit 0 latched low after execution. In this state bit 0 cannot be used as an input until it is again latched high by the programmer. Refer to the examples below.

Input Only Port: (Port RA)

The input only port of the PIC1655 consists of the four LSB's of F5 (port RA). An internal pull-up device is provided so that external pull-ups on open collector logic are unnecessary. The four MSB's of this port are always read as zeros. Output operations to F5 are not defined. Note that the BTFSC and BTFSS instructions are input only operations and so can be used with F5. Also, file register instructions which leave the results in W can be used.


Output Only Port: (Port RB)

The output only port of the PIC1655 consists of F6 (port RB). This port contains no input circuitry and is therefore not capable of instructions requiring an input followed by an output operation. The only instructions which can validly use F6 are MOVWF and CLRF.


Successive Operations on Bidirectional I/O Ports

Care must be exercised if successive instructions operate on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU (MOVF, BIT SET, BIT CLEAR, and BIT TEST) is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. This will happen if tpd (See I.O Timing Diagram) is greater than 1/4tcy (min). When in doubt, it is better to separate these instructions with a NOP or other instruction.

EXAMPLE 1:



EXAMPLE 2:



no longer useful as an input until set high again.

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

Ambient temperature under bias	125°C
Storage Temperature	- 55°C to +150°C
Voltage on any pin with respect	
to Vss	-0.3V to + 10.0V
Power Dissipation (Note 1)	1000mW

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS/PIC1655 Operating temperature TA = 0°C to + 70°C							
Characteristic	Sym	Min	Typ†	Max	Units	Conditions	
Primary Supply Voltage	Vcc	4.5	-	7.0	V		
Output Buffer Supply Voltage	Vxx	4.5	-	10.0	V	(Note 2)	
Primary Supply Current	ldd	-	30	65	mA	All I/O pins @ VDD (Note 6)	
Output Buffer Supply Current	Ixx	-	1	5	mA	All I/O pins @ VDD (Note 3)	
Input Low Voltage	VIL	-0.2	-	0.8	V		
Input High Voltage (except							
MCLR, RTCC & OSC)	Viн	2.4	-	Vdd	V		
Input High Voltage							
(MCLR, RTCC & OSC)	VILH	Vdd - 1	-	VDD	V		
Output High Voltage	Vон	2.4	-	Vdd	V	IOH = -100µА (Note 4)	
		3.5	-	Vdd	V	Юн = 0	
Output Low Voltage	VOL1	-	-	0.45	V	IOL = -1.6mA, $VXX = 4.5V$	
(I/O only)		-	-	0.90	V	IOL = 5.0mA, VXX = 4.5V	
			-	0.90	V	IOL = 5.0mA, Vxx = 8.0V	
		-	-	1.20	V	IOL = 10.0mA, VXX = 8.0V	
			-	2.0	V	IOL = 20.0mA, VXX = 8.0V	
						(Note 5)	
Output Low Voltage	VOL2	-	-	0.45	V	IOL = -1.6mA, (Note 5)	
(CLK OUT)	100 A.A.A.A.A.A.A.A.A.A.A.A.A.A.A.A.A.A.A						
Input Leakage Current	ILC	- 5	-	+ 5	μA	$VSS \le VIN \le VDD$	
(MCLR, RTCC)	$(s, -k_{1}) \in \mathbb{R}$						
Leakage Current	IOLC	· -	-	10	μA	$Vss \le VPIN \le 10V$	
(open drain I/O pins)		1. A. A. A. A. A. A. A. A. A. A. A. A. A.	1				
Input Low Current	¹ IL	- 0.2	-0.6	-1.6	mA	VIL = 0.4V internal pullup	
(all I/O ports)			1				
Input High Current	Ін	- 0.1	-0.4	-1.4	mA	VIH = 2.4V	
(all I/O ports)							

† Typical data is at $TA = 25^{\circ}C$, VDD = 5.0V.

NOTES:

Total power dissipation for the package is calculated as follows:
 PD = (VDD) (IDD) + Σ(VDD - VIL) (IIOHI) + Σ(VOL)

(IOL).

The term I/O refers to all interface pins; input, output or I/O.

- 2. Vxx supply drives only the I/O ports.
- 3. The maximum Ixx current will be drawn when all I/O ports are outputting a High.
- 4. Positive current indicates current into pin. Negative.current indicates current out of pin.
- 5. Total IOL for all output pins (I/O ports plus CLK OUT) must not exceed 225mA.
- 6. See Primary Supply current Chart for additional information.

DC CHARACTERISTICS/PIC1655I					Operating temperature $TA = -40^{\circ}C$ to $+ 85^{\circ}C$		
Characteristic	Sym	Min	Тур†	Max	Units	Conditions .	
Primary Supply Voltage	Vdd	4.5	-	7.0	v		
Output Buffer Supply Voltage	Vxx	4.5	-	10.0	v	(Note 2)	
Primary Supply Current	IDD	-	30	70	mA	All I/O pins @ VDD (Note 6)	
Output Buffer Supply Current	Ixx	-	1	5	mA	All I/O pins @ VDD (Note 3)	
Input Low Voltage	VIL	-0.2	-	0.7	V		
Input High Voltage (except							
MCLR, RTCC & OSC)	Vін	2.4	-	Vdd	V		
Input High Voltage							
(MCLR, RTCC & OSC)	VILH	Vdd - 1	-	Vdd	V		
Output High Voltage	Vон	2.4	-	Vdd	V	$IOH = -100\mu A$ (Note 4)	
Output Low Voltage	VOL1		_	0.45	v	lон = 0 loL = -1.6mA, Vxx = 4.5V	
(I/O only)	VOLI	-	-	0.45	v	IOL = 5.0 mA, VXX = 4.5 V	
(I/O Only)			_	0.90	v	IOL = 5.0 mA, VXX = 4.0 V IOL = 5.0 mA, VXX = 8.0 V	
			_	1.20	v	IOL = 10.0 mA, VXX = 0.0 V IOL = 10.0 mA, VXX = 8.0 V	
				2.0	v	IOL = 20.0 mA, VXX = 8.0 V	
				2.0		(Note 5)	
Output Low Voltage (CLK OUT)	Vol2	- '	-	0.45	v	IoL = -1.6mA, (Note 5)	
Input Leakage Current	ILC	- 5	-	+ 5	μA	$Vss \leq Vin \leq Vdd$	
(MCLR, RTCC)							
Leakage Current	IOLC	-	-	10	μΑ	$Vss \le VPIN \le 10V$	
(drain I/O pins)							
Input Low Current	hL.	- 0.2	-0.6	-1.8	mA	VIL = 0.4V internal pullup	
(all I/O ports)							
Input High Current	Ін	- 0.1	-0.4	-1.8	mA	VIH = 2.4V	
(all I/O ports)							

† Typical data is at TA = 25° C, VDD = 5.0V.

NOTES:

1. Total power dissipation for the package is calculated as follows:

$$\label{eq:pd} \begin{split} \text{PD} = (\text{VDD}) \; (\text{IDD}) + \sum (\text{VDD} - \text{VIL}) \; (\text{IOHI}) + \sum (\text{VOL}) \\ (\text{IOL}). \end{split}$$

The term I/O refers to all interface pins; input, output or I/O.

- 2. Vxx supply drives only the I/O ports.
- 3. The maximum Ixx current will be drawn when all I/O ports are outputting a High.
- 4. Positive current indicates current into pin. Negative current indicates current out of pin.
- 5. Total IoL for all output pins (I/O ports plus CLK OUT) must not exceed 225mA.
- 6. See Primary Supply current Chart for additional information.

DC CHARACTERISTICS/P	PIC1655F	1		Operating temperature $TA = -40^{\circ}C \text{ to } + 110^{\circ}C$			
Characteristic	Sym	Min	Typt	Max	Units	Conditions	
Primary Supply Voltage	VDD	4.5	-	5.5	v		
Output Buffer Supply Voltage	Vxx	4.5	- '	10.0	V	(Note 2)	
Primary Supply Current	IDD	-	30	70	mA	All I/O pins @ VDD (Note 6)	
Output Buffer Supply Current	Ixx	-	1	5	mA	All I/O pins @ VDD (Note 3)	
Input Low Voltage	Vi∟	-0.2	-	0.7	V		
Input High Voltage (except							
MCLR, RTCC & OSC)	Viн	2.4	-	VDD	V		
Input Low-to-High Threshold							
Voltage (MCLR, RTCC & OSC)	VILH	VDD - 1	-	Vdd	V		
Output High Voltage	Vон	2.4	-	VDD	V	Iон = -100µА (Note 4)	
						Юн = 0	
Output Low Voltage	VOL1	· -	-	0.45	V	IOL = -1.6mA, VXX = 4.5V	
(I/O only)		-	-	0.90	V	IOL = 5.0mA, VXX = 4.5V	
		-	-	0.90	V	IOL = 5.0mA, VXX = 8.0V	
		°-		1.20	V	IOL = 10.0mA, Vxx = 8.0V	
		-	-	2.0	v	IOL = 20.0mA, VXX = 8.0V	
		1				(Note 5)	
Output Low Voltage (CLK OUT)	VOL2	-	-	0.45	V	IOL = -1.6mA, (Note 5)	
Input Leakage Current (MCLR, RTCC)	ILC	- 5	-	+ 5	μA	$Vss \leq Vin \leq Vdd$	
Leakage Current	IOLC	-	-	10	μA	$Vss \le Vpin \le 10V$	
(open drain I/O pins)					•		
Input Low Current	lı.	- 0.2	-0.6	-1.8	mA	VIL = 0.4V internal pullup	
(all I/O ports)							
Input High Current	Iн	- 0.1	-0.4	-1.8	mA	VIH = 2.4V	
(all I/O ports)							

† Typical data is at $TA = 25^{\circ}C$, VDD = 5.0V.

NOTES:

1. Total power dissipation for the package is calculated as follows:

 $PD = (VDD) (IDD) + \sum (VDD - VIL) (IOHI) + \sum (VOL) (IOL).$

The term I/O refers to all interface pins; input, output or I/O.

- 2. Vxx supply drives only the I/O ports.
- 3. The maximum Ixx current will be drawn when all I/O ports are outputting a High.
- 4. Positive current indicates current into pin. Negative current indicates current out of pin.
- 5. Total IOL for all output pins (I/O ports plus CLK OUT) must not exceed 225mA.
- 6. See Primary Supply current Chart for additional information.

AC CHARACTERISTICS/PIC1655, PIC1655I AND PIC1655H

Operating temperature $TA = 0^{\circ}C$ to $+ 70^{\circ}C$ -40°C to +85°C and -40°C to + 110°C

Characteristic	Sym	Min	Typ†	Max	Units	Conditions
Instruction Cycle Time	tCY	4	-	20	μs	0.2 MHz - 1.0MHz external time base (Notes 1, 2 and 5)
RTCC Input						
Period	tRT	tcy = 0.2μs-	-	-		
High Pulse Width	t RTH	1/2 trt	-	-	-	
Low Pulse Width	t RTL	1/2 tRT	-	-	-	(Notes 2 and 3)
I/O Ports						
Data Input Setup Time	ts	-	-	1/4tcy - 125	ns	
Data Input Hold Time	tн	0	-	-	ns	
Data Output Propagation	tPD	-	600	1000	ns	Capacitive load = 50pF
Delay						
OSC Input						
External Input Impedance	Rosch	120	800	3500	Ω	Vosc = 5V Applies to external
High						
External Input Impedance	Roscl	-	106	-	Ω	Vosc = 0.4V OSC drive only
Low						

† Typical data is at TA = 25° C, VDD = 5.0V.

NOTES:

- 1. Instruction cycle period (tcy) equals four times the inut oscillator time base period.
- 2. Due to the synchronous timing nature between CLK OUT and the sampling circuit used on the RTCC input, CLK OUT may be directly tied to the RTCC input.
- 3. The maximum frequency which may be input to the RTCC pin is calculated as follows:


$$f(max) = \frac{1}{tRT (min)} = \frac{1}{tCY (min) + 0.2\mu s}$$


For example: if tcy = 4 μ s, f(max) = $\frac{1}{4.2\mu s}$ = 238KHz.


4. Caution must be exercised to allow for unit to unit variation of oscillator frequency when using RC option. (See RC Option Operation Graph).

PRIMARY SUPPLY CURRENT AT SELECTED TEMPERATURES: PIC1655, PIC1655I, PIC1655H


Characteristic	Sym	Max	Units	Conditions
Primary Supply Current	IDD	70	mA	-40°C, All I/O pins at VDD
5 11 5		65	mA	0°C, All I/O pins at VDD
		48	mA	70°C, All I/O pins at VDD
		45	mA	85°C, All I/O pins at VDD
		42	mA	110°C, All I/O pins at VDD









4










© 1990 Microchip Technology Inc.

4-63








PIC1655 EMULATION CAUTIONS

When emulating a PIC1655 using a PICES II development system certain precautions should be taken.

- A. Be sure that the PICES II Module being used is programmed for the PIC1655 mode. (Refer to the PICES Manual). The PIC1655 contained within the module should have the MODE pin #22 set to a high state.
- 1. This causes the MCLR to force all I/O registers high.
- 2. The OSC 1 pin #59 becomes a single clock input pin.
- 3. The interrupt system becomes disabled and the RTCC always counts on the trailing edges.
- 4. Bits 3 through 7 on file register F3 are all ones.



- B. Make sure to only use two levels of stack within the program.
- C. Make sure all I/O cautions contained in this spec sheet are used.
- D. Be sure to use the 28 pin socket for the module plug.
- E. Make sure that during an actual application the MCLR input swings from a low to high level a minimum of 1msec after the supply voltage is applied.
- F. If an oscillator drive is used, be sure that it can drive the 120Ω input impedance of the OSC pin on the PIC1664.
- G. The cable length and internal variations may cause some parameter values to differ between the PICES II module and a production PIC1655.


4

© 1990 Microchip Technology Inc.

DS30006B-15

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the sales offices. For the *currently available code-combinations*, refer to previous page.





8 Bit Microcontroller

FEATURES


- 1024 x 13-bit Program ROM
- 64 x 8-bit RAM (16 special purpose registers)
- Arithmetic Logic Unit
- Sophisticated interrupt structure
- 6 level pushdown stack
- Versatile self contained oscillator
- 2.0µs instruction execution time
- Wide power supply operating range (4.5-5.5 volts)
- 4 sets of 8 user defined TTL compatible I/O lines
- Available in two temperature ranges: 0°C to 70°C and -40°C to 85°C

DESCRIPTION


The PIC1670 microcontroller is an MOS/LSI device containing RAM, I/O, and a central processing unit as well as customer-defined ROM on a single chip. This combination produces a low cost solution for applications which require sensing individual inputs and controlling individual outputs. Keyboard scanning, display driving, and system control functions can be done at the same time due to the power of the 8-bit CPU.

The internal ROM contains a customer-defined program using the PIC's powerful instruction set to specify the overall functional characteristics of the device. The 8-bit input/output registers provide latched lines for interfacing to a limitless variety of applications. The PIC can be used to scan keyboards, drive displays, control electronic games and provide enhanced capabilities to vending machines, traffic lights, radios, television, consumer appliances, industrial timing and control applications. The 13-bit instruction word format provides a powerful yet easy to use instruction repertoire emphasizing single bit manipulation as well as logical and arithmetic operations using bytes.

The PIC1670 is fabricated with N-Channel Silicon Gate technology resulting in a high performance product. Only a single wide range power supply is required for operation. An on-chip oscillator provides the operating clock with an external crystal or ceramic resonator to establish the frequency. Inputs and outputs are TTL-compatible, with open-drain option available.



Extensive hardware and software support is available to aid the user in developing an application program and to verify performance before committing to mask tooling. Programs can be assembled into machine language using PICALC, eliminating the burden of coding with ones and zeros. Once the application program is developed, several options are available to insure proper performance. The PIC's operation can be verified in any hardware application by using the PIC1665. The PIC1665 is a ROM-less PIC1670 microcontroller with additional pins to connect external EPROM or RAM and to accept HALT commands. The PFD 1020 Field Demo System is available containing a PIC1665 with sockets for erasable PROMS. Finally, the PICES II (PIC In-Circuit Emulation System) provides the user with emulation and debugging capability in either a stand-alone mode or operation as a peripheral to a larger computer system. Easy program debugging and changing is facilitated because the user's program is stored in RAM. With these development tools, the user can quickly and confidently order the masking of the PIC's ROM and bring his application into the market.



ARCHITECTURAL DESCRIPTION

The firmware architecture of the PIC1670 microcontroller is based on a register file concept with simple yet powerful instruction commands designed to optimize the code for bit, byte, and register transfer operations. The instruction set also supports computing functions as well as these control and interface functions.

Internally, the functional blocks of the PIC1670 are connected by an 8-bit bidirectional bus: the 64 8-bit registers of which the first 16 are special purpose, an Arithmetic Logic Unit, and a user defined program ROM composed of 1024 x 13 words. The register file is divided into two functional groups: operational registers and general purpose registers. The first sixteen are the operational registers and they include the Real Time Clock Counter A and B, four I/O registers, two Status registers, a Program Counter and a File Select Register. The general purpose registers are used for data and control information under command of the instructions. The Arithmetic Logic Unit contains one temporary working register (W Register), an adder, and hardware for decimal adjust. Manipulation between data in the working register and any other register can be performed.

The Program ROM contains the user defined application program and is supported by an instruction decoder and instruction register. Sequencing of microinstructions is controlled via the Program Counter (PC) which automatically increments to execute in-line programs. The Program Counter is modified by bit test, jump, call or branch instructions and the lower 8-bits can be modified for computed addresses by file register instructions. In addition, an on-chip six level stack is employed to push and pull the contents of the program counter. This provides easy to use subroutine nesting. Activating the MCLR input on power-up initializes the ROM program to address 17778.

REGISTERS

File	Function					a i tanı alan alını				
F08	Not a physical register. F0 calls for	7	6	5	4	3	2	1	0	
	contents of the FSR (F4) to be used to select a file register. F4 is used as an indirect address pointer.	1	1	A9	A 8	ov	z	DC	С	
F18	W Register: The working register.	Bit	Name	Fu	nction					
F28	Program Counter: Points to the next program ROM address to be executed (8 lower bits only).	0	С	car	ry fron	-	L.U., a	nd is usu also use tions.	-	
F38	Arithmetic Status Register	1 1	DC					ecimal o		
F48	File Select Register: The FSR is used in generating effective file register addresses under program control.			and is used to indicate a carr 3 in the A.L.U. as the result o addition (byte). This bit is use decimal adjust			esult of a	an		
F58	Interrupt Status Register: Used to control interrupts and registers F6 and F7. (See "Interrupt System")		_	ado	dition.			.D. deci		
F68, F78	RTCCA and RTCCB: Real Time Clock Counters A & B respectively can be	2	Z	if th	ne resu		ne prev	d is set /ious op		
	configured as a single 16 bit counter, an 8 bit counter and an 8 bit general purpose register or two general purpose registers when no external counting is required. The		one by operati signed				flow flag and is set to a ons which cause a			
	RTCC registers can be loaded and read by the program, as well as count negative transitions on the \overline{RT} pin or count at 1/8 the frequency of the oscillator. If data are			The MS	e bit is 3B in th	set who	en the J. is op	metic ov carry fro posite t pit.	om the	
	being stored into RTCCA simultaneous with a negative transition on the RT pin	4	A8	Bit 4 is the 9th bit of the program counter. This bit is a read only bit.						
	(and CNTE = 1 and CNTS = 1), RTCCA will contain the new stored value and the external transition will be ignored by the		A9	Bit 5 is the 10th bit of the program counter. This bit is a read only bit.						
	microcomputer. (See "Real Time Clock Interrupt" for further details about the RTCC).		INTER	RUP	T STA	TUS F	REGIS	TER F	5	
F108, 118	I/O Port A									
F128, 138	I/O Port B			_					_	
F148, 158	I/O Port C		6	5	4	3	2	1	0	
F168, 178	I/O Port D	0	CNTE	AAB	UNIS	RTCIR	XIR	RTCIE	XIE	
F208, 778	General Purpose Registers: Used for temporary and general purpose storage during program execution time.								·	
F11	08, 128, 148 & 168 are the I/O registers and 8, 138, 158 & 178 are used for reading the ual pin levels.									

4

© 1990 Microchip Technology Inc.

BASIC INSTRUCTION SET AND PIN FUNCTIONS

Each PIC instruction is a 13-bit word divided into an OP code which specifies the instruction type and one or more operands which further specify the operation of the instruction. The following PIC instruction summary lists byte-oriented, bit-oriented, and literal and control operations.

For byte-oriented instructions, "f" represents a file register designator and "d" represents a destination designator. The file register designator specifies which one of the PIC file registers is to be utilized by the instruction. The destination designator specifies where the result of the operation performed by the instruction is to be placed if "d" is zero. The result is placed in the W register if "d" is one. The result is returned to the file register specified in the instruction.

For bit-oriented instructions, "b" represents a bit field designator which selects the number of the bit affected by the operation while "f" represents the number of the file in which the bit is located.

For literal and control operations, "k" represents an eight or nine bit constant or literal value.

For an oscillator frequency of 4 MHz the instruction execution time is 2.0μ sec unless a conditional test is true or the program counter is changed as a result of an instruction. In these two cases, the instruction execution time is 4.0μ sec.

							_	(12 -	7)	(6)	(5 - 0)
	ВҮТ	E OF	RIEN	TED	FILE R	EGISTER OPERATION	S	OPC	DDE	d f(FILE #)
In	structi	on-Bir	ary		(Octal)	Name	Mnemonic,	Operand	s Operatio	n	Status Affected
0	000	000	000	100	(00004)	Decimal adjust W	DAW	-	(Note 1)	8	С
0	000	001	fff	fff	(00100)	Move W to file	MOVW	/F f	W→ f		-
0	000	1d	fff	fff	(00200)	Subtract W from file w/borrow	SUBB	VF f,d	f+₩+c→c	l ·	OV,C,DC,Z
0	000	10d	fff	fff	(00400)	Subtract W from file	SUBW	F f,d	$f + \overline{W} + 1 \rightarrow c$	i .	OV,C,DC,Z
0	000	11d	fff	fff	(00600)	Decrement file	DECF	f,d	$f - 1 \rightarrow d$		OV,C,DC,Z
0	001	00d	fff	fff .	(01000)	Inclusive or W with file	IORWE	f,d	WVf \rightarrow d		Z
0	001	01d	fff	fff	(01200)	And W with file	ANDW	F f,d	$W \cdot 1 \rightarrow d$		Z
0	001	10d	fff	fff	(01400)	Exclusive OR W with file	XORW	F f,d	$W \bigoplus f \rightarrow d$		Z
0	001	11d	: fff 🤉	fff	(01500)	Add W with file	ADDW	F f,d	$W + f \rightarrow d$		OV,C,DC,Z
0	010	00d	· fff - ,	fff	(02000)	Add W to file with carry	ADCW	F f,d	$W + f + c \rightarrow$	d i	OV,C,DC,Z
0	010	01d	fff	• fff	(02200)	Complement file	COMP	F f,d	$\bar{f} \rightarrow d$		Z
0	010	10d	fff	fff	(02400)	Increment file	INCF	f,d	$f + 1 \rightarrow d$		OV,C,DC,Z
0	010	11d	fff	fff	(02600)	Decrement file, skip if zero	DECFS	SZ f,d	$f \bullet 1 \rightarrow d$, sk	ip if zero	-
0	011	00d	fff	fff .	(03000)	Rotate file right through carry	RRCF	f,d	f(n)→d(n - 1)	, c→d(7), f(0))→c C
0	011	01d	fff	fff	(03200)	Rotate file left through carry	RLCF	f,d	f(n)-→d(n + 1), c→d(0), f(7)—→c C
0	011	01d	fff	fff	(03400)	Swap upper and lower nibble of	of file SWAP	F f,d	f(0-3) ↔ (4-	7)→d	-
0	011	11d	fff	fff	(03600)	Increment file, skip if zero	INCFS	Z f,d	$f + 1 \rightarrow d$, sk	tip if zero	-
1	000	000	fff	fff	(0004)	Move file to W	MOVE	Wf	$f \rightarrow W$		Z
1	000	001	fff	fff	(00100)	Clear file	CLRF	f	$0 \rightarrow f$, a Z
1	000	010	fff	fff	(00200)	Rotate file right/no carry	RRNC	F f	$f(n) \rightarrow d(n-1)$), $f(0) \rightarrow f(7)$) -
1	000	011	fff	fff	(00300)	Rotate file left/nocarry	RLNCF	= f	f(n)→d(n + 1), f(7)→f(0)	-
1	000	100	fff	fff	(00400)	Compare file to W, skip if $F < V$		T f	f - W, skip if (C = 0	-
1	000	101	fff	fff	(00500)	Compare file to W skip if F = V	CPFSE	EO f	f - W, skip if Z	2 = 1	-
1	000	110	fff	fff	(00800)	Compare file to W, skip if F> V	CPFSC	GT f	f - W, skip if Z	Z•C=1	-
1	000	111	fff	fff	(01000)	Move file to itself	TESTF	f f	f-1		Z

Note 1: The DAW instruction adjusts the eight bit number in the W register to form two valid BCD (binary coded decimal) digits, one in the lower and in the upper nibble. (The results will only be meaningful if the number in W to be adjusted is the result of adding together two valid two digit BCD numbers). The adjustment obeys the following two step algorithm.

1. If the lower nibble is greater than 9 or the digit carry flag (DC) is set, 06 is added to the W register.

2. Then, if the upper nibble is greater than 9 or the carry from the original or step 1 addition is set, 60 is added to the W register. The carry bit is set if there is a carry from the original step 1 or step 2 addition.

4

	BIT ORIENTED FILE REGISTER OPERATIONS					SISTER OPERATIONS	(12 - 9 OPCO	- /	(8 - 6) b(BIT #)	(5 - 0) f(FILE #)	
In	structi	on-Bir	ary		(Octal)	Name	Mnemonic, O	perands	Operation	Status Affected	
0	100	bbb	fff	fff	(04000)	Bit clear file	BCF	f,b	$0 \rightarrow f(b)$	-	
0	101	bbb	fff	fff	(05000)	Bit set file	BSF	f,b	$1 \rightarrow f(b)$	-	
0	110	bbb	fff	fff	(06000)	Bit test, skip if clear	BTFSC	f,b	Bit Test f(b),skip if clear	-	
0	111	bbb	fff	fff	(07000)	Bit test,skip if set	BTFSS	f,b	Bit Test f(b), skip if set	-	

	LITE	RAL	AND	o co	NTROL	OPERATIONS			(12 -8) OPCODE k ((7 - 0) LITERAL)
In	structi	on-Bin	ary		(Octal)	Name	Mnemonic, Ope	rands	Operation	Status Affected
0	000	000	000	000	(00000)	No Operation	NOP	-	-	-
0	000	000	000	010	(00002)	Return from interrupt	RETFI	-	Stack \rightarrow PC	-
0	000	000	000	011	(00003)	Return from Subroutine	RETFS	-	Stack \rightarrow PC	-
1	001	0kk	kkk	kkk	(11000)	Move Literal tro W	MOVLW	k	$k\toW$	-
1	001	1kk	kkk	kkk	(11400)	Add Literal to W	ADDLW	k	$k + W \rightarrow W$	OV,C,DC,Z
1	010	0kk	kkk	kkk	(12000)	Inclusive OR Literal to W	IORLW	k	kVW →- W	Z
1	010	1kk	kkk	kkk	(02400)	And Literal and W	ANDLW	k	$k \boldsymbol{\cdot} W \to W$	Z
1	011	0kk	kkk	kkk	(13000)	Exclusive OR Literal to W	XCRLW	k	$k W \rightarrow W$	Z
1	011	1kk	kkk	kkk	(13400)	Return and load literal in W	RETLW	k	k 🕀 W, Stack - PC	-
1	10k	kkk	kkk	kkk	(14000)	Go to address	GOTO	k	$k \rightarrow PC$	-
1	11k	kkk	kkk	kkk	(16000)	Call Subroutine	CALL	k	PC + 1 \rightarrow Stack, k \rightarrow	PC -

PIN FUNCTI	ONS	
Signal Signal Name Type		Function
OSC1, OSC2	Input Output	Oscillator pins. The on-board oscillator can be driven by an external crystal crystal crystal crystal crystal clock via these pins.
RT	Input	Real Time Input. Negative transitions on this pin increment the RTCC (F6) register. This pin can also be used for an interrupt input. This pin uses a Schmitt trigger input. There is no internal active pull-up device.
RA0-7, RB-7, RC0-7, RD0-7	Input Output	User programmable input/output lines. These lines can be used as inputs and/ or outputs and are under direct control of the program.
MCLR	Input	Master Clear: Used to initialize the internal ROM program to address 17778 latch all I/O registers high, and disables the interrupts. This pin uses a Schmitt trigger input. There is no internal active pull-up device.
TEST	Input	Test pin. This pin is used for testing purposes only. It must be grounded for normal operation.
VDD	-	Power supply pin.
Vss	-	Ground pin.
CLKOUT	Output	Clock Output: A signal derived from the internal oscillator. May be used by external circuitry to synchronize with PIC1670 timing.

© 1990 Microchip Technology Inc.

4-71

INTERRUPT SYSTEM

The interrupt system of the PIC1670 is comprised of an external interrupt and a real-time clock counter interrupt. These have different interrupt vectors, enable bits and status bits. Both interrupts are controlled by the status register (F5) shown below.

7 .	6	5	4	3	2	1	0
0	CNTE	A/B	CNTS	RTCIR	XIR	RTCIE	XIE

Notes: 1. Bit 7 is unused and is read as zero. 2. The Status Register F5 will power up to all


zeroes.

External Interrupt

On any high to low transition of the $\overline{\text{RT}}$ pin the external interrupt request (XIR) bit will be set. This request will be serviced if the external interrupt enable (XIE) bit is set or if it is set at a later point in the program. The latter allows the processor to store a request (without interrupting) while a critical timing routine is being executed. Once external interrupt service is initiated, the processor wilclear the XIR bit, delay one cycle (to execute the current instruction), then push the current program counter onto the stack and execute the instruction at location 1760s. It takes three to four instruction cycles from the transition on the $\overline{\text{RT}}$ pin until the instruction at 1760e is executed. No new interrupts can be serviced until a return from interrupt (RETFI) instruction has been executed.

Real-Time Clock Interrupt

The real-time clock counter (RTCCA & RTCCB, file registers F6 and F7) have a similar mechanism of interrupt service. The RTCCA register will increment if the count enable (CNTE) bit is set: If this bit is not set the RTCCA & RTCCB will maintain their present contents and can therefore be used as general purpose RAM registers. The count source (CNTS) bit selects the clocking source for RTCCA. If CNTS is cleared to a '0'. then RTCCA will use the internal instruction clock and increment at 1/8 the frequency present on the OSC pins. If CNTS is set to a '1', then RTCCA will increment on each high to low transition of the RT pin. RTCCB can only be incremented when RTCCA makes a transition from 3778 to 0 and the A/B status bit is set. This condition links the two eight bit registers together to form one sixteen bit counter. An interrupt request under these conditions will occur when the combined registers make a transition from 1777778 to 0. If, however, the A/B bit is not set, then RTCCA will be the only incrementing register and an interrupt request will occur when RTCCA makes a transition from 3778 to 0. (In this setup the RTCCB register will not increment and can be used as a general purpose RAM register). Once a request has come from the real-time clock counter, the real-time clock interrupt request (RTCIR) bit will be set. At this point, the request can either be serviced immediately if the real-time clock interrupt enable (RTCIE) bit is set or be stored if RTCIE is not set. The latter allows the



DS30003B-6

Interrupt System (Cont.)

processor to store a real-time clock interrupt while a critical timing routine is being executed. Once interrupt service is initiated, the processor will clear the RTCIR bit, delay one cycle (to execute the current instruction), then push the present program counter onto the stack and execute the instruction at location 17408. It takes three instruction cycles from when the RTCC(A or B) overflows until the instruction 17408 is executed. No new interrupts can be serviced until a RETFI instruction has been executed.

The RETFI instruction (000028) must be used to return from any interrupt service routine if any pending interrupts are to be serviced. External interrupts have priority over RTCC driven interrupt in the event both types occur simultaneously. Interrupts cannot be nested but will be serviced sequentially. The existance of any pending interrupts can be tested via the state of the XIR (bit 2) and RTCIR (bit 1) in the status word F5.

INPUT/OUTPUT CAPABILITY

The PIC1670 provides four complete quasi-bidirectional input/output ports. A simplified schematic of an I/O pin is shown below. The ports occupy address locations in the register file space of the PIC1670. Thus, any instruction that can operate on a general purpose register can operate on an I/O port. Two locations in the register file space are allocated for each I/O port. Port RA0-7 is addressable as either F128 or F138. Port RC0-7 is addressable as either F148 or F158. An I/O port READ

on its odd-numbered location will interrogate the chip pins while an I/O port READ on its even-numbered location will interrogate the internal latch in that I/O port. This simplifies programming in cases where a portion of a single port is used for inputting only while the remainder is used for outputting as illustrated in the following example.

Here, the low 3 bits of port RA are used as output-only, while the high 5 bits are used as input-only. During power on reset (MCLR low), the latches in the I/O ports will be set high, turning off all pull down transistors as represented by Q z in the figure below. During program execution if we wish to interrogate an input pin, then, for example,

BTFSS 11,6


will test pin RA6 and skip the next instruction if that pin is set. If we wish to modify a single output, then, for example,

BCF 10, 2

will force RA2 to zero because its internal latch will be cleared to zero. This will turn on Q2 and pull the pin to zero.

The way this instruction operates internally is the CPU reads file 10 into the A.L.U., modifies the bit and reoutputs the data to file 10. If the pins were read instead, any input which was grounded externally would cause a zero to be read on that bit. When the CPU re-outputted the data to the file, that bit would be cleared to zero, no longer useful as an input until set high again.

During program execution, the latches in bits 3-7 should remain in the high state. This will keep Q2 off, allowing external circuitry full control of pins RA3-RA7, which are being used here as input.



© 1990 Microchip Technology Inc.

DS30003B-7

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

Temperature Under Bias	125°C
Storage Temperature	- 55°C to +150°C
Voltage on any pin with	
respect to Vss	0.3V to +10.0V
Power Dissipation	1000mW

DC CHARACTERISTICS

* Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied. Operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Data labeled "typical" is presented for design guidance only and is not guaranteed.

Operating temperature:

DC CHARACTERISTICS				- Cor	nmercial: ustrial:	TA = 0 °C to + 70 °C TA = -40 °C to + 85 °C
Characteristic	Sym	Min	Тур*	Max	Units	Conditions
Power Supply Voltage	VDD	4.5	-	5.5	v	
Primary Supply Current	IDD	-	-	100	mA	All I/O pins high
Input Low Voltage (except MCLR & RT)	VIL	Vss	-	0.8	V	
Input High Voltage (except MCLR, RT, OSC1)	Vihi	2.4	-	VDD	V	
Input High Voltage (MCLR, RT, OSC1)	VIH2	VDD-1	-	VDD	V	
Output High Voltage	Vон	2.4	-	VDD	V	IOH - 100 µA provided by internal pullups (Note 2)
Output Low Voltage (I/O and CLK OUT)	Vol	-	-	0.45	V	IOL = 1.6mA
Input Leakage Current (MCLR, RT, OSC1)	ILC	-5	-	+5	μΑ	Vss = Vin - Vdd
Input Low Current (All I/O ports)	lıL.	-0.2	-0.6	-2.0	mA	VIL = 0.4V internal pullup
Input High Current (All I/O ports)	Ін	-0.1	-0.4	-	mA	VIH = 2.4V

* Typical data is at TA = 25°C, VDD = 0V.

Notes: 1. Total power dissipation for the package is calculated as follows:

 $\mathsf{PO} = (\mathsf{VDD}) (\mathsf{IDD}) + \sum \{(\mathsf{VDD} - \mathsf{VIL}) \cdot |\mathsf{VIL}|\} + \sum \{(\mathsf{VDD} - \mathsf{VOH}) \cdot |\mathsf{IOH}|\} + \sum \{(\mathsf{VOL}) \cdot |\mathsf{IOL}\}.$

2 Positive current indicates current into pin. Negative current indicates current out of pin.

3. Total IoL for all output pin (I/O ports plus CLK OUT) must not exceed 175mA.

1


AC CHARACTERISTICS				Operating t - Commerc - Industrial:	ial:	ture: TA = 0 °C to + 70 °C TA = -40 °C to + 85 °C		
Characteristic	Sym	Min	Тур	Max	Units	Conditions		
Instruction Cycle Time	tCY	2.0	-	8	μs	4 MHz external time base (Notes 1, 2, 4))		
RT input	1.		1			(Note 3)		
Period - Commercial	t RT	tcy+175ns	-	-	-	Commercial: TA = 70°C		
Period -Industrial	tRT	tcy+200ns	-	-	-	Industrial: TA = 85°C		
High Pulse Width	tRTH	1/2tRT	-	-	-	Commercial: TA = 70°C		
Low Pulse Width	TRTL	1/2tRT	-	-	-	Commercial: TA = 70°C		
I/O Ports								
Data Input Setup Time	tR	-	-	1/4tcy - 125	ns			
Data Input Hold Time	tн	0	-	-	ns			
Data Output Propagation Delay	tR⊤	-	500	800	ns	Capacitance load = 50pF		
Notes:	I	.L		.	44			
1. Instruction cycle period (tcy)) equals	eight times th	e oscilla	ator time base	period.			
2. The oscillator frequency ma or ceramic resonator).	•	•				ne base element (LC, crysta		
3. Due to the synchronous timi	ina natu	re between Cl	K OUT	and the samp	ina circi	uit used on the RT input, CL		


to the synchronous timing nature between CLK OUT and the sampling circuit used on the RT in 3. OUT may be directly tied to the RT input. The minimum times specified represent theoretical limits.


4. The maximum frequency which may be input to the RT pin is calculated as follows: $f_{max} = \frac{1}{1}$. = . where: ∂=175 ns for Commercial $t_{\text{RTmin}} t_{\text{CYmin}} + \delta$ ∂=200 ns for Industrial


if tcy = 2 μ s, f(max) = 1/2.175 μ s = 460 KHz Examples: Commercial: Industrial: if tCY = $2\mu s$, f(max) = $1/2.2\mu s$ = 455 KHz.

© 1990 Microchip Technology Inc.










DS30003B-10

© 1990 Microchip Technology Inc.

TYPICAL OSCILLATOR CIRCUITS




200 400 600 800 1000

IOH (μA)

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



LIFE SUPPORT SYSTEM - Microchip's products are not authorized for use as critical components in life support devices or systems without the express written approval of Microchip Technology, Inc.



SECTION 5 LOGIC PRODUCT SPECIFICATIONS

AY2661	Enhanced Programmable Communication Interface	.5-	1
AY3-1015D	UAR/T: Universal Asynchronous Receiver/Transmitter	5-	17
AY58116/36	Dual Baud Rate Generator	.5-	29
AY58126/46	Single Baud Rate Generator	.5-	37
AY38910A/12A	Programmable Sound Generator	.5-	45
AY8930	Enhanced Programmable Sound Generator	.5-	61
AY0438-I	32-Segment CMOS LCD Driver	.5-	81



~



AY2661


Enhanced Programmable Communication Interface

FEATURES


- Synchronous and Asynchronous full or half duplex operation
- · On-chip baud rate generator 3 standards
- Double buffering of data
- TTL compatible
- Single +5 volt power supply
- Compatible with SC2661, COM2661

DESCRIPTION

The AY2661 is a universal synchronous /asynchronous receiver/transmitter designed for microcomputer system data communications. It may be programmed by the processor to communicate in commonly used asynchronous and synchronous serial data transmission techniques including Bi-Sync. The AY2661 receives serial data streams and converts them into parallel data characters for the processor. While receiving serial data, the device will also accept data characters from the processor in parallel format, convert them to serial format and transmit. The AY2661 will signal the processor when it has completely received or transmitted a



character and requires service. Complete status information including data format errors and control signals is available to the processor at any time.



© 1990 Microchip Technology Inc.

5-1

AY2661

Pin Name	Function
BRCLK	Clock input to the internal baud rate generator. Not required if external receiver and transmitter clocks are used.
R x C/BKDET	Receiver clock. If external receiver clock is programmed, this input controls the rate at which the character is to be received. Its frequency is 1X, 16X or 64X the baud rate, as programmed by mode register 1. Data are sampled on the rising edge of the clock. If internal receiver clock is programmed, this pin can be a 1X/16X clock or a break detect output pin.
T x C/XSYNC	Transmitter clock. If external transmitter clock is programmed, this input controls the rate at which the character is transmitted. Its frequency is 1X, 16X or 64X the baud rate, as programmed by mode register 1. The transmitted data changes on the falling edge of the clock. If internal transmitter clock is programmed, this pin can be a1X/16X clock output for an external jam synchronization input.
RxD	Serial data input to the receiver. "Mark" is high, "space" is low.
	Serial data output from the transmitter. "Mark" is high, "space" is low. Held in mark condition when the transmitter is disabled.
DSR	General purpose input which can be used for data set ready or ring indicator condition. <u>Its comp</u> lement appears as status register bit SR7. It causes a low output on TxEMT/ DSCHG when its state changes and CR2 or CR0 = 1.
DCD	Data carrier detect input. Must be low in order for the receiver to operate. Its complement appears as status register bit SR6. Causes a low output on TxEMT/DSCHG when its state changes and CR2 or CR0 = 1. If DCD goes high while receiving, the R x C is internally inhibited
CTS	Clear to send input. Must be low in order for the transmitter to operate. If it goes high during transmission, the character in the transmit shift register will be transmitted before termination.
DTR	General purpose output which is the complement of command register bit CR1. Normally used to indicate data terminal ready.
RTS	General purpose output which is the complement of command register bit CR5. Normally used to indicate request to send. If the transmit shift register is not empty when CR5 is reset (1 to 0), then $\overline{\text{RTS}}$ will go high one T x C time after the last serial bit is transmitted.
RESET	A high on this input performs a master reset on the AY2661. This signal asynchronously terminates any device activity and clears the mode, command and status registers. The device assumes the idle state and remains there until initialized with the appropriate control words.
A ₁ - A ₀	Address lines used to select internal EPCI registers.
R/W	Read command when low, write command when high.
CE	Chip enable command. When low, indicates that control and data lines to the EPCI are valid and that the operation specified by the \overline{R}/W , A_1 and A_0 inputs should be performed. When high, places the $D_0 - D_7$ lines in the three-state condition.

PIN FUNC	TIONS (CONTINUED)
Pin Name	Function
D ₇ - D ₀	8-bit, three-state data bus used to transfer commands, data and status between EPCI and the CPU. D_0 is the least significant bit; D_7 the most significant bit.
T x RDY	This output is the complement of status register bit SR0. When low, it indicates that the transmit data holding register (THR) is ready to accept a data character from the CPU. It goes high when the data character is loaded. This output is valid only when the transmitter is enabled. It is an open drain output which can be used as an interrupt to the CPU.
R x RDY	This output is the complement of status register bit SR1. When low, it indicates that the receive data holding register (RHR) has a character ready for input to the CPU. It goes high when the RHR is read by the CPU, and also when the receiver is disabled. It is an open drain output which can be used as an interrupt to the CPU.
TxEMT/ DSCHG	This output is the complement of status register bit SR2. When low, it indicates that the trans- mitter has completed serialization of the last character loaded by the CPU, or that a change of state of the DSR or DCD inputs has occured. This output goes high when the status register is read by the CPU, if the TxEMT condition does not exist. Otherwise, the THR must be loaded by the CPU for this line to go high. It is an open drain output which can be used as an interrupt to the CPU.

AY2661 OPERATION

The functional operation of the AY2661 is programmed by a set of control words supplied by the processor. These control words specify items such as synchronous or asynchronous mode, baud rate, number of bits per character, etc.

Receiver

The AY2661 is conditioned to receive data when the DCD input is low and RxEN bit in the command register is true. In the asynchronous mode, the receiver looks for a high to low (mark to space) transition of the start bit on the RxD input line. If a transition is detected, the state of the RxD line is sampled again after a delay of one-half of a bit time. If RxD is now high, the search for a valid start bit is begun again. If RxD is still low, a valid start bit is assumed and the receiver continues to sample the input line at one bit time intervals until the proper number of data bits, the parity bit, and one stop bit have been assembled. The data is then transferred to the Receive Data Holding Register, the RxRDY bit in the status register is set, and the RxRDY output is asserted. If the character length is less than 8 bits, the high order unused bits in the Holding Register are set to zero. The Parity Error, Framing Error, and Overrun Error status bits are strobed into the status register on the positive going edge of RxC corresponding to the received character boundary. If the stop bit is present, the receiver will immediately begin its search for the next start bit. If the stop bit is absent (framing error), the receiver will interpret a space as a start bit if it persists into the next bit time interval. If a break condition is

detected (RxD is low for the entire character as well as the stop bit), only one character consisting of all zeros (with the Framing error status bit set) will be transferred to the Holding Register. The RxD input must return to a high condition before a search for the next start bit begins.

Pin 25 can be programmed to be a break detect output by appropriate setting of MR27-MR24. If so, a detected break will cause that pin to go high. When RxD returns to mark for one RxC time, pin 25 will go low. Refer to the break detection timing diagram.

When the AY2661 is initialized into the synchronous mode, the receiver first enters the hunt mode on a 0 to 1 transition of RxEN (CR2). In this mode, as data is shifted into the Receiver Shift Register a bit at a time, the contents of the register are compared to the contents of the SYN1 register. If the two are not equal, the next bit is shifted in and the comparison is repeated. When the two registers match, the hunt mode is terminated and character assembly begins. If the single SYN operation is programmed, the SYN DETECT status bit is set. If double SYN operation is programmed, the first character assembled after SYN1 must be SYN2 in order for the SYN DETECT bit to be set.

Otherwise, the AY2661 returns to the hunt mode. (note that the sequence SYN1-SYN1-SYN2 will not achieve synchronization). When synchronization has been acheived, the AY2661 continues to assemble characters and transfers them to the Holding Register. The RxRDY status bit is set and the RxRDY output is asserted each time a character is assembled and transferred to the Holding Register. The Overrun error (OE) and Parity error (PE) status bits are set as appropriate. Further receipt of the proper SYN sequence sets the SYN DETECT status bit. If the SYN stripping mode is commanded, SYN characters are not transferred to the Holding Register. Note that the SYN characters used to establish initial synchronization are not transferred to the Holding Register in any case.

External jam synchronization can be achieved via pin 9 by appropriate setting of MR27-MR24. When pin 9 is an XSYNC input, the internal SYN1-SYN2, and DLE-SYN1 detection is disabled. Each positive going signal on XSYNC will cause the receiver to establish synchronization on the rising edge of the next RxC pulse. Character assembly will start with the RxD input at this edge. XSYNC may be lowered on the next rising edge of RxC. This external synchronization will cause the SYN DE-TECT status bit to be set until the status register is read. Refer to XSYNC timing diagram.

Transmitter

The AY2661 is conditioned to transmit when the \overline{CTS} input is low and the TxEN command register bit is set. The AY2661 indicates to the processor that it can accept a character for transmission by setting the TxRDY status bit and asserting the TxRDY output. When the processor writes a character into the Transmit Data Holding Register, the TxRDY status bit is reset and the TxRDY output is returned to a high (false) state. Data is transferred from the Holding Register to the Transmit Shift Register when it is idle or has completed transmission of the previous character. The TxRDY conditions are then asserted again. Thus, one full character time of buffering is provided.

In the asynchronous mode, the transmitter automatically sends a start bit followed by the programmed number of data bits, the least significant bit being sent first. It then appends an optional odd or even parity bit and the programmed number of stop bits. If, following transmission of the data bits, a new character is not available in the Transmit Holding Register, the TxD output remains in the marking (high) condition and the TxEMT/DSCHG output and its corresponding status bit are asserted. Transmission resumes when the processor loads a new character into the Holding Register. The transmitter can be forced to output a continuous low (BREAK) condition by setting the Send Break command bit high.

In the synchronous mode, when the AY2661 is initially conditioned to transmit, the TxD output remains high and the TxRDY condition is asserted until the first character to be transmitted (usually a SYN character) is loaded by the processor. Subsequent to this, a continuous stream of characters is transmitted. No extra bits (other than parity if commanded) are generated by the AY2661 unless the processor fails to send a new character to the AY2661 by the time the transmitter has completed sending the previous character. Since synchronous communication does not allow gaps between characters, the AY2661 asserts TxEMT and automatically "fills" the gap by transmitting SYN1s, and SYN1-SYN2 doublets, or DLE-SYN1 doublets, depending on the state of MR16 and MR17. Normal transmission of the message resumes when a new character is available in the Transmit Data Holding Register. If the SEND DLE bit in the command register is true, the DLE character is automatically transmitted prior to transmission of the message character in the transmit holding register.

AY2661 Programming


Prior to initiating data communications, the AY2661 operational mode must be programmed by performing write operations to the mode and command registers. In addition, if synchronous operation is programmed, the appropriate SYN/DLE registers must be loaded. The AY2661 can be reconfigured at any time during program execution. A flow chart of the initialization process follows.

The internal registers of the AY2661 are accessed by applying specific signals to the \overline{CE} , \overline{R}/W A1 and A0 inputs. The conditions necessary to address each register are shown in Fig. 3.

The SYN1, SYN2, and DLE registers are accessed by performing write operations with the conditions A1=0, A0=1, and R/W=1. The first operation loads the SYN1 register. The next loads the SYN2 register, and the third loads the DLE register. Reading or loading the mode registers is done in a similar manner. The first write (or read) operation addresses Mode Register 1 and subsequent operation addressed Mode Register 2. If more than the required number of accesses are made, the internal sequencer recycles to point at the first register. The pointers are reset to SYN1 Register and Mode Register 1 by a RESET input or by performing a "Read Command Register" operation, but are unaffected by any other read or write operation.

The AY2661 register formats are summarized in Tables 6, 7, 8 and 9. Mode Registers 1 and 2 define the general operational characteristics of the AY2661, while the Command Register controls the operation within this basic framework. The AY2661 indicates its status in the Status Register. These registers are cleared when a RESET input is applied.

AY2661



5

AY2661

CE	A1	A0	B/W	Function				
	A'	AU	n/ w	Function				
1	X	x	x	Tri-state data bus				
0	0	0	0	Read receive holding register				
0	0	0	1	Write transmit holding register				
0	0	· 1	0	Read status register				
0	0	1	1	Write SYN1/SYN2/DLE registers				
0	1	0	0	Read mode registers 1 and 2				
0	1	0	1	Write mode registers 1 and 2				
0	1	. 1	0	Read command register				
0	1 1	1	1	Write command register				

NOTE

See AC Characteristics section for timing requirements.

MR17	MR16	MR15	MR14	MR13	MR12	MR11	MR10
Sync/Async		Parity Parity Charact Type Control Lengt					
Async: Sto	p Bit Length						
00 = Invalid		0 = Odd	0 = Disabled	00 =	5 bits	00 = Synchr	onous 1X rate
01 = 1 stop bit		1 = Even	1 = Enabled	01 =	6 bits	01 = Asynch	nronous 1X rate
10 = 1 1/2 stop bits				.10 =	7 bits	10 = Asynch	ronous 16X rate
11 = 2 stop	bits			11 =	8 bits	11 = Asynch	nronous 64X rate
Sync: Number of SYN char	Sync: Transparency Control						
) = Double	0 = Normal						
Syn	1 = Transparent						
1 = Single							
Syn							

				MF	827 - MI	R24					MR23 - MR20
	TxC	RxC	Pin 9	Pin 25	-	ГхС	RxC	Pin 9	Pin 25	Mode	Baud Rate Selection
0000	E	E	TxC	RxC	1000	E	Е	XSYNC ¹	RxC/TxC	Sync	
0001	Е	1	TxC	1X	1001	Ε	Ι	TxC	BKDET	Async	
0010	1	Е	1X	RxC	1010	I.	Е	XSYNC ¹	RxC	Sync	
0011	1	1	1X	1X	1011	I.	1	1X	BKDET	Async	See baud rates in
0100	Е	Е	TxC	RxC	1100	Е	Е	XSYNC ¹	RxC/TxC	Sync	baud rate standards
0101	Е	1	TxC	16X	1101	Е	1	TxC	BKDET	Async	
0110	I.	Е	16X	RxC	1110	I.	Е	XSYNC ¹	RxC	Sync	
0111	1	1	16X	16X	1110	1	1	16X	BKDET	Async	

1. When pin 9 is programmed as XSYNC input, SYN1, SYN1-2, and DLE-SYN1 detection is disabled.


E = External clock


I = Internal clock (BRG)


1X and 16X are clock outputs

СОММ	AND REGI	STER (CR)						
CR7	CR6	CR5	CR4	CR3	CR2	CR1	CR0	
Operatii	ng Mode	Request To Send	Reset Error	Reset Error Sync/Async		Data Terminal Ready	Transmit Control (TxEN)	
01 = Async Autor echo Sync or DL mode 10 = Local	natic mode SYN and/ E stripping	0 = Force RTS output high one clock time after TxSR serialization 1 = Force RTS output low	0 = Normal 1 = Reset error flags in status register (FE, OE, PE/DLE detect).	Async: Force break 0 = Normal 1 = Force break Sync: Send DLE 0 = Normal 1 = Send DLE	0 = Disable 1 = Enable	0 = Force DIR output high 1 = Force DIR output low	1 = Enable	

STATUS	REGISTER (S	R)					
SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0
Data Set Ready	Data Carrier Detect	FE/SYN Detect	Overrun	PE/DLE Detect	TxEMT/ DSCHG	RxRDY	TxRDY
0 = DSR input is high	is high	0 = Normal	0 = Normal 1 = Overrun	Async: 0 = Normal	0 = Normal	0 = Receive	0 =
1 = DSR input is low	1 = DCD input is low	1 = Framing Error	Error	1 = Parity Error	1 = Change in DSR or DCD, or	holding register empty	Transmit holding register
					transmit shift register	1 = Receive	busy 1 =
					is empty	register has data	Transmit holding
		Sync: 0 = Normal		Sync: 0 = Normal			register empty
		1 = SYN CHAR detected		1 = Parity error or DLE			
				received			









© 1990 Microchip Technology Inc.

DS70007C-9

AY2661





ELECTRICAL CHARACTERISTICS

Maximum Guaranteed Ratings*

Operating Temperature Range 0°C to +70°C
Storage Temperature Range 55°C to +150°C
Lead Temperature (soldering, 10 sec.) +325°C
Positive Voltage on any Pin,
with respect to ground+18.0V
Negative Voltage on any Pin,
with respect to ground0.3V

* Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied. Operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Data labeled "typical" is presented for design guidance only and is not guaranteed.

DC CHARACTERISTICS

Operating temperature $T_A = 0^{\circ}C$ to + 70°C, $V_{CC} = 5.0V + 5\%$

Characteristics	Sym	Min	Тур	Max	Unit	Test Conditions
Input Voltage						
Low	V _{IL}	-	- I	0.8	V	
High	V _{IH}	2.0	-	-	-	
Output voltage						
Low	V _{OL}	-	-	0.4	V	I _{oL} = 2.2mA
High	V _{OH}	2.4	-		-	I _{OH} = 400μA
Input leakage current	I.	-	-	10	μA	$V_{IN} = 0$ to 5.5V
Output leakage current						
Data bus high	I _{LH}	-		10	μA	$V_0 = 4.0V$
Data bus low	I _{LL}	-	-	10	μA	$V_0 = 0.45V$
Power supply current	I _{cc}	-	-	150	mA	-
Capacitance						A State of the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second sec
Input	C _{IN}	-	-	20	pF	fc = 1MHz
Output	C _{OUT}	-	-	20	pF	Unmeasured pins tied
Input/Output	C _{IO}	-	-	20	pF	to ground

AC CHARACTERISTICS

Operating temperature $T_A = -0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 5.0V +5\%$

Characteristics	Sym	Min	Тур	Max	Units	Test Conditions
Pulse Width						
Reset	t _{RES}	1000	-	-	ns	
Chip enable	t _{CE}	250	-	-	ns	
Setup and hold time	CE					
Address setup	t _{AS}	10	-	-	ns	
Address hold	t _{AH}	10	-	-	ns	
R/W control setup	t _{cs}	10	-	-	ns	
R/W control hold	t _{сн}	10	-	-	ns	
Data setup for write	t _{DS}	150	-	-	ns	
Data hold for write	t _{DH}	0	-	-	ns	
Rx data setup	t _{RXS}	300	_	-	ns	
Rx data hold	ъкхя t _{вхн}	350	-	-	ns	
Data delay time for read	ъки t _{DD}	-	-	200	ns	C, = 150pF
Data bus floating time for read	t _{DF}	-	-	100	ns	$C_1 = 150 \text{pF}$
CE to CE delay		600		-	ns	
Input clock frequency	t _{CED}	000			110	
Baud rate generator	f _{вяд}	1.0	4.9152	4.9202	MHz	
(2661-1, -2)	'BRG	1.0	4.010L	4.0202	1411.12	
Baud rate generator	f _{BRG}	1.0	5.0688	5.0738	MHz	
(2661-3)	'BRG	1.0	0.0000	0.0700	1411.12	
TxC or RxC	f _{₽T} ¹	dc		1.0	MHz	
Clock width	'RT			1.0	1411.12	
Baud rate high	+	75		_	ns	f _{BRG} = 4.915MHz; meas
(2661-1, -2)	t _{BRH}	75	-		113	ured at V _{IH}
Baud rate high	+	70		-	ns	f _{BRG} = 5.0688MHz; meas
(2661-3)	t _{BRH}	/0	-		113	$ured at V_{H}$
Baud rate low	+	75		-	ne	f _{BRG} = 4.915MHz; meas
(2661-1, -2)	t _{BRL}	75	-	-	ns	_{BRG} = 4.9 DWITZ, Meas
Baud rate low	•	70	_	-	20	ured at V _{IL} f _{BRG} = 5.0688MHz; meas
	t _{BRL}	70	-	-	ns	
(2661-3) TxC or RxC high		480			-	ured at V_{μ}
e e	t _{RTH1} ⁺		-	-	ns	
TxC or RxC low	t _{RTL}	480	-	-	ns	0 150-5
TxD delay from falling	t _{txp}	-	-	650	ns	C _L = 150pF
edge of TxC						0 150-5
Skew between TxD	t _{TCS}	-	0	-	ns	C _L = 150pF
changing and falling						
edge of TxC output						

1. f_{RT} and t_{RTL} shown for all modes except Local Loopback. For Local Loopback mode f_{RT} = 0.7MHz and t_{RTL} = 700ns min.

BAUD RATE STANDARDS

		Т	1	····		
MR23-20	Baud Rate	Actual Frequency 16X Clock	Percent Error	Divisor		
0000	50	0.8kHz	-	6144		
0001	75	1.2	-	4096		
0010	110	1.7598	-0.01	2793		
0011	134.5	2.152	-	2284		
0100	150	2.4	-	2048		
0101	200	3.2	-	1536		
0110	300	4.8		1024		
0111	600	9.6	-	512		
1000	1050	16.8329	0.196	292		
1001	1200	19.2	- '	256		
1010	1800	28.7438	-0.19	171		
1011	2000	31.9168	-0.26	154		
1100	2400	38.4	- '	128		
1101	4800	76.8		64		
1110	9600	153.6	-	32		
1111	19200	307.2	-	16		

MR23-20	Baud Rate	Actual Frequency 16X Clock	Percent Error	Divisor
0000	45.5	0.7279kHz	0.005	6752
0000	-5.5 50	0.8		6144
0010	75	1.2	_	4096
0011	110	1.7598	-0.01	2793
0100	134.5	2.152	-	2284
0101	150	2.4	-	2048
0110	300	4.8	-	1024
0111	600	9.6	-	512
1000	1200	19.2		256
1001	1800	28.7438	-0.19	171
1010	2000	31.9168	-0.26	154
1011	2400	38.4		128
1100	4800	76.8	-	64
1101	9600	153.6	· <u>-</u>	32
1110	19200	307.2	-	16
1111	38400	614.4		8

BAUD RATE STANDARDS (CONT.)


AR23-20	Baud Rate	Actual Frequency 16X Clock	Percent Error	Divisor
0000	50	0.8kHz	-	6336
0001	75	1.2	-	4224
0010	110	0.76	-	2880
0011	134.5	2.1523	0.016	2355
0100	150	2.4	-	2112
0101	300	4.8	-	1056
0110	600	9.6		528
0111	1200	19.2	-	264
1000	1800	28.8	-	176
1001	2000	32.081	-0.253	158
1010	2400	38.4	-	132
1011	3600	57.6	-	88
1100	4800	76.8	-	66
1101	7200	115.2	-	44
1110	9600	153.6	-	33
1111	19200	316.8	3.125	16

NOTE

16X clock is used in asynchronous mode. In synchronous mode, clock multiplier is 1X and BRG can be used only for TxC.

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





<u>AY31015D</u>


UAR/T: UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER

FEATURES

- DTL and TTL compatible no interfacing circuits required drives one TTL load
- Fully Double Buffered eliminates need for system synchronization, facilitates high-speed operation
- Full Duplex Operation can handle multiple bauds (receiving - transmitting) simultaneously
- Start Bit Verification decreases error rate with center sampling
- Receiver center sampling of serial input; 46% distortion immunity
- High Speed Operation
- · Three-State Outputs bus structure capability
- · Low Power minimum power requirements
- · Input Protected eliminates handling problems
- Single Supply Operation: +4.75V to +5.25V
- 1 1/2 stop bit mode
- External reset of all registers except control bits register
- · N-channel Ion Implant Process
- 0 to 25K baud
- · Pull-up resistors to Vcc on all inputs

DESCRIPTION

The Universal Asynchronous Receiver/Transmitter (UAR/T) is an LSI subsystem which accepts binary characters from either a terminal device or a computer and receives/transmits this character with appended control and error detecting bits. All characters contain a start bit, 5 to 8 data bits, 1, 1-1/2, or 2 stop bit capability, and either odd/even parity or no parity. In order to make the UAR/T universal, the baud, bits per word, parity mode, and the number of stop bits are externally selectable. The device is constructed on a single mono-lithic chip. All inputs and outputs are directly compatible with TTL/DTL/CMOS logic without the need for interfacing components. All strobed outputs are three-state logic.



©1990 Microchip Technology Inc.

AY31015D

PIN	FUNCTIO	NS	
Pin Number	Signal Name	Input/ Output	Function
1 2	VCC N.C.	• 1• - •	VCC Power Supply: +5V Supply (Not Connected)
3	Ground	[,] -	Ground
4	RDE		Received Data Enable: A logic "0" on this input places the received data onto the output lines (RD8RD1).
5-12	RD8RD1	· · · · · · · · · · · · · · · · · · ·	Received Data Bits: These are the 8 data output lines. Received characters are right justified: the LSB always appears on RD1. These lines have tri-state outputs; i.e., they have the normal TTL output characteristics when RDE is "0" and a high impedence state when RDE is "1". Thus, the data output lines can be bus struc-
			ture oriented.
13	PE	0	Parity Error: This line goes to a logic "1" if the received character parity does not agree with the selected parity. Tri-state when SWE (pin 16) is "1".
14	FE	Ο	Framing Error: This line goes to a logic "1" if the received character has no valid stop bit. Tri-state when SWE (pin 16) is "1".
15	OR	ο	Over-Run: This line goes to a logic "1"if the previously received character is not read (DAV line not reset) before the present character is transferred to the receiver holding register. Tri-state when SWE (pin 16) is "1".
16	SWE	1	Status Word Enable: A logic "0" on this line places the status word bits (PE, FE, OR, DAV, TBMT) onto the output lines. A logic "1" puts the status word bit outputs into a high impedance state.
17	RCP	I	Receiver Clock: This input line requires a clock whose frequency is 16 times (16X) the desired receiver baud rate.
18	RDAV	I	Reset Data Available: A logic "0" will reset the DAV line. The DAV F/F is the only thing that is reset.
19	DAV	0	Data Available: This line goes to a logic "1" when an entire character has been received and transferred to the receiver holding register. Tri-state when SWE (pin 16) is "1". Fig. 8.
20	SI	1 ···	Serial Input: This line accepts the serial bit input stream. A marking (logic "1") to spacing (logic "0") transition is required for initiation of data reception. Fig. 7, 8.
21	XR		External Reset: Resets all registers. Sets S0, EOC, and TBMT to a logic "1". Resets DAV, and error flags to "0". Clears input data buffer. Must be tied to logic "0" when not in use.

PIN	PIN FUNCTIONS (CONT.)										
Pin Number	Signal Name	Input/ Output	Function								
22	TBMT	ο	Transmitter Buffer Empty: The transmitter buffer empty flag goes to a logic "1" when the data bits holding register may be loaded with another character. Tri-sta See Fig. 14, 16. Tristate when SWE (pin 16) is "1".								
23	DS	I	Data Strobe: A strobe on this line will enter the data bits into the data bits holding register. Initial data transmission is initiated by the rising edge of DS. Data must be stable during entire strobe.								
24	EOC	ο	End of Character: This line goes to a logic "1" each time a full character is transmit- ted. It remains at this level until the start of transmission of the next character. See Fig. 13, 15.								
25	so	ο	Serial Output: This line will serially, by bit, provide the entire transmitted character. It will remain at a logic "1" when no data is being transmitted.								
2633	DB1DB8	I	Data Bit Inputs: There are up to 8 data bit input lines available.								
34	cs	I	Control Strobe: A logic "1" on this lead will enter the control bits (EPS, NB1, NB2, TSB, NP) into the control bits holding register. This line can be strobed or hard wired to a logic "1" level.								
35	NP	I	No Parity: A logic "1" on this lead will eliminate the parity bit from the transmitted and received character (no PE indication). The stop bit(s) will immediately follow the last data bit. If not used, this lead must be tied to a logic "0".								
36	TSB	I	Number of Stop Bits: This lead will select the number of stop bits, 1 or 2 to be appended immediately after the parity bit. A logic "0" will insert 1 stop bit and a logic "1" will insert 2 stop bits. The combined selection of 2 stop bits and 5 bits/character will produce 1 1/2 stop bits.								
37-38	NB2, NB1	1	Number of Bits/Character: These two leads will be internally decoded to select either 5, 6, 7 or 8 data bits/character.								
			NB2 NB1 Bits/Character 0 0 5 0 1 6 1 0 7 1 1 8								
39	EPS		Odd/Even Parity Select: The logic level on this pin selects the type of parity which will be appended immediately after the data bits. It also determines the parity that will be checked by the receiver. A logic "0" will insert odd parity and a logic "1" will insert even partiy.								
40	ТСР	1	Transmitter Clock: This input line requires a clock whose frequency is 16 times (16X) the desired transmitter baud rate.								

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

Vcc(with Respect to GND)	0.3 to +16V
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)+330°C

Standard Conditions

(unless otherwise noted)	
Vcc	+4.75V to +5.25V
Operating Temperature (TA)	0°C to +70°C


* Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied. Operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Data labeled "typical" is presented for design guidance only and is not guaranteed.

Characteristics	Min	Тур	Max	Units	Conditions
Input Logic Levels (AY31015D)					
Logic 0	0	-	0.8	Volts	
Logic 1	2.0	-	V _{cc} +0.3	Volts	Has internal pull-up resistors to V _{cc}
Input Capacitance					
All inputs	-	-	20	рF	0 volts bias, f = 1MHz
Output Impedance					
Hi-Impedance Outputs	0.5	-	-	M ohms	$V_{iN} = 5V$
Data Output Levels					
Logic 0	-	-	0.8	Volts	I _{ol} = 1.6mA (sink)
Logic 1	2.4	-	-	Volts	$I_{01} = 40 \mu A \text{ (source)} - \text{at } V_{00} = +5V$
Output Capacitance	-	10	15	рF	<u>.</u>
Power Supply Current		-			
I_{cc} at $V_{cc} = +5V$	-	10	15	mA	

AC CHARACTERISTICS									
Characteristics	Min	Тур	Max	Units	Conditions	Remarks			
Clock Frequency	DC	-	400	kHz	at $V_{cc} = +4.75V$	All AC testing			
Baud	0	-	25	kbaud	at $V_{cc} = +4.75V$	waveforms at:			
Pulse Width						V _{IH} = 2.4V			
Clock Pulse	1.0	-	-	μs	See Fig. 5	V, = 0.8V			
Control Strobe	200	-	-	ns	See Fig. 11	$V_{OH}^{12} = 2.0V$			
Data Strobe	200	-	-	ns	See Fig. 10	$V_{01} = 0.8V$			
External Reset	500	-	· _	ns	See Fig. 9	UL .			
Status Word Enable	500	-	-	ns	See Fig. 17				
Reset Data Available	200		- * *	ns	See Fig. 18				
Received Data Enable	500	1.1.2	-	ns	See Fig. 17				
Set Up & Hold Time									
Input Data Bits	20	-	- · ·	ns	See Fig. 10				
Input Control Bits	20	-	· ·	ns	See Fig. 11	1.14			
Output Propagation Delay									
TPD0	-		500	ns	See Figs. 17 and 20				
TPD1	-	-	500	ns	See Figs. 17 and 20				

TIMING DIAGRAMS



©1990 Microchip Technology Inc.


5-21


TIMING DIAGRAMS (CONT.)


FIG. 6 U	AR/T - REG	CEIVER	TIMING	l .								
si ^{"1"} – "0"	START	DATA 1			DATA 5				Y STOP 1 ST	OP 2 START		
INTERNAL									·	<u></u>		
Parity Error								NOTE				
FRAMING ERROR	$\rightarrow \leftarrow 1 \text{ CLOCK}$ NOTE 2 \rightarrow											
DATA – AVAILABLE												
OVER RUN -								NOTE	1			
ERROR OCCU 2. DATA AVAILA HAVE BEEN T RECEIVER BL 3. ALL INFORMA	Fime when the E Jrs. Ble IS Set Only Fransferred T(Ock Diagram). Ation IS Good In Ries to set for	When the F the Holdin Holding Re	RECEIVED DA NG REGISTEI	TA AND PE, I RS. (SEE		FOR NO I 5. FOR ALL	PARITY, ST LEVEL CO	TOP BITS FO DE, THE DA	E WITH PARITY DLLOW DATA. TA IN THE HOLI ALWAYS APPE	DING REGISTE	RIS	
	RUE RECE	VER CE	NTER	SAM-		FIG. 8	RECI	EIVER	DURING	IST STC	P BIT	
	2 3 4 BCLC BCLC 7 CLC 7 CLC 1F 1→0 TRANSI BIT OCCURS HE SAMPLE POINT INTERNAL SAM	CKS		K-SAMPLI R-POINT	-	ROP INTERNAL SAMPLE PE-FE.OR DAV ON DAV OFF						
FIG. 9 X	R PULSE		-			FIG. 1	0 DS					
XR RE CONT RESE	50	REGISTER R. SO, TBM " , ALL OTH	EXCEPT T	HE RE			VIL		200ns -> MIN.	Cons MIN.		

© 1990 Microchip Technology Inc.


TIMING DIAGRAMS (CONT.)


















5


©1990 Microchip Technology Inc.

AY31015D

TIMING DIAGRAMS



DS70005C-8




TRANSMITTER

Power is applied, external reset is enabled and clock pulse is applied having a frequency of 16 times the desired baud. The above conditions will set TBMT, EOC, and SO to logic "1" (line is marking).

After initialization is complete, user may set control bits and data bits. Control bits selection should occur before data bit selection, however, one may set both DS and CS simultaneously if minimum pulse width specifications are followed. Once Data Strobe (DS) is pulsed the TBMT signal will change from a logic "1" to a logic "0" indicating that the data bits holding register is filled with a previous character and is unable to receive new data bits and transmitter shift register is transmitting previously loaded data. TBMT will return to a logic "1". When transmitter shift register is empty, data bits in the holding register are immediately loaded into the transmitter shift register for transmission. The shifting of information from the holding register to the transmitter shift register will be followed by SO and EOC going to a logic "0" and TBMT will also go to a logic "1" indicating that the shifting operation is completed and that the data bits holding register is ready to accept new data. It should be remembered that one full character time is now available for loading of the next character without loss of transmission speed due to double buffering (separate data bits holding register and transmitter shift register).

Data transmission is initiated with transmission of a start bit, data bits, parity bit (if desired) and stop bit(s). When the last stop bit has been on line for one bit time, EOC will go to a logic "1" indicating that new character is ready for transmission. This new character will be transmitted only if TBMT is a logic "0" as was previously discussed.



RECEIVER


Power is applied, external reset is enabled and clock pulse is applied having a frequency of 16 times the desired baud. The previous conditions will set data available (DAV) to a logic "0".


After initialization is complete, user should note that one set of control bits will be used for both receiver and transmitter making individual control bit setting unnecessary. Data reception starts when serial input signal changes from marking (logic "1") to spacing (logic "0") which initiates start bit. The start bit is valid if, after transition from logic "1" to logic "0", the SI line continues to be at logic "0". when center sampled, 8 clock pulses later. If, however, line is at a logic "1" when center sampling occurs, the start bit verification process will be reset. If the Serial Input line transitions from a logic "1" to a logic "0" (marking to spacing) when the 16x clock is in a logic "1" state, the bit time for center sampling will begin when the clock line transitions from a logic "1" to a logic "0"state. After verification of a genuine start bit, data bit reception, parity bit reception and stop bit(s) reception proceeds in an orderly manner.

While receiving parity and stop bit(s), the receiver will compare transmitted parity and stop bit(s) with control data bits (parity and number of stop bits) previously set and indicate an error by changing the parity error flip flop and/ or the framing error flip flop to a logic "1". It should be noted that if the No Parity Mode is selected, the PE (parity error) will be unconditionally set to a logic "0".

Once a full character is received, internal logic looks at the data available (DAV) signal to determine if data has been read out. If the DAV signal is at a logic "1", the receiver will assume data has not been read out and the over run flip-flop of the status word holding register will be set to a logic "1". If the DAV signal is at a logic "0", the receiver will assume that data has been read out. After DAV goes to a logic "1", the receiver shift register is now ready to accept the next character and has one full character time to remove the received character.

AY31015D






©1990 Microchip Technology Inc.

5-27

AY31015D

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





AY58116/8116T AY58136/8136T

Dual Baud Rate Generator

FEATURES

- Single +5V power supply
- On-chip crystal oscillator 8116/8136 or external frequency input 8116/8116T/8136/8136T
- · Direct compatibility with UART/USRT
- Dual selectable 16x clock outputs
- High frequency reference output (Available only on 8136/8136T)
- Reprogrammable ROM allowing generation of nonstandard frequencies
- TTL, MOS compatibility
- Pin for pin and functionally compatible with SMC's COM 8116/8116T/8136/8136T
- Microchip Technology Advanced N-Channel Silicon Gate Process


DESCRIPTION

The Microchip Technology AY58116/8136 Series is a very versatile family of Dual Baud Rate Generators. The AY58116/8116T and AY58136/8136T are pin for pin functionally equivalent to SMC's COM 8116/8116T and COM 8136/8136T, respectively.

The AY58116/8136 is designed to generate the full spectrum of 16 asynchronous /synchronous data communication frequencies for use with 16x and 32x UART/ USRT devices.

An on-chip crystal oscillator available on the 8116 and 8136 is capable of providing a master reference frequency. Alternatively, complimentary TTL level clock signals can be input to pins 1 and 18. The 8116T and 8136T are only suitable for this external TTL reference. When using TTL outputs to drive the XTAL/EXT inputs, they should not be used to drive other TTL inputs due to excessive loading which may result in a reduction of noise immunity.

Dividers are used on the output of the oscillator/buffer which generate the output frequencies f_i and f_R . These dividers can divide any integer from 6 to $2^{19} + 1$, inclusive. When using an even divisor, the output will be square; an odd divisor will cause the output to be high longer than it is low by one clock period (1/f_.). The clock



frequency (f_x) is used by the 8136/8136T to provide a high frequency output (f_y /4).


The 8116/8136 family allows generation of other frequencies with the use of its two divisor ROMs which contain 16 divisors, each 19 bits wide, allowing for up to 32 different divisors on custom parts.

Externally strobed data latches are used to hold the divisor select bits, $R_A - R_D$ and $T_A - T_D$. The strobe inputs, STR or STT, allow data to pass directly through the data latch when in the high state. A new frequency is initiated within 3.5 µsec of a change in any of the four divisor select bits read by the device. Pull-up resistors are provided on the divisor select inputs which are not present on the strobe inputs.

AY58116/8116T AY58136/8136T

PIN FUNCTIONS

Pin Number	Signal	Function
1	XTAL/EXT1	Input is either one pin of the crystal package or one polarity of the external input.
2	V _{cc}	Positive power supply - normally +5V.
3	f _R	This output runs at a frequency selected by the Receiver divisor select data bits.
4-7	R_{A},R_{B},R_{C},R_{D}	These inputs, as shown in Table 1, select the receiver output frequency, $\mathbf{f}_{\mathrm{R}}.$
8	STR	A high level input strobe loads the receiver data (R_A, R_B, R_C, R_D) into the receiver divisor select register. This input may be strobed or hard-wired to a high level.
9	NC	
10	NC or f _x /4	NC (8116/8116T), f _x /4 (8136/8136T).
11	GND	Ground.
12	STT	A high level inut strobe loads the transmitter data (T_a, T_B, T_c, T_p) into the transmitter divisor select register. This input may be strobed or hard-wired to a high level.
13-16	T_{D},T_{C},T_{B},T_{A}	These inputs, as shown in Table 1, select the transmitter output frequency, \mathbf{f}_{T}
17	f _T	This output runs at a frequency selected by the transmitter divisor select data bits.
18	XTAL/EXT2	This input is either the other pin of the crystal package or the other polarity of the external input.



© 1990 Microchip Technology Inc.

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

Operating Temperature Range 0°C to +70°C	
Storage Temperature Range55°C to +150°C	
Positive Voltage on any Pin,	
with respect to ground+8.0V	
Negative Voltage on any Pin,	
with respect to ground0.3V	

Standard Conditions (unless otherwise noted): T_A = 0°C to +70°C, V_{cc} = +5V $\pm 5\%$

DC CHARACTERISTICS

* Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied. Operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Data labeled "typical" is presented for design guidance only and is not guaranteed.

Characteristic	Sym	Min	Тур	Max	Unit	Conditions
Input Voltage Levels						
Low Level	V	-	- 1	0.8	v	
High Level	V"	2.0	-	-	v	excluding XTAL inputs
Output Voltage Levels						
Low Level	V _{ol}	-	-	0.4	v	$I_{OL} = 1.6 \text{mA}$, for $f_{\chi}/4$,
		-	-	0.4	v	$I_{OL} = 3.2 \text{mA}$, for f_{R} , f_{T}
High Level	V _{он}	3.5	-	-	v	I _{OH} = -100μA
Input Current						
Low Level	I _{IL}	-	í -	-0.1	mA	$V_{IN} = GND, R_A - R_D \& T_A - T_D only$
Input Capacitance All inputs		-	5	10	рF	$V_{IN} = GND$, excluding XTAL inputs
Power Supply Current	I _{cc}	-	-	50	mA	114 , — ·


AC CHARACTERISTICS

Characteristic	Sym	Min	Тур	Max	Unit	Conditions
Clock Frequency Strobe Pulse Width Input Set-up Time Input Hold Time Strobe to new Frequency Delay	f _x t _{PW} t _{DS} t _{DH}	0.01 150 200 50 -	- - - -	5.1 DC - - 3.5	MHz ns ns ns μs	XTAL/EXT, 50% Duty Cycle ±5% @f _x = 5.0 MHz

CRYSTAL SPECIFICATIONS

Temperature range 0°C to +70°C Series resistance \leq 50 Ω Series resonant Overall tolerance \pm 0.01% 5

AY58116/8116T AY58136/8136T






Table 1 Output Frequency AY58116/8116T/8136/8136T REFERENCE FREQUENCY = 5.068800 MHz

Divisor Select DCBA	Desired Baud Rate	Clock Factor	Desired Frequency (KHz)	Divisor	Actual Baud Rate	Actual Frequency (KHz)	Deviation
0000	50.00	16X	0.80000	6336	50.00	0.800000	0.0000%
0001	75.00	16X	1.20000	4224	75.00	1.200000	0.0000%
0010	110.00	16X	1.76000	2880	110.00	1.760000	0.0000%
0011	134.50	16X	2.15200	2355	134.52	2.152357	0.0166%
0100	150.00	16X	2.40000	2112	150.00	2.400000	0.0000%
0101	300.00	16X	4.80000	1056	300.00	4.800000	0.0000%
0110	600.00	16X	9.60000	528	600.00	9.600000	0.0000%
0111	1200.00	16X	19.20000	264	1200.00	19.200000	0.0000%
1000	1800.00	16X	28.80000	176	1800.00	28.800000	0.0000%
1001	2000.00	16X	32.00000	158	2005.06	32.081013	0.2532%
1010	2400.00	16X	38.40000	132	2400.00	38.400000	0.0000%
1011	3600.00	16X	57.60000	88	3600.00	57.600000	0.0000%
1100	4800.00	16X	76.80000	66	4800.00	76.800000	0.0000%
1101	7200.00	16X	115.20000	44	7200.00	115.200000	0.0000%
1110	9600.00	16X	153.60000	33	9600.00	153.600000	0.0000%
1111	19200.00	16X	307.20000	16	19800.00	316.800000	3.1250%

AY58116/8116T AY58136/8136T

Table 1 (Cont.) Output Frequency AY58116/8116T/8136/8136T-005 REFERENCE FREQUENCY = 4.915200 MHz


Divisor Select DCBA	Desired Baud Rate	Clock Factor	Desired Frequency (KHz)	Divisor	Actual Baud Rate	Actual Frequency (KHz)	Deviation
0000	50.00	16X	0.80000	6144	50.00	0.800000	0.0000%
0001	75.00	16X	1.20000	4096	75.00	1.200000	0.0000%
0010	110.00	16X	1.76000	2793	109.93	1.758983	0.0100%
0011	134.50	16X	2.15200	2284	134.50	2.152000	0.0000%
0100	150.00	16X	2.40000	2048	150.00	2.400000	0.0000%
0101	300.00	16X	4.80000	1024	300.00	4.800000	0.0000%
0110	600.00	16X	9.60000	512	600.00	9.600000	0.0000%
0111	1200.00	16X	19.20000	256	1200.00	19.200000	0.0000%
1000	1800.00	16X	28.80000	171	1796.49	28.743859	0.1949%
1001	2000.00	16X	32.00000	154	1994.81	31.916883	0.2597%
1010	2400.00	16X	38.40000	128	2400.00	32.000000	0.0000%
1011	3600.00	16X	57.60000	85	3614.11	57.825882	0.3921%
1100	4800.00	16X	76.80000	64	4800.00	76.800000	0.0000%
1101	7200.00	16X	115.20000	43	7144.19	114.306976	0.7751%
1110	9600.00	16X	153.60000	32	9600.00	153.600000	0.0000%
1111	19200.00	16X	307.20000	16	19200.00	307.200000	0.0000%

Table 1 (Cont.) Output Frequency AY58116/8116T/8136/8136T-006 REFERENCE FREQUENCY = 5.068800 MHz

Divisor Select DCBA	Desired Baud Rate	Clock Factor	Desired Frequency (KHz)	Divisor	Actual Baud Rate	Actual Frequency (KHz)	Deviation
0000	50.00	32X	1.60000	3168	50.00	1.60000	0.0000%
0001	75.00	32X	2.40000	2112	75.00	2.40000	0.0000%
0010	110.00	32X	3.52000	1440	110.00	3.52000	0.0000%
0011	134.50	32X	4.30400	1177	134.52	4.30600	0.0600%
0100	150.00	32X	4.80000	1056	150.00	4.80000	0.0000%
0101	200.00	32X	6.40000	792	200.00	6.40000	0.0000%
0110	300.00	32X	9.60000	528	300.00	9.60000	0.0000%
0111	600.00	32X	19.20000	264	600.00	19.20000	0.0000%
1000	1200.00	32X	38.40000	132	1200.00	38.40000	0.0000%
1001	1800.00	32X	57.60000	88	1800.00	57.60000	0.0000%
1010	2400.00	32X	76.80000	66	2400.00	76.80000	0.0000%
1011	3600.00	32X	115.20000	44	3600.00	115.20000	0.0000%
1100	4800.00	32X	153.60000	33	4800.00	153.60000	0.0000%
1101	7200.00	32X	230.40000	22	7200.00	230.40000	0.0000%
1110	9600.00	32X	307.20000	16	9900.00	316.80000	3.1250%
1111	19200.00	32X	614.40000	8	19800.00	633.60000	3.1250%

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





AY58126/8126T AY58146/8146T

SINGLE BAUD RATE GENERATOR

FEATURES

- Single +5V power supply
- On-chip crystal oscillator 8126/8146 or external frequency input 8126/8126T/8146/8146T
- Direct compatibility with UART/USRT
- Choice of 16x clock outputs
- High frequency reference output (Available only on 8146/8146T)
- Reprogrammable ROM allowing generation of nonstandard frequencies
- TTL, MOS compatibility
- Pin for pin and functionally compatible with SMC's COM 8126/8126T/8146/8146T
- Microchip Technology Advanced N-Channel Silicon Gate Process


DESCRIPTION

The Microchip Technology AY58126/8146 Series is a very versatile family of Single Baud Rate Generators. The AY58126/8126T and AY58146/8146T are pin for pin functionally equivalent to SMC's COM 8126/8126T and COM 8146/8146T, respectively.

The AY58126/8146 is designed to generate the full spectrum of 16 asynchronous /synchronous data communication frequencies for use with 16x and 32x UART/ USRT devices.

An on-chip crystal oscillator available on the 8126 and 8146 is capable of providing a master reference frequency. Alternatively, complimentary TTL level clock signals can be input to pins 1 and 2. The 8126T and 8146T are only suitable for this external TTL reference. When using TTL outputs to drive the XTAL/EXT inputs, they should not be used to drive other TTL inputs due to excessive loading which may result in a reduction of noise immunity.

Dividers are used on the output of the oscillator/buffer which generate the output frequency f_T . This divider can divide any integer from 6 to $2^{19} + 1$, inclusive. When using an even divisor, the output will be square; an odd divisor will cause the output to be high longer than it is




low by one clock period $(1/f_x)$. The clock frequency (f_x) is used by the 8146/8146T to provide a high frequency output $(f_x/4)$.

The 8126/8146 family allows generation of other frequencies with the use of its two divisor ROMs which contain 16 divisors, each 19 bits wide, allowing for up to 32 different divisors on custom parts.

Externally strobed data latches are used to hold the divisor select bit $T_A^-T_D^-$. The strobe input STT allows data to pass directly through the data latch when in the high state. A new frequency is initiated within 3.5 usec of a change in any of the four divisor select bits read by the device. Pull-up resistors are provided on the divisor select inputs which are not present on the strobe inputs.

AY58126/8126T AY58146/8146T

PIN FUNC	TIONS	
Pin Number	Signal	Function
1	XTAL/EXT1	Input is either one pin of the crystal package or one polarity of the external input.
2	XTAL/EXT2	This input is either the other pin of the crystal package or the other polarity of the external input.
3	V _{cc}	Positive power supply - normally +5V.
4	NC	
5	GND	Ground.
6-7	NC	
8	NC or f _x /4	NC (8126/8126T), f _{.(} /4 (8146/8146T).
9	STT	A high level input strobe loads the transmitter data (T_A, T_B, T_C, T_D) into the transmitter divisor select register. This input may be strobed or hard-wired to a high level.
10-13	T_{D},T_{C},T_{B},T_{A}	These inputs, as shown in the Tables p.5 ff, select the transmitter output frequency, ${\rm f}_{\rm T}.$
14	f _T	This output runs at a frequency selected by the transmitter divisor select data bits.



ELECTRICAL CHARACTERISTICS

Maximum Ratings*

Operating Temperature Range	. 0°C to +70°C
Storage Temperature Range5	5°C to +150°C
Positive Voltage on any Pin,	
with respect to ground	+8.0V
Negative Voltage on any Pin,	
with respect to ground	0.3V

Standard Conditions

(unless otherwise noted): $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = +5V \pm 5\%$

* Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied. Operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Data labeled "typical" is presented for design guidance only and is not guaranteed.


DC CHARACTERISTICS						
Characteristic	Sym	Min	Тур	Max	Unit	Conditions
Input Voltage Levels						
Low Level	V _{IL}	-	-	0.8	V	
High Level	V _{iH}	2.0	-	-	V V	excluding XTAL inputs
Output Voltage Levels						
Low Level	V _{ol}	-	-	0.4	v	$I_{OL} = 1.6 \text{mA}$, for $f_{\chi}/4$,
	UL.	-	-	0.4	v	$I_{OL} = 3.2 \text{mA}$, for f_{R} , f_{T}
High Level	V _{он}	3.5	-	-	V	$I_{OH} = -100 \mu A$
Input Current	011					
Low Level	I _{IL}	-	-	-0.1	mA	$V_{IN} = GND, T_{A}-T_{D}$ only
Input Capacitance All inputs		-	5	10	pF	V _{IN} = GND, excluding XTAL inputs
Power Supply Current	I _{cc}	-	-	50	mA	


AC CHARACTERISTICS						
Characteristic	Sym	Min	Тур	Max	Unit	Conditions
Clock Frequency	fx	0.01	-	5.1	MHz	XTAL/EXT, 50% Duty Cycle ±5%
Strobe Pulse Width Input Set-up Time	τ _{ρw} t _{DS}	150 200	-	DC -	ns ns	
Input Hold Time	t _{DH}	50	-	-	ns	
Strobe to new Frequency Delay		-	-	3.5	μs	@f _x = 5.0 MHz

CRYSTAL SPECIFICATIONS

Temperature range 0°C to +70°C Series resistance $\leq 50\Omega$ Series resonant Overall tolerance $\pm 0.01\%$

AY58126/8126T AY58146/8146T





Reference Frequency = 5.068800 MHz

OUTPUT FREQUENCY

AY58126/8126T/8146/8146

Divisor Select DCBA	Desired Baud Rate	Clock Factor	Desired Frequency (KHz)	Divisor	Actual Baud Rate	Actual Frequency (KHz)	Deviation
0000	50.00	16X	0.80000	6336	50.00	0.800000	0.0000%
0001	75.00	16X	1.20000	4224	75.00	1.200000	0.0000%
0010	110.00	16X	1.76000	2880	110.00	1.760000	0.0000%
0011	134.50	16X	2.15200	2355	134.52	2.152357	0.0166%
0100	150.00	16X	2.40000	2112	150.00	2.400000	0.0000%
0101	300.00	16X	4.80000	1056	300.00	4.800000	0.0000%
0110	600.00	16X	9.60000	528	600.00	9.600000	0.0000%
0111	1200.00	16X	19.20000	264	1200.00	19.200000	0.0000%
1000	1800.00	16X	28.80000	176	1800.00	28.800000	0.0000%
1001	2000.00	16X	32.00000	158	2005.06	32.081013	0.2532%
1010	2400.00	16X	38.40000	132	2400.00	38.400000	0.0000%
1011	3600.00	16X	57.60000	88	3600.00	57.600000	0.0000%
1100	4800.00	16X	76.80000	66	4800.00	76.800000	0.0000%
1101	7200.00	16X	115.20000	44	7200.00	115.200000	0.0000%
1110	9600.00	16X	153.60000	33	9600.00	153.600000	0.0000%
1111	19200.00	16X	307.20000	16	19800.00	316.800000	3.1250%

OUTPUT FREQUENCY

AY58126/8126T/8146/8146T-005

Reference Frequency = 4.915200 MHz

Divisor Select DCBA	Desired Baud Rate	Clock Factor	Desired Frequency (KHz)	Divisor	Actual Baud Rate	Actual Frequency (KHz)	Deviation
0000	50.00	16X	0.80000	6144	50.00	0.800000	0.0000%
0001	75.00	16X	1.20000	4096	75.00	1.200000	0.0000%
0010	110.00	16X	1.76000	2793	109.93	1.758983	0.0636%
0011	134.50	16X	2.15200	2284	134.50	2.152000	0.0000%
0100	150.00	16X	2.40000	2048	150.00	2.400000	0.0000%
0101	300.00	16X	4.80000	1024	300.00	4.800000	0.0000%
0110	600.00	16X	9.60000	512	600.00	9.600000	0.0000%
0111	1200.00	16X	19.20000	256	1200.00	19.200000	0.0000%
1000	1800.00	16X	28.80000	171	1796.49	28.743859	0.1949%
1001	2000.00	16X	32.00000	154	1994.81	31.916883	0.2597%
1010	2400.00	16X	38.40000	128	2400.00	38.400000	0.0000%
1011	3600.00	16X	57.60000	85	3614.11	57.825882	0.3921%
1100	4800.00	16X	76.80000	64	4800.00	76.800000	0.0000%
1101	7200.00	16X	115.20000	43	7144.19	114.306976	0.7751%
1110	9600.00	16X	153.60000	32	9600.00	153.600000	0.0000%
1111	19200.00	16X	307.20000	16	19200.00	307.200000	0.0000%

Divisor	Desired		Destined		A	Actual	
Divisor Select DCBA	Baud Rate	Clock Factor	Desired Frequency (KHz)	Divisor	Actual Baud Rate	Frequency (KHz)	Deviatior
0000	50.00	32X	1.60000	3168	50.00	1.60000	0.0000%
0001	75.00	32X	2.40000	2112	75.00	2.40000	0.0000%
0010	110.00	32X	3.52000	1440	110.00	3.52000	0.0000%
.0011	134.50	32X	4.30400	1177	134.52	4.30600	0.0600%
0100	150.00	32X	4.80000	1056	150.00	4.80000	0.0000%
0101	200.00	32X	6.40000	792	200.00	6.40000	0.0000%
0110	300.00	32X	9.60000	528	300.00	9.60000	0.0000%
0111	600.00	32X	19.20000	264	600.00	19.20000	0.0000%
1000	1200.00	32X	38.40000	132	1200.00	38.40000	0.0000%
1001	1800.00	32X	57.60000	88	1800.00	57.60000	0.0000%
1010	2400.00	32X	76.80000	66	2400.00	76.80000	0.0000%
1011	3600.00	32X	115.20000	44	3600.00	115.20000	0.0000%
1100	4800.00	32X	153.60000	33	4800.00	153.60000	0.0000%
1101	7200.00	32X	230.40000	22	7200.00	230.40000	0.0000%
1110	9600.00	32X	307.20000	16	9900.00	316.80000	3.1250%


5

5-43

AY58126/8126T AY58146/8146T

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





AY38910A AY38912A

PROGRAMMABLE SOUND GENERATOR

FEATURES

- · Industry standard programmable sound generator
- Register oriented architecture for ease of use
- · Full software control of sound generation
- Easily interfaces to most 8-bit and 16-bit microprocessors
- · Three independently programmable analog outputs
- One or two 8-bit I/O ports
- · Single 5 volt supply
- 0° to 70° C operation
- · 40 pin or 28 pin package option

APPLICATIONS

- Arcade games
- Warning alarms
- · Special effects
- Personal computers
- Music synthesis

DESCRIPTION

The AY38910A/38912A Programmable Sound Generator (PSG) is an LSI circuit which can produce a wide variety of complex sounds under software control. The AY38910A/38912A is manufactured in Microchip Technologys N-Channel Ion Implant Process. Operation requires a single +5V power supply, a compatible clock, and a microprocessor controller, such as the PIC series of 8-bit microcomputers.

The PSG is easily interfaced to any bus oriented system. Its flexibility makes it useful in applications such as music synthesis, sound effects generation, audible alarms, tone signaling, and personal computer usage. In order to generate sound effects while allowing the processor to perform other tasks, the PSG can continue to produce sound after the initial commands have been given by the control processor. The fact that realistic sound production often involves more than one component is satisfied by the three independently controllable analog sound output channels can each provide 4 bits of logarithmic digital to analog conversion, greatly enhancing the dynamic range of the sounds produced.


PIN CONFIGURATION Top View

40 LEAD DUAL INLINE -	AY38910A	28 LEAD DUAL INLI	NE - AY38912A
40 LEAD DUAL INLINE - Vss (GND) [1 40 No Connect 2 39 Analog Channel B 3 38 Analog Channel A 4 37 No Connect 5 36 IOB7 6 35 IOB6 7 34 IOB5 8 33 IOB4 9 322 IOB3 10 31 IOB2 11 30 IOB1 12 29 IOB3 10 31 IOB2 11 328 IOA7 14 27 IOA6 15 26 IOA4 17 24 IOA5 18 23 IOA2 19 22	Image: Second state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state state sta	28 LEAD DUAL INLII Analog Channel C [1 No Connect [2 Vcc (+5V) [3 Analog Channel B [4 Analog Channel A [5 Vss (GND) [6 IOA7 [7 IOA6 [8 IOA5 [9 IOA4 [10 IOA3 [11 IOA2 [12 IOA0 [14	NE - AY38912A 28] DA0 27] DA1 26] DA2 25] DA3 24] DA4 23] DA5 22] DA6 21] DA7 20] BC1 19] BC2 18] BDIR 17] A8 16] RESET 15] Clock
IOA1 [20 21			

5

DESCRIPTION (CTD.)

All circuit control signals are digital in nature and may be provided directly by a microprocessor/microcomputer. Therefore, one PSG can produce the full range of required sounds with no change in external circuitry. Since the frequency response of the PSG ranges from sub-audible at its lowest frequency to post-audible at its highest frequency, there are few sounds which are beyond reproduction.



PIN FUNCTIONS

DA7-DA0 (Input /Output/High Impedence)

Data/Address Bits 7-0:

Pins 30-37 (AY38910A) Pins 21-28 (AY38912A)

These 8 lines comprise the 8-bit bidirectional bus used by the microprocessor to send both data and addresses to the PSG and to receive data from the PSG. In the address mode, DA3-DA0 select the internal register address $(0-17_s)$ and DA7-DA4 in conjunction with address inputs A9 and A8, form the chip select function. When the high order address bits are "incorrect", the bidirectional buffers are forced to a high impedence state.

Address 9, Address 8

A8 (input):

Pin 25 (AY38910A) Pin 17 (AY38912A) Pin 24 (AY38910A) Not available (AY38912A)

High order address bits $\overline{A9}$ and A8 are fixed to recognize a "01"code. They may be left unconnected as each is provided with either an on chip pull-down ($\overline{A9}$) or pull-up (A8) resistor. In noisy environments, however, it is recommended that $\overline{A9}$ and A8 be tied to external ground and +5V respectively if they are not to be used.

RESET (Input)

Pin 23 (AY38910A) Pin 16 (AY38912A)

For initialization/power-on purposes, applying a low level input to the RESET pin will reset all registers to 08. The RESET pin is provided with an on-chip pull-up resistor.

CLOCK (Input)

Pin 22 (AY38910A) Pin 15 (AY38912A)

This TTL compatible input supplies the timing reference for the Tone, Noise, and Envelope Generators.

BDIR, BC2, BC1 (Inputs)

Pins 27,28,29 (AY38910A)

Pins 18,19,20 (AY38912A) The Bus DIRection, Bus Control 2 and Bus Control 1 are used to control the PSG. For example, if these bus control signals are generated directly by a microprocessor to control all bus operations internal and external to the PSG, then the following Bus Control Function Table applies.

Interfacing to a processor simply requires simulating the decoding shown in the Function Table. The redundancies in the PSG functions vs. bus control signals can be used as an advantage in that only four of the eight possible decoded bus functions are required by the PSG. This could reduce the programming of the bus control signals to the following Simplified Bus Control Function Table which would only require that the processor generate two bus control signals (BDIR and BC1, with BC2 tied to +5V).

BUS	CONTRO	L FUNC	TION TABLE	
BDIR	Inputs BC2	BC1	Microprocessor Function	PSG Function
0	0	0	NACT	INACTIVE. See 010 (IAB) below.
0	0	1	ADAR	LATCH ADDRESS. See 111 (INTAK) below.
0	1	0	IAB	INACTIVE. The PSG/CPU bus is inactive. DA7-DA0 are in a high impedance state.
0	1	1	DTB	READ FROM PSG. This signal causes the contents of the register which is currently addressed to appear on the PSG/CPU bus. DA7-DA0 are in the output mode.
1	0	0	BAR	LATCH ADDRESS. See 111 (INTAK) below.
1	0	1	DW	INACTIVE. See 010 (IAB) above.
1	1	0	DWS	WRITE TO PSG. This signal indicates that the bus contains register data which should be latched into the currently addressed register. DA7-DA0 are in the input mode.
1	1	1	INTAK	LATCH ADDRESS. This signal indicates that the bus contains a register address which should be latched in the PSG. DA7-DA0 are in the input mode.

Inputs BDIR BC2 BC1				PSG Function		
0 0 1 1	1 1 1	0 1 0 1	INACTIVE. READ FROM PSG. WRITE TO PSG. LATCH ADDRESS.	FROM PROCESSOR		

AY38910A/AY38912A

Analog Channel A, B, C (Outputs)

Pins 4,3,38 (AY38910A) Pins 5,4,1 (AY38912A)

Each of these signals is the output of its corresponding digital to analog converter and provides 1V peak-peak (max) signal representing the complex sound wave-shape generated by the PSG.

No Connect

Pins 2,5,26,39 (AY38910A) Pins 2 (AY38912A)

These pins are for Microchip Technology test purposes only and should be left open. Do not use as tie-points.

Vcc

Pins 40 (AY38910A) Pin 3 (AY38912A) Nominal +5 Volt power supply to the PSG.

Vss

Pin 1 (AY38910A) Pin 6 (AY38912A) Ground reference for the PSG.

ARCHITECTURE

The AY38910A/AY38912A is a register oriented Programmable Sound Generator (PSG). Communication between the processor and the PSG is based on the concept of memory-mapped I/O. Control commands are issued to the PSG by writing to 16 memory-mapped registers. Each of the 16 registers within the PSG is also readable so that the microprocessor can determine, as necessary, present states or stored data values. All functions of the PSG are controlled through the 16 registers which, once programmed, generate and sustain the sounds, thus freeing the system processor for other tasks.

Register Array

The principle element of the PSG is the array of 16 read/ write control registers. These 16 registers look to the CPU as a block of memory and as such occupy a 16 word block out of 1,024 possible addresses. The 10 address bits (8 bits on the common data/address bus, and 2 separate address bits) are decoded as follows:

A9	A8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
0	1	0	0	0	0	0	0	0	0
THROUGH									
0	1	0	0	0	0	1	1	1	1
HIGH ORDER LOW ORDER (Chip Select) (Register No.)									

The four low order address bits select one of the 16 registers (R08-R178). The six high order address bits function as chip selects to control the tri-state bidirectional buffers (when the high order address bits are incorrect, the bidirectional buffers are forced to a high impedance state). High order address bits A9, A8 are fixed in the PSG design to recognize a "01" code; high order address bits DA7-DA4 are programmed to recognize only a "0000" code. All addresses are latched internally. This internally latched address is updated and modified on every latch address signal presented to the PSG via the BDIR, BC2 and BC1 inputs. A latched address will remain valid until the receipt of a new address, enabling multiple reads and writes of the same register contents without the need for redundant readdressing.

Conditioning of the Register Address Latch/Decoder and the Bidirectional Buffers to recognize the bus function required (Inactive, Latch Address, Write Data) is accomplished by the Bus Control Decode block.

Sound Generating Blocks

The basic blocks in the PSG which produce the programmed sounds include:

Tone Generators	Produce the basic square wave tone frequencies for each chan- nel (A, B, C).
Noise Generator	Produces a pulse width modu- lated pseudo-random square wave output.
Mixers	Combine the outputs of the Tone Generators and the Noise Gen- erator; per channel (A,B,C).
Envelope Generator	Produces an envelope pattern which can be used to amplitude modulate the output of each Mixer.
Amplitude Control	Provides the D/A Converters with either a fixed or variable amplitude pattern. Fixed am- plitude is under direct CPU control. Variable amplitude is accomplished via the output of the Envelope Generator.
D/A Converters	The three D/A Converters each produce a 16 level (max) output signal as determined by the Amplitude Control.

AY38910A/AY38912A

OPERATION

Since all PSG functions are processor controlled by writing to the internal registers (see table). A detailed description of the PSG operation may best be accomplished by relating each PSG function to control of the corresponding register. The function of creating or programming a specific sound effect logically follows the control sequence shown in the figure below.

Tone Generator Control (R0 - R5)


The frequency of each square wave generated by the three Tone Generators (one each for Channels A, B, and C) is obtained by first dividing the input clock by 16 then by further dividing the result by the programmed 12 bit Tone Period value. Each 12-bit tone period value is obtained by combining the contents of the respective Coarse and Fine Tune registers, as illustrated.


INTERNAL REGISTERS				
Operation	Register	Function		
Tone Generator Control	R0-R5	Program tone periods		
Noise Generator Control	R6	Program noise period		
Mixer Control	R7	Enable tone and/or noise on selected channels		
Amplitude Control	R108-R128	Select fixed or variable (envelope) amplitudes		
Envelope Gene- rator Control	R138-R158	Program envelope pe riod, select envelope pattern		

TUNE REGISTERS			
Coarse Tune Register	Channel	Fine Tune Register	
R1 R3	A B	R0 R2	

Noise Generator Control (R6)

The frequency of the noise source is obtained by dividing the input clock by 16, then by further dividing the result by the programmed 5 bit Noise Period value. This 5 bit value consists of the lower 5 bits (B4-B0) of register R6, as illustrated:





5


AY38910A/AY38912A

Mixer Control - I/O Enable (R7)

Register R7 is a multi-function ENABLE register which controls the three Noise/Tone Mixers.

The mixers, as previously described, combine the noise and tone frequencies for each of the three channels. The determination of combining neither/either/both noise and tone frequencies on each channel is made by the state of bits B5-B0 of register R7, as illustrated.

The direction (input or output) of the general purpose I/O ports (I/OA and I/OB) is determined by the state of bits B7 and B6 of R7, as illustrated.



R7 B5 B	Bits 4 B2			nabled annel
0 0	0	С	В	Α
0 0	1	C	В	-
0 1	0	C	-	Α
0 1	1	C	-	-
1 0	0	-	в	Α
1 0	1		в	-
1 1	0	-	-	Α
1 1	1	-	-	-

TONE ENABLE TRUTH TABLE					
R7 Bits	Tone Enabled				
B2 B1 B0	on Channel				
0 0 0	СВА				
0 0 1	СВ-				
0 1 0	C - A				
0 1 1	C				
1 0 0	- B A				
1 0 1					
1 1 0	A				
1 1 1					

I/O PORT TRUTH TABLE				
R7 bits	I/O Port	Status		
B7 B6	I/OB	I/OA		
0 0	Input	Input		
0 1	Input	Output		
1 0	Output	Input		
1 1	Output	Output		


NOTE: Disabling noise and tone does <u>not</u> turn off a channel. Turning a channel off can only be accomplished by writing all zeros into the corresponding Amplitude Control Register.

Amplitude Control (R108,R118,R128)

The amplitude of the signals generated by each of the three D/A Converters (one each for Channels A,B, and C) is determined by the content of the lower bits (B4-B0) of registers R108, R118, and R128 as illustrated.

These five bits consist of a 1-bit mode select ("M" bit) and a 4-bit "fixed" amplitude level (L3-L0). When the M bit is low, the output level of the analog channel is defined by the 4-bit "fixed" amplitude level of the Amplitude Control Register. This amplitude level is fixed in the sense that the amplitude

CHANNEL CONTROL			
Register	Channel		
R108	A		
R118	B		
R128	C		



AMPLITUDE CONTROL REGISTER					
Amplitude Mode	4 bit fixed Amplitude Level	Note			
0	0000	Amplitude Defined			
•	1	By L0-L3			
•	• •				
	• •				
0	1111				
1	X X X X	Amplitude Defined By E0-E3			


is under direct control of the system processor. When the M bit is high, the output level of the analog channel is defined by the 4-bits of the Envelope Generator (bits E3-E0). The amplitude mode bit can also be thought of as an "envelope enable" bit.

Envelope Generator Control

To accomplish the generation of complex envelope patterns, two independent methods of control are provided: first, it is possible to vary the frequency of the envelope using registers R13a and R14a; second, thè relative shape and cycle pattern of the envelope can be varied using register R15a. The following paragraphs explain the details of the envelope control functions, describing first the envelope period control and then the envelope shape/cycle control. (See Figure 1 and 2).

Envelope Period Cotrol (R138,R148)

The frequency of the envelope is obtained by first dividing the input clock by 256, then by further dividing the result by the programmed 16 bit Envelope Period value. This 16 bit value is obtained by combining the contents of the Envelope Coarse and Fine Tune registers, as illustrated:




Envelope Shape/Cycle Control (R158)

The Envelope Generator further divides the envelope period by 16, producing a 16-state per cycle envelope pattern as defined by the 4-bit counter output, E3, E2, E1 and E0. The particular shape and cycle pattern of any desired envelope is accomplished by controlling the count pattern of the 4-bit counter. (See Figure 4 and 5).

This envelope shape/cycle control is contained in the lower 4 bits (B3-B0) of register R15. Each of these 4 bits controls a function in the envelope generator, as illustrated:

ENVELOPE SHAPE/CYCLE CONTROL


Bit	Signal	Function
0	HOLD	When this is set high (logic 1) the envelope is limited to one cycle, the value of the enve- lope at the end of the cycle being held.
1	ALTERNATE	When set high (logic 1) the envelope counter reverses di- rection at end of each cycle (i.e. performs as an up/down counter).
2	ATTACK	When set high (logic 1) the envelope counter will count up (attack). When set low (logic 0) the counter will count down (decay).
3	CONTINUE	When set high (logic 1) the cycle pattern will be defined by the HOLD bit . When set low (logic 0) the envelope counter will reset to 0000 after one cycle and hold that value.




to 0018.

D/A Converter


Since the primary use of the PSG is to produce sound for the non-linear amplitude detection mechanism of the human ear, the D/A conversion is performed in logarithmic steps with a normalized voltage range from 0 to 1 volt. The specific amplitude control of each of the three D/A Converters is accomplished by the three sets of 4 bit outputs of the Amplitude Control block while the Mixer outputs provide the base signal frequency (Noise and/or Tone). (See Fig. 3).






DS50008C-8

AY38910A/AY38912A





5

© 1990 Microchip Technology Inc.

DS50008C-9

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

Storage Temperature......55°C to +150°C Operating Temperature.....0°C to +70°C Vcc and all other Input/Output Voltages with Respect to Vss.....0.3V to +8.0V

Standard Conditions

 $Vcc = +5V \pm 5\%$ Vss = GNDOperating Temperature = 0°C to +70°C (Unless otherwise noted)

*Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied. Operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Data labeled "typical" is presented for design guidance only and is not guaranteed.

DC CHARACTERISTICS	Sym	Min	Typ**	Max	Units	Conditions
All Inputs						
Low Level	VIL	-0.2	-	0.8	v	
High Level	Viн	2.2	-	Vcc	v	
Data Bus (DA7-DA0) Output						
Levels						
Low Level	VOL	0	-	0.4	v	IOL = 1.6mA, 150pF
High Level	Voн	2.4	-	Vcc	v	Іон = 100 A, 150pF
Data Bus(DA7-DA0)						
Input Leakage	lial	-10	-	10	A	VIN = 0.4V to VCC
Analog Channel Outputs						
Output Volume	Vo	0	-	60	dB	Test Circuits: Fig. 6
Power Supply Current	Icc	-	70	90	mA	
Max. Current (per channel)	-	0.4	2.0	-	mA	VOUT = 0.7V,
•						Amplitude Control Se to F
I/O Ports						
Pull Up Current Low	lı.	20	-	200	A	VIN = 0.4V, Outputs disabled
Pull Up Current High	Ін	10	-	100	A	VIN = 3.5V
- as Outputs (A7-A0, B7-B0)						
Low Level	VOL	0	-	0.5	v	IIL = 1.6mA
High Level	VOHh	3.5	-	Vcc	V	IOHh = 10 A See
5	VOH1	2.4	-	Vcc	V	IOH1 = 85 A Note 1
- as Inputs (A7-A0,B7-B0)		1	1			
Low Level	VIL	0	· -	0.8	v	
High Level	ViH	2.4	-	Vcc	V	
- A8 and Reset Input						
Pull up Current	liLpu	-10		-100	A	VIN = 0.4V
	Інри	-10		-50	A	VIN = 2.4V
- A9		Sec.	1.00		1.11	and the second second
Pull down Current	Інро	10	<u>-</u> 1, 53, 5	100	A	VIN = 2.4V
- BC1,BDIR, Clock Inputs						
Input Leakage	licl	-10		10	Α	VIN = 0.4V to VCC

*Typical values are at +25°C and nominal voltages.


Note 1: The active pull-up during an output operation will achieve a logic 1 of 2.4 volts in a time of typically 1 microsecond. However, from 2.4 volts to the high level of 3.5 volts the available pull up current will reduce significantly and further edge transition will be highly dependent upon load capacitance.

AY38910A/AY38912A


AC CHARACTERISTICS	Sym	Min	Typ**	Max	Units	Conditions
Clock Input						
Frequency	fc	1	-	2	MHz	
Rise Time	tr	-	-	50	ns	Fig. 7
Fall Time	tr	-	-	50	ns	
Duty Cycle	-	40	50	60	%	
Bus Signals (BDIR, BC2, BC1)						
Associate Delay Time	tBD	-	-	40	ns	
Reset						
Reset Pulse Width	tRW	500	-	-	ns	Fig. 8
A9, A8, DA7-DA0						
(Address Mode)						
Address Setup Time	tas	300	-	-	ns	
Address Hold Time	tah	65	-	-	ns	Fig. 9
DA7-DA0 (Write Mode)						
Write Data Pulse Width	tow	500	-	10,000	ns	
Write Data Setup Time	tDS	300	- .	-	ns	Fig. 10
Write Data Hold Time	tDH	65	-	-	ns	
DA7-DA0 (Read Mode)						
Data Access Time from DTB	tDA	-	-	200	ns	Fig. 11
DA7-DA0 (Inactive Mode)						
Tri-state Delay Time from DTB	tтs	-	-	100	ns	
I/O Ports (A7-A0, B7-B0)						
Pull up Recovery Time	tPN	-	-	50	μsec	Voн = 3.5V
						CLOAD = 100pF
						See Note 2


**Typical values are at +25°C and nominal voltages


NOTE 2: Pull up recovery time is defined as the time required for any I/O pin A7-A0 or B7-B0 to change up to a 100pf capacitor load from 0.0 volts to 3.5 volts. This recovery time is conditional on the output function of Port A or Port B being deselected via Bits B7 and B6 of register R10.





TIMING CONDITIONS FOR AC CHARACTERISTICS












TIMING DIAGRAMS

State Timing


While the state flow for many microprocessors can be somewhat involved for certain operations, the sequence of events necessary to control the PSG is simple and straightforward. Each of the three major state sequences (Latch Address, Write to PSG, and Read from PSG) consists of several operations (indicated below by rectangular blocks) defined by the pattern of bus control signals (BDIR, BC1).

The functional operation and relative timing of the PSG control sequences are described in the following sections.



Address PSG Register Sequence


The Latch Address sequence is normally an integral part of the write or read sequences but for simplicity is illustrated here as in individual sequence. Depending upon the processor used, the program sequence will normally require four principal microstates: (1) send NACT (inactive); (2) send INTAK (latch address): (3) put address on bus; (4) send NACT (inactive).



Write Data to PSG Sequence

The Write to PSG sequence, which would normally follow immediately after an address sequence, requires


four principal microstates: (1) send NACT (inactive);(2) put data on bus; (3) send DWS (write to PSG); (4) send NACT (inactive).



Read Data From PSG Sequence


As with the Write to PSG sequence, the READ from PSG sequence would also normally follow immediately after an address sequence. The four principal microstates of

the read sequence are: (1) send NACT (inactive); (2) send DTB (read from PSG); (3) read data on bus; (4) send NACT (inactive).



SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





AY8930

Enhanced Programmable Sound Generator

FEATURES

- · Two Modes Available On-Chip
- AY8930 Expanded Mode
- AY38910A-Compatible Mode
- Improved Frequency Range
- Three Independently Programmable Analog Output Channels with Separate Frequency, Duty Cycle and Envelope Controls for Each Channel
- 5 Bits of Logarithmic Digital-to-Analog Conversion Per Channel
- Bus Interface Independent of Clock Frequency
- Input Clock Frequency: 2 or 4MHz
- Two 8-Bit General Purpose I/O Ports

DESCRIPTION

The AY8930 Enhanced Programmable Sound Generator (EPSG) is an LSI circuit that can produce a wide variety of complex sounds under software control. The AY8930 is manufactured in the Microchip Technology Inc. n-channel silicon gate process. The AY8930 is an enhanced version of the company's industry standard AY38910A sound generator. Enhanced features include improved frequency range and noise synthesis and independent control of each channel's envelope and duty cycle.

The PSG is easily interfaced to any bus-oriented system. Its flexibility makes it useful in applications such as music synthesis, sound effects generation, audible alarms, tone signalling, and personal computer usage. In order to generate sound effects while allowing the processor to perform other tasks, the PSG can continue to produce sound after the initial commands have been given by the control processor. The fact that realistic sound production often involves more than one effect is satisfied by the three independently controllable analog sound output channels available in the device. These analog sound output channels can each provide five bits of logarithmic digital-to-analog conversion, greatly enhancing the dynamic range of the sounds produced.

PIN CONFIGURATION 40 LEAD DUAL INLINE AY8930 Top Vie	-
Vss (GND) [1 No Connect [2 Analog Channel B [3 Analog Channel A [4 No Connect [5 1087 [6 1086 [7 1085 [8 1084 [9 1083 [10 1082 [11 1081 [12 1080 [13 10A7 [14	40 Vcc (+5V) 39 No Connect 38 Analog Channel C 37 DA0 36 DA1 35 DA2 34 DA3 32 DA4 33 DA4 31 DA6 30 DA7 29 BC1 28 BC2 (Not Connected) 27 BDIR
IOA6 [] 15 IOA5 [] 16 IOA4 [] 17 IOA3 [] 18 IOA2 [] 19 IOA1 [] 20	26 Select 25 A8 24 A9 23 RESET 22 Clock 21 IOA0

All circuit control signals are digital in nature and can be provided directly by a microprocessor/microcomputer. Therefore, one PSG can produce the full range of required sounds with no change in external circuitry. Since the frequency response of the PSG ranges from sub- audible at its lowest frequency to post-audible at its highest frequency, there are few sounds which are beyond reproduction with only the simplest electrical connections.

DEVICE ARCHITECTURE

The AY8930 is a register oriented PSG. Communication between the microprocessor and the PSG is based on the concept of memory mapped I/O. Control commands are issued to the PSG by writing to these memory mapped registers. Each of the registers within the PSG is readable so that the microprocessor can determine, as necessary, present states or stored data values.

PIN FUNCTIONS

DA7-DA0 (Input /Output/High Impedance)

Data/Address Bits 7-0: Pins 30-37

These 8 lines comprise the 8-bit bidirectional bus used by the microprocessor to send both data and addresses to the PSG, and to receive data from the PSG. In the address mode, DA3-DA0 select the internal register address (0-Fn) and DA7-DA4 in conjunction with address inputs $\overline{A9}$ and A8, form the chip select function. When the high order address bits are "incorrect," the bidirectional buffers are forced to a high impedance state.

Address 9, Address 8

A8	(input):	Pin 25
A9	(input):	Pin 24

High order address bits $\overline{A9}$ and A8 are fixed to recognize a "01" code. They may be left unconnected, as each is provided with either an on chip pull-down ($\overline{A9}$) or pull-up (A8) resistor. In noisy environments, however, it is recommended that $\overline{A9}$ and A8 be tied to external ground and +5V respectively, if they are not to be used.

RESET (Input): Pin 23

For initialization/power-on purposes, applying a low level input to the RESET pin will reset all registers to 0. (See following table). The RESET pin is provided with an on-chip pull-up resistor.

Register (in Hex)	B7	B6	B5	B 4	B3	B2	B1	BO
R0/R0A	0	0	0	0	0	0	0	0
R1/R1A	0	0	0	0	0	0	0	0
R2/R2A	0	0	0	0	0	0	0	0
R3/R3A	0	0	0	0	0	0	0	0
R4/R4A	0	0	0	0	0	0	0	0
R5/R5A	0	0	0	0	0	0	0	0
R6/R6A	0	0	0	0	0	0	0	0
R7/R7A	0	0	0	0	0	0	0	0
R8/R8A	#	#	0	0	0	0	0	0
R9/R9A	#	#	0	0	0	0	0	0
RA/RAA	#	#	0	0	0	0	0	0
RB/RBA	0	0	0	0	0	0	0	0
RC/RCA	0	0	0	0	0	0	0	0
RD/RDA/RDB	0	0	0	0	0	0	0	0
RE/REA	0	0	0	0	0	0	0	0
RF/RFA	0	0	0	0	0	0	0	0
R0B	0	0	0	0	0	0	0	0
R1B	0	0	0	0	0	0	0	0
R2B	0	0	0	0	0	0	0	0
R3B	0	0	0	0	0	0	0	0
R4B	#	#	#	#	Х	Х	Х	X
R5B	#	#	#	#	Х	X	Х	X
R6B	#	#	#	#	Х	Х	Х	X
R7B	#	#	#	#	Х	Х	Х	X
R8B	#	#	#	#	Х	X	Х	X
R9B	0	0	0	0	0	0	0	0
RAB	X	X	X	Х	X	X	х	X
RFB	0	0	0	0	0	0	0	0

- X indicates a don't care.

- # indicates that there is no physical memory element for a bit; if read, a 0 will be returned.

- All counter work registers will be initialized to zeros.
- The noise generator 17-bit shift register will be initialized to ones.
- The noise value register will be initialized to zeros.

CLOCK (Input): Pin 22

This TTL compatible input supplies the timing reference for the Tone, Noise, and Envelope Generators.

CLOCK DIVIDE - SELECT (Input): Pin 26

 Select = 0
 Input Clock = 4 MHz max.

 (Divided internally by 2)

 Select = 1
 Input Clock = 2 MHz max.

 The select pin is provided with an internal pull-up resistor such that the pin default condition is Select = 1.

BDIR, BC2, BC1 (Inputs): Pins 27, 28, 29

Bus Direction, Bus Control 2*, Bus Control 1 * Not connected

Analog Channel A, B, C (Outputs): Pins 4, 3, 38

Each of these signals is the output of its corresponding digital-to-analog converter, and provides 1V peak-peak (max) signal representing the complex sound wave-shape generated by the PSG.

No Connect: Pins 2, 5, 39

These pins are for Microchip Technology test purposes only and should be left open. Do not use as tie-points.

- Vcc: Pin 40, Nominal +5 Volt power supply to the PSG.
- Vss: Pin 1, Ground reference for the PSG.

INPUT CONTROL SIGNALS

Interfacing to the AY8930 requires the generation of only two of the three AY38910A input control signals, BDIR and BC1. BC2 is shown on the pinout diagram for reference only; the pin is not internally connected.

INP	UT C	CONTROL SIGNALS
BDIR	BC1	Function
0	0	INACTIVE: The PSG/CPU bus is inactive. DA7-DA0 are in a high impedance state.
0	1	READ FROM PSG: This signal causes the contents of the register which is currently addressed to appear on the PSG/CPU bus. DA7-DA0 are in the output mode.
1	0	WRITE TO PSG: This signal indicates that the bus contains register data which should be latched into the cur- rently addressed register. DA7-DA0 are in the input mode.
1	1	LATCH ADDRESS: This signal indi- cates that the bus contains a register address which should be latched by the PSG. DA7- DA0 are in the input mode.

REGISTER ARRAY

The principal element of the AY8930 is an array of 27 control registers arranged in one bank of 16 and one bank of 11 registers. These registers occupy 16 address locations of the 1,024-word memory space in which the PSG resides.

The configuration of this register array is shown on the following pages. Note the two modes of operation: 8910A-compatibility mode and 8930 expanded mode.

The registers are addressed via the combination of the bidirectional data bus (DA0-DA7) and address input pins A8 and $\overline{A9}$.

A9	A 8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
0	1	0	0	0	0	х	Х	х	х

DA0-DA3 These four low-order address bits are used to select one of the internal registers within a bank.

DA4-DA7,

A8, A9 These six high-order address bits function as chip selects and are used to position the register bank(s) within the 1,024-word memory space. In the deselected state, the data bus is in the high impedance state.

The address enable code for bits DA4-DA7 is all zeros.

Inputs A8 and $\overline{A9}$ are enabled by a high on A8 and a low on $\overline{A9}$; all other input level combinations result in a deselected condition. Pins A8 and $\overline{A9}$ have an on-chip pull-up and pulldown resistor, respectively, and will assume the correct logic level if left unconnected. Address bits DA7-DA0 are latched internally. This internally latched address is updated and modified on every "latch address" signal presented to the PSG via the BDIR and BC1 control lines.

The AY8930 initializes in the AY38910A-compatibility mode. To utilize the expanded features of the AY8930, an access code must be input to register R15 upon program initialization.

Entering a "101" code in bits B7-B5 of register R15 selects the 8930 expanded mode. In the 8930 expanded mode, bit B4 = 0 (R15) selects BANK A and B4 = 1 selects BANK B. All other bit selections are defined as 8910A-compatibility mode. Registers R15A and R15B are mapped into the same physical register.

Switching modes causes loss of all register data from the previous mode. All registers will be initialized except for the Mode Select code of R15.

Shown on the next page is the register configuration for the AY8930. Note that Bank A of the expanded mode is virtually identical to the single register array of the 8910Acompatibility mode.

AY	3930 RE	GISTER ARRAY: AY3	8910A-CO	OMPATI		NODE				-
Reg	jister						Bit			
Hex	Octal	Function	B7	B6	B5	B4	B3	B2	B1	B0
R0	R0	Channel A		1		8-Bit Fin	e Tune			<u> </u>
R1	R1	Tone Period						4-Bit Co	arse Tune)
R2	R2	Channel B			ł	8-Bit Fin	e Tune			
R3	R3	Tone Period						4-Bit Coa	arse Tune)
R4	R4	Channel C			ŧ	8-Bit Fin	e Tune			
R5	R5	Tone Period	4-Bit Coarse Tune)			
R6	R6	Noise Period	5-Bit Period Control							
			IN/C	DUT		NOISE			TONE	
R7	R7	Enable	IOB	IOA	С	В	Α	С	В	A
R8	R10	Channel A Amplitude				М	L3	L2	L1	LO
R9	R11	Channel B Amplitude				М	L3	L2	L1	LO
RA	R12	Channel C Amplitude				м	L3	L2	L1	L0
RB	R13					8-Bit Fi	ine Tune			
RC	R14	Envelope Period	8-Bit Coarse Tune							
RD	R15	Envelope Shape/Cycle	MODE SELECT CONT. ATT. ALT. HOLD							
RE	R16	I/O Port A	8-Bit Parallel I/O on Port A							
RF	R17	I/O Port B			8-Bi	it Paralle	l I/O on P	ort B		

Reg	ister		Bit								
Hex	Octal	Function	B7	B 6	B5	B4	B 3	B2	B1	BO	
R0A	ROA	Channel A	8-Bit Fine Tune								
R1A	R1A	Tone Period		÷	8	-Bit Coai	rse Tune				
R2A	R2A	Channel B				8-Bit Fin	e Tune		·		
RЗA	RЗA	Tone Period			8	-Bit Coar	se Tune				
R4A	R4A	Channel C				8-Bit Fin	e Tune				
R5A	R5A	Tone Period	8-Bit Coarse Tune								
R6A	R6A	Noise Period	8-Bit Noise Period								
			IN/C	DUT		NOISE			TONE	TONE	
R7A	R7A	Enable	IOB	IOA	С	В	A	С	В	A	
R8A	R10A	Channel A Amplitude			М	L4	L3	L2	L1	LO	
R9A	R11A	Channel B Amplitude			М	L4	L3	L2	L1	LO	
RAA	R12A	Channel C Amplitude			м	L4	L3	L2	L1	LO	
RBA	R13A	Channel A				8-Bit F	ine Tune				
RCA	R14A	Envelope Period	8-Bit Coarse Tune								
RDA	R15A	Bank A/B: Envelope A	1	0	1	0	CONT.	ATT.	ALT.	HOLD	
REA	R16A	I/O Port A	8-Bit Parallel I/O on Port A								
RFA	R17A	I/O Port B			8-B	lit Paralle	el I/O on P	ort B			

Reg	jister					Bi	t				
Hex	Octal	Function	B7	B6	B 5	B4	B 3	B2	B1	B0	
R0B	ROB	Channel B			1	8-Bit Fir	ne Tune			L	
R1B	R1B	Envelope Period			8	B-Bit Coa	rse Tune				
R2B	R2B	Channel C				8-Bit Fin	e Tune				
R3B	R3B	Envelope Period			8	-Bit Coar	se Tune				
R4B	R4B	Envelope Shape/Cycle B					CONT.	ATT.	ALT.	HOLD	
R5B	R5B	Envelope Shape/Cycle C					CONT.	ATT.	ALT.	HOLD	
R6B	R6B	Channel A Duty Cycle					4-Bit		L	L	
R7B	R7B	Channel B Duty Cycle					4-Bit	-			
R8B	R10B	Channel C Duty Cycle					4-Bit				
R9B	R11B	Noise "And" Mask				8	-Bit				
RAB	R12B	Noise "Or" Mask				8	-Bit				
RBB	R13B*										
RBC	R14B*										
RBD	R15B	Bank A/B: Envelope A	1	0	1	1	CONT.	ATT.	ALT.	HOLD	
RBC	R16B*										
RBF	R17B*	TEST		NO	T TO BE	NOT TO BE ACCESSED BY THE USER					

* Not accessible in AY8930 mode.

NOTE: All unused bits will be read back as "0".

5

SOUND GENERATING BLOCKS

The basic blocks in the PSG that produce the programmed sounds include:

Noise

- Generators Produce the basic pulse tone frequencies for each channel (A, B, C).
- Generator Produces a frequency modulated pseudorandom noise output.
- Mixers Combine the outputs of the tone generators and the noise generator. One for each channel (A, B, C).

Amplitude Control

- Provides the D/A converters with either a fixed or variable amplitude pattern. The fixed amplitude is under direct CPU control; the variable amplitude is accomplished by using the output of the envelope generators, one for each channel (A, B, C).

Envelope

Generators - Produce an envelope pattern that can be used to amplitude modulate the output of the mixer, one for each channel (A, B, C).

D/A

- Converters
- The three D/A converters each produce up to a 32-level output signal as determined by the amplitude control.

OPERATION

Since all functions of the PSG are controlled by a host processor via a series of register loads, a detailed description of the PSG operation can best be accomplished by relating each PSG function to its corresponding register. The function of creating or programming a specific sound or sound effect logically follows the control sequence listed:

Operation	Registers*	Function		
Tone Generator Control	R0A-R5A	Program tone periods		
Duty Cycle Control	R6B-R8B	Select duty cycle		
Noise Generator Control	R6A, Program noise R9B-RAB period			
Mixer Control	R7A	Enable tone/noise on selected channels		
Amplitude Control	R8A-RAA	Select "fixed" or "variable" amplitudes		
Envelope Generator Control	RBA-RDA, R0B-R5B	Program envelope period and envelope pattern		
D/A Converters		Produces a 32-bit output signal		

*All registers referenced are for the AY8930 Expanded Mode.

TONE GENERATOR CONTROL

Each analog output channel has associated with it two registers which specify the tone period for that channel, the coarse tune and the fine tune registers. The tone period for each channel is obtained by combining the coarse and fine tune registers as shown.


Note that the value programmed in the combined coarse and fine tune registers is a *period* value- the higher the value in the registers, the lower the resultant frequency.

Coarse Tune Registers	Channel	Fine Tune Register
R1A	А	R0A
R3A	В	R2A
R5A	С	R4A

12-BIT TONE PERIOD (TP) VALUE: AY38910A-COMPATIBILITY MODE

COARS	FINE TUNE											
B7 B6 B5 B4	B3 E	32 1	B1	30	B	7 B6	B	5 B4	B3	B2	B1	B0
NOT USED	TP	TΡ	ΤР	TΡ	TΡ	TΡ	TΡ	TΡ	TΡ	TΡ	TΡ	TΡ
	11	10	9	8	7	6	5	4	3	2	1	0

16-BIT TONE PERIOD (TP) VALUE: AY8930 EXPANDED MODE



PERIOD OF OUTPUT = 16 x TP x P

WHERE P = PERIOD OF INPUT CLOCK AND

TP = DECIMAL EQUIVALENT OF TONE PERIOD BITS TP15-TP0

If the coarse and fine tune registers are both set to 00h, the resulting period will be minimum, i.e. the generated tone period will be as if the coarse tune register were set to 00h and the fine tune register were set to 01h. The counter will count the period value down to zero. When zero is reached, the period value will be reloaded into the counter.

DUTY CYCLE CONTROL

The duty cycle of each pulse generated by the three tone generators is controlled by an associated 4-bit duty cycle register (R6B, R7B, and R8B).


The following duty cycles are selectable:

% Duty Cycle	Duty Cycle	Register Value
3.125%	0	0000
6.25 %	1	0001
12.50%	2	0010
25.00%	3	0011
50.00%	4	0100
75.00%	5	0101
87.50%	6	0110
93.75%	7	0111
96.875%	8*	1000

* NOTE: Any value greater than 810 decodes as an 810.

NOTE:

The percent duty cycles refers to the high (logic high) portion of the duty cycle. The low portion is then 100% duty cycle. For example, a 10% duty cycle is then 10% up and 90% down, as shown below.



In AY8910A-compatibility mode, the duty cycle is fixed at 50%. The capability for a variable duty cycle exists only in the expanded AY8930 mode.


In order to change a duty cycle, the appropriate duty cycle register must be updated. The new duty cycle will then remain constant at this value until the duty cycle register is modified. The new duty cycle value will take effect immediately. This may result in one period with a "random" duty cycle at the time the register is updated.

NOISE GENERATOR CONTROL

AY38910A-COMPATIBILITY MODE:


Noise is generated by a 17-bit polynominal shift register. The period of the clock to this shift register is specified by the 8-bit binary value NP.

The noise period value is derived from the lower five bits (B4-B0) of the noise period register (R6) as shown.



NOTE:


As with the tone period, the lowest period value is 01h (divide by 1), an entry of 00h will have the same value as 01h; the highest period value is 1Fh (divide by 3110).



AY8930 EXPANDED MODE:


In the AY8930 expanded mode, noise is generated using a 17-bit polynomial shift register, an "AND" mask, an "OR" mask, and an 8-bit noise period value. The least significant byte of the polynomial shift register is logically AND'ed with the "AND" mask specified in Register 11B, then logically OR'ed with the "OR" mask specified in Register 12B. The result is stored in a temporary register which is clocked each time the counter associated with the 8-bit noise period register (R6A) reaches zero. When the noise value reaches zero, a new value is fetched from the polynomial shift register and the process is repeated. The noise output is toggled each time the noise value reaches zero.

NOISE PERIOD REGISTER (R6A)



8 BIT NOISE PERIOD (NP) VALUE

The lowest period value is 01h (divide by 1), an entry 00h will have the same value as 01h; the highest period value is FFh (divide by 25510.)




DS50010C-10

MIXER CONTROL - I/O ENABLE

Register 7A is a multi-function Enable register which controls the three Noise/Tone Mixers and the two general purpose I/O Ports. The mixers, as previously described, combine the noise and tone frequencies for each of the three channels. The determination of combining neither/either/both noise and tone frequencies on each channel is made by the state of bits B5-B0 of R7A.

The direction (input or output) of the two general purpose I/O Ports (IOA and IOB) is determined by the state of bits B7 and B6 of R7A.

These functions are illustrated in the following:



Noise Enable Truth Table

Tone Enable Truth Table

R B5	7A B B4		Noise Enabled On Channel				7A E B1	Bits B0	E	Ton nabl Chai	ed
0	0	0	С	В	Α	0	0	0	С	В	Α
0	0	1	С	В	-	0	0	1	С	В	-
0	1	0	С	-	Α	0	1	0	C	-	Α
0	1	1	С	-	-	0	1	1	C	-	-
1	0	0	-	в	Α	1	0	0	-	в	Α
1	0	1	-	в	-	1	0	1	-	в	-
1	1	0	-	-	Α	1	1	0	-	-	Α
1	1	1	-	-	-	1	1	1	-	· -	-

The direction of the I/O Port(s) is determined as follows:

R7A	Bits	I/O Direction			
B7	B6	IOB	IOA		
0	0	In	In		
0	1	In	Out		
1	0	Out	In		
1	1	Out	Out		

I/O Port Truth Table

Note: The Mixer - I/O Control function is identical in both modes of operation.

Disabling noise and tone does <u>not</u> turn off a channel. Turning off a channel can only be accomplished by writing all zeros into corresponding amplitude control register.

I/O PORT DATA STORE

Registers REA and RFA function as intermediate data storage registers between the PSG/CPU data bus (DA0-DA7) and the two I/O ports (IOA0-IOA7, IOB0-IOB7). Both I/O ports are available on the AY8930.

Using registers REA and RFA for the transfer of I/O data has no effect on sound generation.

To output data from the CPU Bus to a peripheral device connected to I/O port A:

- 1. Address the enable register (R7A).
- 2. Set the port A direction bit to output (write "1" to bit B6 of R7A).
- 3. Address the I/O port A register (REA).
- 4. Write data to I/O port A register. The data will pass through the PSG I/O port A register to the I/O port bus.

To input data from I/O port A to the CPU bus:

- 1. Address the enable register (R7A).
- 2. Set the port A direction bit to input (write a "0" to bit B6 of R7A).
- 3. Address the I/O port A register (REA). The contents of the port register will follow the signals applied to the I/O port.
 - t A register. The data will be
- Read data from I/O port A register. The data will be transferred from the PSG I/O port A register to the CPU bus as in a normal read operation.

If a logic 1 has been written to any bit position of register REA or register RFA and the corresponding I/O pins of port A or port B are externally pulled below the logic 0, (VIL) level, a subsequent CPU read instruction of registers REA or RFA will actually contain a logic 0 in the pulled down bit positions. The output pins will return to logic 1 if the pull down condition is removed.


If a logic 0 has been written to any bit position of the I/O registers and the external world wishes to pull these pins to a 1, the user should be aware that an impedence conflict will exist between the pull down transistor and the external driver.

AMPLITUDE CONTROL


The amplitudes of the signals generated by each of the three D/A converters (one each for channels A, B, and C) are determined by the contents of the amplitude control registers as illustrated in the following:

Amplitude Control Register #	Channel
R8A	A
R9A	В
RAA	С

AY38910A-COMPATIBILITY MODE:



AY8930 EXPANDED MODE:



The amplitude "mode" (bit M) selects either fixed level amplitude (M = 0) or variable level amplitude (M = 1). It follows that bits L4 - L0, defining the value of a "fixed" level amplitude, are only active when M = 0. The amplitude is only "fixed" in the sense that the amplitude level is under the direct control of the system processor via an address latch/write data sequence.

When "variable amplitude" is selected (M = 1), the amplitude of each channel is determined by the envelope pattern as defined by the envelope generators 5-bit output (E4 - E0). The amplitude "mode" bit (bit M) can also be thought of as an envelope enable bit, i.e. when M = 1, the envelope is enabled.

The following is a chart describing all combinations of the 6-bit Amplitude Control.

M L4 L3 L2 L1	L0	
---------------	----	--

0	0	0	0	0	0*	The amplitude is fixed at 1 of 31		
0	0	0	0	0	1*	levels as determined by L4, L3,		
•	•	• ,	•	•	•	L2, L1, L0.		
•	• 1	•	•	•	•			
0	1	1	1	1	1			
						The amplitude is variable at 31		
1	Х	Х	Х	Х	Х	levels as determined by the out-		
						put of the Envelope Generator.		
(X = Don't care)								

NOTE:

In the AY38910A-compatibility mode, the externally driven "fixed" amplitude is limited to a total of 16 possible levels determined by amplitude bits L4-L1.

ENVELOPE GENERATOR CONTROL

ENVELOPE PERIOD CONTROL

The period of the sound envelope, in the AY38910Acompatibility mode, is controlled by two 8-bit registers, RB and RC (the envelope fine and coarse tune, respectively). In the 8930 expanded mode, each analog output channel has its own independent sound envelope. Changes to the envelope period counter will occur at envelope period boundary or when envelope shape/cycle register is loaded.

Coarse Tune Register	Channel	Fine Tune Register		
RCA	A	RBA		
R1B	В	R0B		
R3B	C	R2B		

16-BIT ENVELOPE PERIOD TO ENVELOPE GENERATOR

B 7	B6	B5	B4	ВЗ	B2	B1 E	30	B	7 B6	6 B	5 B4	B3	B2	B1	B0
							/								
EP	EΡ	EP	EP	EP	EP	EP	EΡ	EΡ	EP	EP	EΡ	EP	EΡ	EΡ	EP
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note that the value programmed in the combined coarse and fine tune registers is a period value - the higher the value in the registers, the lower the resultant frequency.


Note also, that as with the tone period, the lowest period value is 0001h (divided by 1); the highest period value is FFFFh (divided by 65,53510).

ENVELOPE SHAPE/CYCLE CONTROL

The AY8930 envelope generator further counts down the envelope frequency by 32, producing a 32-state per cycle envelope pattern defined by its 5-bit counter output, E4, E3, E2, E1, and E0. The particular shape and cycle pattern of any desired envelope is accomplished by controlling the count pattern (count up/ count down) of the 5-bit counter and by defining a single cycle repeatcycle pattern. The AY38910A mode envelope generator further divides the envelope period by 16, producing a 16-state per cycle envelope pattern as defined by the 4bit counter output, E3, E2, E1 and E0.

Loading of the envelope shape/cycle control register will reset the associated counter to the appropriate initial state and reset the envelope period counter for that channel.

The envelope shape/cycle control is contained in the lower 4 bits (B3-B0) of the respective envelope control registers. Each of these 4 bits controls a function in the envelope generator, as illustrated in the following:



The definition of each function is as follows:

Hold - When set to logic "1" in AY38910A mode, limits the envelope to one cycle, holding the last count of the envelope counter (E3 - E0 = 0000 or 1111, depending on whether the envelope counter was in a count-down or count-up mode, respectively).

Alternate - When set to logic "1", the envelope counter reverses count direction (up-down) after each cycle.


NOTE: When both the hold bit and the alternate bit are ones, the envelope counter is reset to its initial count before holding.


Attack - When set to logic "1" in AY38910A mode, the envelope counter will count up (attack) from E3, E2, E1, E0 = 0000 to E3, E2, E1, E0 = 1111; when set to logic "0", the envelope counter will count down (decay) from 1111 to 0000.

Continue - When set to logic "1", the cycle pattern will be as defined by the hold bit; when set to logic "0", the envelope generator will be reset to 0000 after one cycle and hold at that count.

Further description of the above functions could be accomplished by numerous charts of the binary count sequence of E3, E2, E1, E0 for each combination of hold, alternate, attack and continue. However, since these ouputs are used (when selected by the amplitude control registers) to amplitude modulate the output of the mixers, a better understanding of their effect can be accomplished via a graphic representation of their value for each condition selected, as illustrated in the Envelope Shape/Cycle Control figure to the right and the Detail of Two Cycles figure below.

For AY8930 mode, hold, alternate, attack and continue is the same, however the pattern is defined by 5 bits (E4, E3, E2, E1, E0.)






© 1990 Microchip Technology Inc.

DIGITAL TO ANALOG CONVERTER

The Digital to Analog conversion is performed in logarithmetic steps with a normalized voltage range of 0V to 1.0V. The specified amplitude of each converter is controlled by a 5-bit word from either the amplitude control register* or the envelope generator. The signal of the output is the Noise/Tone specified for that channel.

* Except in the 8910A-compatibility mode, which only allows for 4 bits of external amplitude control.



ELECTRICAL CHARACTERISTICS

Maximum Ratings*

Storage temperature55°C to +150°C
Maximum temperature under bias
VDD and all other input/output
voltages with respect to Vss0.3V to +7.0V

Standard Conditions (Unless otherwise noted)

Free air ambient operating	
temperature	0°C to +70°C
VDD	+4.5V to +5.5V
Vss	0.0V (Ground)

*Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied. Operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Data labeled "typical" is presented for design guidance only and is not guaranteed.

DC CHARACTERISTICS

Parameters	Sym	Min	Тур	Max	Units	Conditions
Input Logic Levels						
Logic 0	VIL	-0.3	-	+0.4	Volts	
Logic 1	Viн	+ 2.4	•	VDD	Volts	
Input Leakage						
Clock	-	-	-	10	μA	
BC1, BDIR	-	-	-	10	μA	
Inputs with Pullups A8, RESET, Select	lı.	10	-	100	μA	VIN = +0.4V
Inputs with Pulldowns	Ін	10	-	50	μA	VIN = +2.4V
I/O with Pullups						
A7-A0, B7-B0	IIL.	20		150	μA	VIN = +0.4V
	Vон	+2.4	-	VDD	Volts	Іон = 100 μA w/100p
	Vol	0.0	-	+0.4	Volts	IOL = 1.6 mA w/100pl
Data/Address						
DA7-DA0	Voн	+2.4	-	VDD	Volts	IOH = 100 μA w/100p
	Vol	0.0	-	+0.4	Volts	IOL = 1.6 mA w/100p
Power Supply	IDD	-	- -	85	mA	All inputs and outputs tied to Vss or VDD.

AC CHARACTERISTICS *


Parameters	Sym	Min	Тур	Max	Units	Conditions
Clock Input						
Frequency	-	1	-	4	MHz	40/60 asymmetry
Rise/Fall Time	tr, tf	0	-	50	ns	allowed
Master Reset						
RESET	tms	*	-	-	ns	*Two Clock Periods
Control Signals						
BC1, BC2, BDIR						
Skew	tcs	-	-	40	ns	
Valid	tccs	300	-	-	ns	
Data Address Bus						
DA7-DA0, A8, A9						
Address Setup Time	tas	300	-	-	ns	
Address Hold Time	tah	65	-	-	ns	
Read Mode						
Data Setup Time	tab	-	-	200	ns	
Data Hold Time	ttd	20	- 1	100	ns	
Write Mode						
Data Setup Time	tds	300	-	-	ns	
Data Hold Time	tdh	65	-	-	ns	
Input/Output Port						
IOA7-IOA0, IOB7-IOB0						
Output Mode						
Data Setup Time	tpw	500	-	-	ns	
Input Mode				1		
Data Setup Time	tprs	200	-	-	ns	
Data Hold Time	tprb	65	_	-	ns	


.


* The address/data read cycle is latch address followed by an inactive state then the read command. The address/data write cycle would be the same with the substitution of the write command in place of the read. An inactive state is required between each cycle (or active command).

AY8930


TIMING DIAGRAMS









TIMING DIAGRAMS (Cont.)








* Assume the direction of the I/O port has already been determined via a write to the Enable register (R7A).

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





<u>AY0438-I</u>

32-Segment CMOS LCD Driver

FEATURES

- Drives up to 32 LCD segments of arbitrary configuration
- CMOS process for: wide supply voltage range, low power operation, high noise immunity, wide temperature range
- · CMOS, NMOS and TTL-compatible inputs
- Electrostatic discharge protection on all pins
- · Cascadable
- · On-chip oscillator
- · Requires only three control lines
- Can be used to drive relays, solenoids, print head drives, etc.


APPLICATIONS

- · Industrial displays
- Consumer product displays
- · Telecom product displays
- · Automotive dashboard displays

DESCRIPTION


The AY0438-I is a CMOS LSI circuit that drives a liquid crystal display, usually under microprocessor control. The part acts as a smart peripheral that drives up to 32 LCD segments. It needs only three control lines due to its serial input construction. It latches the data to be displayed and relieves the microprocessor from the task of generating the required waveforms.

The AY0438-I can drive any standard or custom parallel drive LCD display, whether it be field effect or dynamic scattering; 7-, 9-, 14-, or 16-segment characters; decimals; leading + or -; or special symbols. Several AY0438-I devices can be cascaded. The AC frequency of the LCD waveforms can either be supplied by the user or generated by attaching a capacitor to the LCD input, which controls the frequency of an internal oscillator.



PIN CONFIGURATION 40 LEAD DUAL INLINE

		٦	op Vie	w			
	VDD LOAD SEG 32 SEG 31 SEG 30 SEG 28 SEG 27 SEG 26 SEG 24 SEG 23 SEG 24 SEG 23 SEG 22 SEG 21 SEG 19 SEG 18 SEG 15	$ \begin{bmatrix} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 112 \\ 112 \\ 134 \\ 115 \\ 116 \\ 116 \\ 117 \\ 118 \\ 119 \\ 20 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ 110 \\ $		40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21	DAT SEC SEC BP SEC SEC SEC SEC SEC SEC SEC	31 32 33 7 7 4 35 5 4 5 7 8 3 7 8 3 7 8 3 7 8 3 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 7 8 9 8 9	Τ
4 PLC	С						
	000	וחב		44CLOCK 43SEG 1	42 🗋 SEG 2 41 📋 SEG 3	40 🗆 GRND	1
29 7			٠			39	DN/C
28 🗌 8						38	DATA OUT
27 🗌 9						37	
26 10						36 35	SEG 4
25 🗌 11 24 🔲 12						34	
27 L 12						04	F



SEG 11 [SEG 10 [SEG 9 [N/C [

The AY0438-I is available in 40 lead dual-in-line ceramic and plastic packages. Unpackaged dice are also available.

4

SEG

SEG

SEG

SEG

SEG

SEG

SEG 23 13

SEG 22 14

SEG 21 15

SEG 20 16

SEG 19 117

119 22 23 23 23

SEG 18 | SEG 17 | SEG 16 | SEG 15 | SEG 13 | SEG 13 | SEG 12 | 33 🗖 BP


32 🗇 SEG 6

31 SEG 7

30 뉟 SEG 8


29 🗖 N/C

PIN DESCRIPTION			
Pin #	Name	Direction	Description
1	VDD		Supply voltage
2	Load	Input	Latch data from registers
3-29, 32, 33, 37-39	Seg 1-32	Output	Direct drive outputs
30	BP	Output	Backplane drive output
31	LCDΦ	Input	Backplane drive input
34	Data In	Input	Data input to shift register
35	Data Out	Output	Data output from shift register
36	Vss	Ground	Ground
40	Clock	Input	System clock input



OPERATING NOTES

- 1. The shift register loads, shifts, and outputs on the falling edge of the clock.
- 2. A logic 1 on Data In causes a segment to be visible.
- 3. A logic 1 on Load causes a parallel load of the data in the shift register into latches that control the segment drivers.
- 4. If LCDΦ is driven, it is in phase with the backplane output.
- 5. To cascade units, either connect backplane of one circuit to LCDΦ of all other circuits (thus one capacitor provides frequency control for all circuits) or connect LCDΦ of all circuits to a common driving signal. If the former is chosen, tie just one backplane to the LCD and use a different backplane output to drive the LCDΦ inputs. The data can be loaded to all circuits in parallel or else Data Out can be connected to Data In to form a long serial shift register.
- 6 The supply voltage of the AY04381 is equal to half the peak driving voltage of the LCD.
- The LCDΦ pin can be used in two modes, driven or oscillating. If LCDΦ is driven, the circuit will sense this



condition and pass the LCD Φ input to the backplane output. If the LCD Φ pin is allowed to oscillate, its frequency is inversely proportional to capacitance and the LCD drivingwaveforms have a frequency 2⁸ slower than the oscillator itself. The relationship is shown graphically (see Figure 2). The frequency is nearly independent of supply voltage. If LCD Φ is oscillating, it is important to keep coupling capacitance to backplane and segments as low as possible. Similarly, it is recommended that the load capacitance on LCD Φ be as large as is practical.

- 8. There are two obvious signal races to be avoided in this circuit, (1) changing Data In when the clock is falling, and (2) changing Load when the clock is falling.
- The number of a segment corresponds to how many pulses have occurred since its data was present at the input. For example, the data on SEG 17 was input 17 clock pulses earlier.
- 10. It is acceptable to tie the load line high. In this case the latches are transparent. Also, remote control would only require two signal lines, clock and Data In.

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

VDD	0.3V to +12V
Inputs (CLK, Data In, Load)	VCC to VDD +0.3V
LCD	0.3V to VDD +0.3V
Power Dissipation	250mW
Storage Temperature	65°C to +125°C
Operating Temperature Industrial	40°C to +85°C

*Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied. Operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Data labeled "typical" is presented for design guidance only and is not guaranteed.

DC CHARACTERISTICS $V_{DD} = +5V$ unless otherwise not TA = -40°C to +85°C						
Characteristics	Sym	Min	Тур	Max	Units	Conditions
Supply Voltage	VDD	+3.0	-	+10.5	v	
Supply Current	DD	-	25 13	60 30	μΑ μΑ	LCDΦ OSC < 15 kHz LCDΦ OSC < 100Hz
Input High Level Input Low Level Clock, Data, Input Leakage Current Load Input Capacitance	VIH VIL1 VIL2 IL CI	0.5Vdd 0 - -	- - 0.01 -	VDD +0.6 +1.0 ±10 5.0	V V μA pF	VDD = +3.0V VDD = +10.5V VIN = 0V and +5.0V VDD = +5.0V
Segment Output Voltage	Vон Vol	0.8Vdd 0		Vdd 0.1Vdd	v v	IOH = -100μA IOL = 100μA
LCD Φ Input High Level	VIN	0.9Vdd	-	Vdd	v	
LCD	VIL	0	-	0.1Vdd	v	
LCDΦ Input Leakage Current Level	IL.	-	-	10	μA	VIN = 0V and +5.0V VDD = +5.0V


AC CHARACTERISTICS						
Characteristics	Sym	Min	Тур	Max	Units	Conditions
Clock Rate	f	DC	-	1.5	MHz	50% duty cycle
Data Set-up Time	tds	150	-	-	nsec	Data change to Clk falling edge
Data Hold Time	tdh	50	-	-	nsec	
Load Pulse Width	tpw	175	-	-	nsec	
Data Out Prop. Delay	tpd	-	-	500	nsec	CL = 55pF

5

© 1990 Microchip Technology Inc.

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





SECTION 6 DIGITAL SIGNAL PROCESSING PRODUCT SPECIFICATIONS

DSP	Product Portfolio	6-	1
DSP320C10	CMOS Digital Signal Processor (B Version)	6-	5
DSP320C10	Development Tools	6-	23

6





DIGITAL SIGNAL PROCESSORS

DSP Product Portfolio

COMMERCIAL DSP (0° TO 70°)

CMOS DSP - (COMMERCIAL (0° TO	70°)		
Microchip Part Number	Speed (MHz) / TI Part Number	Maximum Instruction Cycle Time (ns)	Internal Mask ROM Version Available	Package
DSP320C10-32/P	15.0 to 32.8	122	X	40L Plastic DIP
DSP320C10-32/L	15.0 to 32.8	122	Х	44L PLCC
DSP320C10-25/P	15.0 to 25.6/ TMS320C10NL-25	156	Х	40L Plastic DIP
DSP320C10-25/L	15.0 to 25.6/ TMS320C10FNL-25	156	Х .	44L PLCC
DSP320C10/P	6.7 to 20.5/ TMS320C10NL	195	X	40L Plastic DIP
DSP320C10/L	6.7 to 20.5/ TMS320C10FNL	195	Х	44L PLCC
DSP320C10-14/P	6.7 to 14.4/ TMS320C10NL-14	277	Х	40L Plastic DIP
DSP320C10-14/L	6.7 to 14.4	277	Х	44L PLCC

INDUSTRIAL DSP (-45° TO +85°C)

CMOS DSP - INDUSTRIAL (-45° TO +85°C)							
Microchip Part Number	Speed (MHz) / Ti Part Number	Maximum Instruction Cycle Time (ns)	Internal Mas ROM Version Available	Package			
DSP320C10-32l/P	15.0 to 32.8	122	x	40L Plastic DIP			
DSP320C10-32I/L	15.0 to 32.8	122	x	44L PLCC			
DSP320C10-25I/P	15.0 to 25.6/ TMS320C10NA-25	156	x	40L Plastic DIP			
DSP320C10-25I/L	15.0 to 25.6/ TMS320C10FNA-25	156	- X	44L PLCC			
DSP320C10I/P	6.7 to 20.5/ TMS320C10NA	195	X	40L Plastic DIP			
DSP320C10I/L	6.7 to 20.5/ TMS320C10FNA	195	X	44L PLCC			

© 1990 Microchip Technology Inc.

6

MILITARY DSP (-55° TO +110°C)


Please refer to the "MILITARY DATA BOOK"

Microchip	DESC SMD Part Number	Speed (MHz) Part Number Number	Maximum TI Part Cycle Time (ns)	Package Instruction	Lead Finish	Internal Masked RON Version
DSP320C10-B/QA	5962-8763301QA	6.7 to 20.5	195	40L Ceramic	Solder	-
		SMJ320C10JDM		Side-Braze		
DSP320C10-B/QC	5692-8763301QC	6.7 to 20.5	195	40L Ceramic	Gold	-
				Side-Braze		
DSP320C10-B/UA	5962-8763301XA	6.7 to 20.5	195	44 Terminal	Solder	-
		SMJ320C10FDM		LCC		1.
DSP320C10-B/UC	5692-8763301XC	6.7 to 20.5	195	44 Terminal LCC	Gold	-
DSP320C10-25B/QA	5962-8763302QA	15.0 to 25.6	156	40L Ceramic	Solder	-
				Side-Braze		
DSP320C10-25B/QC	5962-8763302QC	15.0 to 25.6	156	40L Ceramic	Gold	-
	0001 07 0000140	1010 10 2010	100	Side-Braze	0.010	
DSP320C10-25B/UA	5692-8763302XA	15.0 to 25.6	156	44 Terminal	Solder	-
201 020010 200/01	0002 07 00002/07	13.0 10 23.0	100		Oulder	
DSP320C10-25B/UC	5962-8763302XC	15.0 to 25.6	156	44 Terminal	Gold	-
001 3200 10-230/00	0302-070000EX0	13.0 10 23.0	150	LCC	aulu	
DSP320CF10-25B/QA	5962-8763305QA	6.7 to 25.6	156	40L Ceramic	Solder	
D3F32001 10-23D/QA	3902-07 03303QA	0.7 10 25.0	150	Side-Braze	Soluei	-
DSP320CF10-25B/QC	5962-8763305QC	6.7 to 25.6	156	40L Ceramic	Gold	
D3F3200F10-23D/Q0	5962-676530500	0.7 10 20.0	100	Side-Braze	Gold	-
DSP320CF10-25B/UA	5962-8763305XA	6.7 to 25.6	156	44 Terminal	Solder	
D01 32001 10-230/0A	3302-07 03003AA	0.7 10 23.0	130	LCC	Joidei	
DSP320CF10-25B/UC	5962-8763305XC	6.7 to 25.6	156	44 Terminal	Gold	-
				LCC		
DSP320CM10-B/QA	5962-8763303QA	6.7 to 20.5	195	40L Ceramic	Solder	-
	X			Side-Braze		
DSP320CM10-B/QC	5962-8763303QC	6.7 to 20.5	195	40L Ceramic	Gold	X
				Side-Braze		
DSP320CM10-B/UA	5962-8763303XA	6.7 to 20.5	195	44 Terminal	Solder	-
	х			LCC		
DSP320CM10-B/UC	5962-8763303XC	6.7 to 20.5	195	44 Terminal	Gold	X
				LCC		
DSP320CM10-25B/QA	5962-8763304QA	15.0 to 25.6	156	40L Ceramic	Solder	1.
	X			Side-Braze		
DSP320CM10-25B/QC	5962-8763304QC	15.0 to 25.6	156	40L Ceramic	Gold	X
				Side-Braze		
DSP320CM10-25B/UA	5962-8763304XA	15.0 to 25.6	156	44 Terminal	Solder	-
201 OLOGINTO LODION	X	10.0 10 20.0	100	LCC	CONCO	
DSP320CM10-25B/UC		15.0 to 25.6	156	44 Terminal	Gold	X
201 0200010-200/00	5502 07 0550 4 70	10.0 10 20.0	100		GUIU	^

© 1990 Microchip Technology Inc.

MILITARY DSP (-55° TO +110°C) (CONT.)

Microchip Part Number	DESC SMD Part Number	Speed (MHz) TI Part Number	Maximum Instruction Cycle Time (ns)	Package	Lead Finish
DSP32010-B/QA	5962-8405301QA	6.7 to 20.0	200	40L Ceramic Side-Braze	Solder
DSP32010-B/QC	5692-8405301QC	6.7 to 20.0	200	40L Ceramic Side-Braze	Gold
DSP32010-B/UA	5962-8405301ZA	6.7 to 20.0	200	44 Terminal LCC	Solder
DSP32010-B/UC	5692-8405301ZX	6.7 to 20.0	200	44 Terminal LCC	Gold



6

DIGITAL SIGNAL PROCESSORS

NOTES:



DSP320C10

CMOS Digital Signal Processor

FEATURES

- · 122ns instruction cycle
- · 144 word on-chip data RAM
- ROM-less version DSP320C10
- 1.5K word on-chip program ROM-DSP320CM10
- External memory expansion to a total of 4K words at full speed
- · 16-bit instruction/data word
- · 32-bit ALU/Accumulator
- · 16 x 16-bit multiply in 122ns
- 0 to 15-bit barrel shifter
- · Eight input and eight output channels
- 16-bit bidirectional data bus with a 65Mbps
 transfer rate
- · Interrupt with a full context save
- · Signed two's complement fixed-point arithmetic
- CMOS technology
- Single 5 volt supply
- · Four versions available:

-DSP320C10-14	14.4MHz Clock
-DSP320C10	20.5MHz Clock
-DSP320C10-25	25.6MHz Clock
-DSP320C10-32	32.8MHz Clock

DESCRIPTION

The DSP320C10 is the first low power CMOS member of the Microchip Technology DSP320 family of digital signal processors, designed to support a wide range of high-speed or numeric-intensive applications. This device is a CMOS pin-for-pin compatible version of the industry standard DSP32010 digital signal processor.

The processor has been enhanced to make the Data RAM static with respect to the Reset. Also, the address hold time has been improved to a non-negative value.


This 16/32 bit single-chip microcomputer combines the flexibility of a high-speed controller with the numerical capability of an array processor thereby offering an inexpensive alternative to multichip bit-slice processors. The DSP320 family contains MOS microcomputers capable of executing eight million instructions per second. This high throughput is the result of the comprehensive, efficient, and easily programmed instruction set and of the highly pipelined architecture. Special instructions have been incorporated to speed the execution of digital signal processing (DSP) algorithms.

The DSP320 family's unique versatility and power give the design engineer solutions to a variety of complicated applications. In addition, these microcomputers are capable of providing the multiple functions often required for a single application. For example, the DSP320 family can enable an industrial robot to synthesize and recognize speech, sense objects with radar or optical intelligence, and perform mechanical operations through digital servo loop computations.

40 LEAD DIP		44 PIN PLCC	
A1/PA1 1 40 A0/PA0 12 39 MC/MP 13 38 RS 4 37 INT 5 56 CLKOUT 6 35 X1 17 34 X2/CLKIN 18 33 BTO 19 32 Vss 10 31 D8 111 30 D9 12 29 D10 13 28	A3 A4 A5 A6 CLKOUT A7 X1 B8 X1 MEN X2/CLKIN DEN Bio DEN Bio JWE NC Voc Vsc JA9 Vss JA10 D8	DSP320C10	39 □ A7 38 □ A8 37 □ MEN 36 □ DEN 38 □ WE 34 □ Voc 33 □ A9
D11 C 14 27 D12 I 15 26 D13 C 16 25 D14 C 17 24 D15 C 18 23 D7 C 19 22 D6 C 20 21	D0 D10 D10		32 A10 31 A11 30 D0 29 D1

Preliminary Information

DSP320C10



Name	I/O	Definition	Name	I/O	Definition
A11-A0/ PA2-PA0	Ουτ	External address bus. I/O port address multiplexed over PA2-PA0.	MC/MP	IN	Memory mode select: High selects microcom- puter, low selects microprocessor mode.
BIO	IN	External polling input for bit test and jump operations.	MEN	OUT	Memory enable indicates that D15-D0 will accept external memory instruction
CLKOUT	OUT	System clock output, 1/4 crystal CLKIN frequency.	RS VCC	IN IN	Reset used to initialize device. Power.
D15-D0	1/0	16-bit data bus.		IN	Ground.
DEN	OUT	Data enable indicates the processor	VSS WE	OUT	Write enable indicates valid data on D15-DO.
		accepting input data on D15-D0.	X1	IN	Crystal input.
INT	IN	Interrupt.	X2/CLKIN	IN	Crystal input or external clock input.

DS21037B-2

6-6

© 1990 Microchip Technology Inc.

ARCHITECTURE

The DSP320 family utilizes a modified Harvard architecture for speed and flexibility. In a strict Harvard architecture, program and data memory lie in two separate spaces, permitting a full overlap of the instruction fetch and execution. The DSP320 family's modification of the Harvard architecture allows transfers between program and data spaces, thereby increasing the flexibility of the device. This modification permits coefficients stored in program memory to be read into the RAM, eliminating the need for a separate coefficient ROM. It also makes available immediate instructions and subroutines based on computed values.

The DSP320C10 utilizes hardware to implement functions that other processors typically perform in software. For example, this device contains a hardware multiplier to perform a multiplication in a single 122ns cycle. There is also a hardware barrel shifter for shifting data on its way into the ALU. Finally, extra hardware has been included so that auxiliary registers, which provide indirect data RAM addresses, can be configured in an auto increment/decrement mode for single-cycle manipulation of data tables. This hardware-intensive approach gives the design engineer the type of power previously unavailable on a single chip.

32-bit ALU/Accumulator

The DSP320C10 contains a 32-bit ALU and accumulator that support double-precision arithmetic. The ALU operates on 16-bit words taken from the data RAM or derived from immediate instructions. Besides the usual arithmetic instructions, the ALU can perform Boolean operations, providing the bit manipulation ability required of a high-speed controller.

Shifters

A barrel shifter is available for left-shifting data 0 to 15 places before it is loaded into, subtracted from, or added to the accumulator. This shifter extends the high-order bit of the data word and zero-fills the low-order bits for two's complement arithmetic A second shifter left-shifts the upper half of the accumulator 0, 1, or 4 places while it is being stored in the data RAM. Both shifters are very useful for scaling and bit extraction.

16 x 16-bit Parallel Multiplier

The DSP320C10's multiplier performs a 16 x 16-bit, two's complement multiplication in one 122ns instruction cycle. The 16-bit T Register temporarily stores the multiplicand; the P Register stores the 32-bit result. Multiplier values either come from the data memory or are derived immediately from the MPYK (multiply immediate) instruction word. The fast on-chip multiplier allows the DSP320C10 to perform such fundamental operations as convolution, correlation, and filtering at a very high rate.

Program Memory Expansion

The DSP320C10 is equipped with a 1536-word ROM which can be mask-programmed at the factory with a customer's program. It can also execute from an additional 2560 words of off-chip program memory at full speed. This memory expansion capability is especially useful for those situations where a customer has a number of different applications that share the same subroutines. In this case, the common subroutines can be stored on-chip while the application specific code is stored off-chip.

The DSP 320C10 can operate in either of the following memory modes via the MC/MP pin:

Microcomputer Mode (MC)—Instruction addresses 0-1535 fetched from on-chip ROM. Those with addresses 1536-4095 fetched from off-chip memory at full speed.

Microprocessor Mode ($\overline{\text{MP}}$)—Full speed execution from all 4096 off-chip instruction addresses.

The ability of the DSP320C10 to execute at full speed from off-chip memory provides important benefits:

- Easier prototyping and development work than is possible with a device that can address only onchip ROM
- Purchase of a standard off-the-shelf product rather than a semi-custom mask-programmed device
- Ease of updating code
- Execution from external RAM
- Downloading of code from another microprocessor
- Use of off-chip RAM to expand data storage capability

Input/Output

The DSP320C10's 16-bit parallel data bus can be utilized to perform I/O functions at burst rates of 65 million bits per second. Available for interfacing to peripheral devices are 128 input and 128 output bits consisting of eight 16-bit multiplexed input ports and eight 16-bit multiplexed output ports. In addition, a polling input for bit test and jump operations (BIO) and an interrupt pin (INT) have been incorporated for multi-tasking.

Interrupts and Subroutines

The DSP320C10 contains a four-level hardware stack for saving the contents of the program counter during interrupts and subroutine calls. Instructions are available for saving the DSP320C10's complete context. The instructions, PUSH stack from accumulator, and POP stack to accumulator permit a level of nesting restricted only by the amount of available RAM. The interrupts used in the DSP320C10 are maskable.

INSTRUCTION SET

The DSP320C10's comprehensive instruction set supports both numeric-intensive operations, such as signal processing, and general purpose operations, such as high-speed control. The instruction set, explained in Tables 1 and 2, consists primarily of single-cycle singleword instructions, permitting execution rates of up to eight million instructions per second. Only infrequently used branch and I/O instructions are multicycle.

The DSP320C10 also contains a number of instructions that shift data as part of an arithmetic operation. These all execute in a single cycle and are very useful for scaling data in parallel with other operations.

Three main addressing modes are available with the DSP320C10 instruction set: direct, indirect, and immediate addressing.

Direct Addressing

In direct addressing, seven bits of the instruction word concatenated with the data page pointer form the data memory address. This implements a paging scheme in which the first page contains 128 words and the second page contains 16 words. In a typical application, infrequently accessed variables, such as those used for servicing an interrupt, are stored on the second page. The instruction format for direct addressing is shown below.

15 14 13 12 11 10 9 8	7	6	5	4	3	2	1	0
OPCODE	0			DN	ΛA			

Bit 7 = 0 defines direct addressing mode. The opcode is contained in bits 15 through 8. Bits 6 through 0 contain data memory address.

The seven bits of the data memory address (DMA) field can directly address up to 128 words (1 page) of data memory. Use of the data memory page pointer is required to address the full 144 words of data memory.

Direct addressing can be used with all instructions requiring data operands except for the immediate operand instructions.

Indirect Addressing

Indirect addressing forms the data memory from the least significant eight bits of one of two auxiliary registers, AR0 and AR1. The auxiliary register pointer (ARP) selects the current auxiliary register. The auxiliary registers can be automatically incremented or decremented in parallel with the execution of any indirect instruction to permit single-cycle manipulation of data tables. The instruction format for indirect addressing is as follows:

15 14 13 12 11 10 9	8	7	6	5	4	3	2	1	0
OPCODE		1	0	I N C	D E C	N A R	0	0	A R P

Bit7 = 1 defines indirect addressing mode. The opcode is contained in bits 15 through 8. Bits 7 through 0 contain indirect addressing control bits.

Bit 3 and bit 0 control the Auxiliary Register Pointer (ARP). If bit 3 = 0, then the content of bit 0 is loaded into the ARP. If bit 3 = 1, then content of ARP remain unchanged. ARP = 0 defines the contents of AR0 as memory address. ARP = 1 defines the contents of AR1 as memory address.

Bit 5 and bit 4 control the auxiliary registers. If bit 5 = 1, then the ARP defines which auxiliary register is to be incremented by 1. If bit 4 = 1, then the ARP defines which auxiliary register is to be decremented by 1. If bit 5 or bit 4 are zero, then neither auxiliary register is incremented or decremented. Bits 6, 2 and 1 are reserved and should always be programmed to zero.

Indirect addressing can be used with all instructions requiring data operands, except for the immediate operand instructions.

Immediate Addressing

The DSP320C10 instruction set contains special "immediate" instructions. These instructions derive data from part of the instruction word rather than from the data RAM. Some very useful immediate instructions are multiply immediate (MPYK), load accumulator immediate (LACK), and load auxiliary register immediate (LARK).

INSTRUCTION SET SUMMARY

r

TABLE	1 - INSTRUCTION SYMBOLS
Symbol	Meaning
ACC	Accumulator
D	Data memory address field
I	Addressing mode bit
к	Immediate operand field
PA	3-bit port address field
R	1-bit operand field specifying auxiliary register
S	4-bit left-shift code
х	3-bit accumulator left-shift field

Mne-		Numb					Op	oCo	de	- In	stru	ctio	n R	egis	ster				
nonic	Description	Cycles	Words	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
ABS	Absolute value of accumulator	1	1	0	1	1	1	1	1	1	1	1	0	0	0	1	0	0	
ADD	Add to accumulator with shift	1	1	0	0	0	0	←		- S	>	1	←			D -			
	Add to high-order accumulator bit	ts 1	1	0	1	1	0	0	0	0	0	1	←			D -			
ADDS	Add to accumulator with no sign extension	1	1	0	1	1	0	0	0	0	1	I	<u> </u>			D-			
AND	AND with accumulator	1	1	0	1	1	1	1	0	0	1	1	←			D-			
_AC	Load accumulator with shift	1	1	0	0	1	0	←		- S -	→	1	(D -			
ACK	Load accumulator immediate	1	1	0	1	1	1	1	1	1	0	←				K			-
DR	OR with accumulator	1	1	0	1	1	1	1	0	1	0	1.1	←			D -			-
SACH	Store high-order accumulator bits with shift	1	1	0	1	0	1	1	<u> </u>	X	\rightarrow	I	<u> </u>			D -			
SACL	Store low-order accumulator bits	1	1	0	1	0	1	0	0	0	0	I.	←			D -			_
SUB	Subtract from accumulator with shift	1	1	0	0	0	1	←		S	→	I	<u> </u>			D -			-
SUBC	Conditional subtract (for divide)	1	1	0	1	1	0	0	1	0	0	1	·						
SUBH	Subtract from high-order	1	1	0	1	1	0	0	0	1	0	1	←			D -			
SUBS	Subtract from accumulator with no sign extension	1	1	0	1	1	0	0	0	1	1	I	<u> </u>			D-			-
KOR	Exclusive OR with accumulator	1	1	0	1	1	1	1	0	0	0	1	←			D -			
AC	Zero accumulator	1	1	0	1	1	1	1	1		1	1	0	0	0	1	0	0	
ZALH	Zero accumulator and load high-order bits	1	1	0	1	1	0	0	1	0	1	I	<u> </u>			D-			
ZALS	Zero accumulator and load low-order bits with no sign extension	1	1	0	1	1	0	0	1	1	0	I	<u> </u>			D-			-

DSP320C10

INSTRUCTION SET SUMMARY (CONT.)

TABLE 2 (CONT.) - AUXILIARY REGISTER AND DATA PAGE POINTER INSTRUCTIONS

Mne-		Numi					0	pCo	ode	- In	stru	ictic	on R	legi	ster				
monic	Description	Cycles	Words	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	• 0
LAR	Load auxiliary register	1	1	0	0	1	1	1	0	0	R	1	<i>←</i>			D			\rightarrow
LARK	Load auxiliary register immediate	1	1	0	1	1	1	0	0	0	R	←				к			\rightarrow
LARP	Load auxiliary register pointer immediate	1	1	0	1	1	0	1	0	0	0	1	0	0	0	0	0	0	ł
LDP	Load data memory page pointer	1	1	0	1	1	0	1	1	1	1	1	←			D			
LDPK	Load data memory page pointer immediate	1	1	0	1	1	0	1	1	1	0	0	0	0	0	0	0	0	
MAR	Modify auxiliary register and poin	ter 1	1	0	1	1	0	1	0	0	0	1	←			D			
SAR	Store auxiliary register	1	1	0	0	1	1	0	0	0	R	1	←			D			

TABLE 2 (CONT.) - BRANCH INSTRUCTIONS

Mne-		Numb		OpCode - Instruction Register															
monic	Description	Cycles	woras	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
в	Branch unconditionally	2	2	1	1	1	1 0	1 ←	0	0	1 - B	0 RAN	0 ICH		0 RES	0 S—	0	0	0
BANZ	Branch on auxiliary register not zero	2	2	1	1 0	1 0	1	0 ←	1	0	0 - В		0 ICH	0 ADD	0 RES	0 S—	0	0 →	0
BGEZ	Branch if accumulator ≥ 0	2	2	1 0	1 0	1 0	1 0	1 ←	1	0	1 - B	0 RAN	0 ICH	0 ADD	0 RES	0 s—	0	0 →	0
BGZ	Branch if accumulator > 0	2	2	1 0	1 0	1 0	1 0	1 ←	1	0	0 - B	0 RAN	0 ICH	0 ADD	0 RES	0 s—	0	0 —→	0
BIOZ	Branch on $\overline{BIO} = 0$	2	2	1	1 0	1 0	1 0	0 (1	1	0 - B		0 ICH	0 ADD	0 RES	0 S—	0	۰0 	0
BLEZ	Branch if accumulator ≤ 0	2	2	1	1	1	1	1 ←	0	1	1 - B		0 ICH	0 ADD	0 RES	0 S—	0	0	0
BLZ	Branch if accumulator < 0	2	2	1	1	1	1	1 ←	0	1	0 - B	0 RAN	0 ICH	0 ADD	0 RES	0 S—	0	0 →	0
BNZ	Branch if accumulator $\neq 0$	2	2	1	1	1	1	1	1	1	0 - B		0 ICH	0 ADD	0 BES	0 S—	0	0	0
BV	Branch on overflow	2	2	1	1 0	1	1	0 ¢	1	0	1 - B	0 RAN	0 0	0 ADD	0 RES	0 S—	0	0 →	0
BZ	Branch if accumulator = 0	2	2	1	1	1	1	i ć	1	1	1	0	0		0	0	0	0 →	0
CALA	Call subroutine from accumulate	or 2	1	Ő	1	1	1	1	1	1	1	1	0	0	0	1	1	0	0
CALL	Call subroutine immediately	2	2	1	1 0	1 0	1	1	0	0	0 - B		лСН 0	0 ADD	0 BES	0	0	0	0
RET	Return from subroutine or interrupt routine	2	1	Ő	1	1	1	ì	1	1	1	1	0	0	0	1	1	Ó	1

INSTRUCTION SET SUMMARY (CONT.)

Mne-			per of				O	oCo	de	- In	stru	ictic	on R	egis	ster				
monic	c Description	Cycles	Words	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	C
APAC	Add P register to accumulator	1	1	0	1	1	1	1	1	1	1	1	0	0	0	1	1	1	1
LT	Load T register	1	1	0	1	1	0	1	0	1	0	1	←			D			
LTA	LTA combines LT and APAC into one instruction	1	1	0	1	1	0	1	1	0	0	1	<u> </u>			D			
LTD	LTD combines LT, APAC, and DMOV into one instruction	1	1	0	1	1	0	1	0	1	1	I	<u> </u>			D			;
MPY	Multiply with T register, store product in P register	1	1	0	1	1	0	1	1	0	1	I	←			D			;
MPYK	Multiply T register with immediate operand; store product in P register		1	1	0	0	←-						κ-						→
PAC	Load accumulator from P register		1	0	1	1	1	1	1	1	1	1	0	0	0	1	1	1	,
SPAC	Subtract P register from accumulator	1	1	0	1	1	1	1	1	1	1	1	0	0	0 1	0	0	0	

TABLE 2 (CONT.) - CONTROL INSTRUCTIONS

Mne-		Numl		OpCode - Instruction Register															
monic	Description	Cycles	Words	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DINT	Disable interrupt	1	1	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	1
EINT	Enable interrupt	1	1	0	1	1	1	1	1	1	1	1	0	0	0	0	0	1	0
LST I	Load status register	1	1	0	1	1	1	1	0	1	1	1	←			D			→
NOP I	No operation	1	1	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0
POP	POP stack to accumulator	2	1	0	1	1	1	1	1	1	1	1	0	0	1	1	1	0	1
PUSH I	PUSH stack from accumulator	2	1	0	1	1	1	1	1	1	1	1	0	0	1	1	1	0	0
ROVM I	Reset overflow mode	1	1	0	1	1	1	1	1	1	1	1	0	0	0	1	0	1	1
SOVM 3	Set overflow mode	1	1	0	1	1	1	1	1	1	1	1	0	0	0	1	0	1	1
SST :	Store status register	1	1	0	1	1	1	1	1	0	0	1	←			D	<u>.</u>		\rightarrow

TABLE 2 (CONT.) - I/O AND DATA MEMORY OPERATIONS

Mne-			ber of		OpCode - Instruction Register														
monic	Description	Cycles	Words	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DMOV	Copy contents of data memory	1	1	0	1	1	0	1	0	0	1	1	<i>←</i>			D			→
IN	Input data from port	2	1	0	1	0	0	0	-	PA	\rightarrow	I.	←			D			→
OUT	Output data to port	2	1	0	1	0	0	1	←	PA	\rightarrow	1	←-			D			→
TBLR	Table read from program memory to data RAM	3	1	0	1	1	0	0	1	1	1	ł	<u> </u>			D			\rightarrow
TBLW	Table write from data RAM to program (external only)	3	1	0	1	1	1	1	1	0	1	I	←			D			→

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings*

Over specified temperature range (unless otherwise noted)**
Supply voltage, Vcc0.3V to 7V
All input voltages0.3V to 7V
Output voltage0.3V to 7V
Continuous power dissipation:
DSP320C10 (0° to +70°C)0.3W
DSP320C10I (-40° to +85°C)0.36W
DSP320C10-25 (0° to +70°C)0.35W
DSP320C10I-25 (-40° to +85°C)0.4W
Air temperature range above operating device:
- Commercial0° C to 70° C
- Industrial40° C to 85° C
Storage Temperature Range55° C to 150° C
Junction Temperature (TJ)165° C

**Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied - operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


Data labeled "typical" is presented for design guidance only and is not guaranteed.


*Vcc = 5V. TA = 25° C

DC CHARACTERISTICS

	DC	P3200	240	nep	320C1	0.14	Dep	320C1	0.05	Dep	320C1	0 22		· · · · · · · · · · · · · · · · · · ·
Characteristics	05	P3200	510	DSP	32001	0-14	DSP	3200	0-25	USP	32001	0-32	Unit	Conditions
· · · ·	Min	Nom*	Max	Min	Nom*	Max	Min	Nom*	Max	Min	Nom*	Max		
Supply voltage, Vcc	4.5	5.0	5.5	4.5	5.0	5.5	4.5	5.0	5.5	4.5	5.0	5.5	V	
Supply voltage, Vss	-	0	-	—	0	-	-	0	—	-	0	-	v	
High-level input voltage, Vін - All inputs except CLKIN	2.0	_	_	2.0		_	2.0			2.0	_	_	v	
- CLKIN	.65Vcc	-		.65Vcc	—		.65Vcc	-	—	.65Vcc	-	_	V.	1.2 A
Low-level input voltage, VIL (all inputs)	-	-	0.8	-	-	0.8	-	-	0.8	-	_	0.8	v	
High-level output voltage Voн	Vcc4			Vcc4		_	Vcc4 2.4		-	Vcc4			V V	Іон = 20µА Іон = 300µА
	2.4	-	-	2.4	-		2.4	-	-	2.4		-	V	IOH = 300μA
Low-level output voltage, VoL	-		0.4	-	-	0.4	-	-	0.4	-	-	0.4	V	Iol = 2mA
Off-state output current, loz	_		20 -20	-		20 -20		_	20 -20	=	_	20 -20	μΑ μΑ	Vcc = 5.5V Vo = Vcc4V
Input current, li		-	±50	-	_	±50	-	_	±50	-	_	±50	μA	
Supply current, Icc (tested w/clocks running & part in reset)	—	_	50		.—	50			55		-	65	mA	Vcc = 5.5V
Input capacitance, Cı - Data bus - All others	-	25 15		-	25 15	-		25 15	- -	-	25 15	-	pF pF	
Output capacitance, Co · Data bus · All others	-	25 10	-	-	25 10	-	-	25 10	-	-	25 10	-	pF pF	f = 1MHz, all other pins 0V

PARAMETER MEASUREMENT INFORMATION






DSP320C10

CLOCK

The DSP320C10 can use either its internal oscillator or an external frequency source for a clock.

INTERNAL CLOCK OPTION

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (See Figure 1). The frequency of CLKOUT is one-fourth the crystal fundamental frequency.



The crystal should be fundamental mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1mW, and be specified at a load capacitance of 20pF.

EXTERNAL CLOCK OPTION

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected.

The external frequency injected must conform to the specifications listed in the table below.

CLOCK FREQUENCIES

Characteristics	Sym	Min	Nom	Max	Unit	Temperature Range Conditions
DSP320C10 Crystal frequency	fx	6.7		20.5	MHz	I, C
DSP320C10-14 Crystal frequency	fx	6.7		14.4	MHz	I, C
DSP320C10-25 Crystal frequency	fx	6.7	- 1	25.6	MHz	I, C
DSP320C10-32 Crystal frequency	fx	6.7	_	32.8	MHz	I, C
C1,C2			10	_	pf	I, C

CLOCK (CONT.)


CLOCK AC CHARACTERISTICS

Timing requirements/Switching Characteristics over Recommended Operating Conditions

TA (Commercial) = 0° to 70° C TA (Industrial) = -40° to 85° C Vcc = 5V + 10%, Vss = 0V

		DSP	3200	C10	DSP	320C	10-14	DSP3	320C	10-25	DSP3	20C1	0-32		
Characteristics	Sym	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	Unit	Conditions
Master clk cycle time	Tc(MC)	48.78	-	150	69.50	-	150	39	-	150	30.5	-	150	ns	Note 1
Rise time mast. clk in.	Tr(MC)		5	10*		5	10*	-	4	8*	_	3	6*	ns	
Fall time mast. clk in.	Tf(MC)	-	5	10*	-	5	10*	_	4	8*		3	6*	ns	
Pulse dur. mast. clk low, Tc(MC) = 70ns	Tw(MCL)	14*	20	_	14*	20	. —	12*	16	_	8*	12	_	ns	
Pulse dur. mast clk high, Tc(MC) = 70ns	Tw(MCH)	14*	20	-	14*	20		12*	16		8*	12	_	ns	
Pulse dur. mast clk	Tw(MCP)	0.4Tc(C)*	-	0.6Tc(C)*	0.4Tc(C)*	-	0.6Tc(C)*	0.45Tc(C)*	-	0.55Tc(C)*	0.45Tc(C)*	-	0.55Tc(C)*	ns	
CLKOUT cycle time	Tc(C)	195.12	-	-	277.80	-	_	156	-	-	122	-	-	ns	
CLKOUT rise time	Tr(C)	_	10	_	-	10		-	10	_	-	4	-	ns	
CLKOUT fall time	Tf(C)	-	8	_	-	8	_	-	8		_	. 7		ns	
Pls. dur., CLKOUT low	Tw(CL)	I	92		-	131		-	74		_	57	-	ns	See Fig 2
Pls.dur., CLKOUT high	Tw(CH)	-	90		-	129		—	72	—		54	_	ns	
Delay time to CLKIN↑ to CLKOUT↓ (Note 2)	Td(MCC)	10	_	60	10	_	60	10	_	50	10	_	50	ns	

Note: (1) TC(C) is the cycle time of CLKOUT. i.e., 4*TC(MC) (4 times CLKIN cycle time if an external oscillator is used) (2) *These values were derived from characterization data and are not tested or guaranteed.



MEMORY AND PERIPHERAL INTERFACE TIMING

MEMORY AND PERIPHERAL INTERFACE - AC CHARACTERISTICS

Over recommended operating conditions		· · · · · · · · · · · · · · · · · · ·			,	
Characteristics	Sym	Min	Тур	Max	Unit	Conditions
Delay time CLKOUT \downarrow to address bus valid (see note)	Ta1	10*	—	38	ns	See Figure 2
Delay time CLKOUT↓ to MEN↓	Td2	1/4Tc(C) -5*	-	1/4Tc(C) +12	ns	
Delay time CLKOUT↓ to MEN↑	Td3	-8*	-	12	ns	
Delay time CLKOUT↓ to DEN↓	Td4	1/4Tc(C) -5*	-	1/4Tc(C) +12	ns	
Delay time CLKOUT↓ to DEN↑	Td5	-8*	-	12	ns	
Delay time CLKOUT \downarrow to $\overline{WE}\downarrow$	Td6	1/2Tc(C) -5*	_	1/2Tc(C) +12	ns	
Delay time CLKOUT↓ to WE↑	Td7	-8*	-	12	ns	
Delay time CLKOUT↓ to data bus OUT valid	Td8	_	_	1/4Tc(C) +40	ns	
Time after CLKOUT \downarrow that data bus starts to be driven	Td9	1/4Tc(C) - 5*	-		ns	
Time after CLKOUT \downarrow that data bus stops being driven	Td10	_	-	1/4Tc(C) +30*	ns	
Data bus OUT valid after CLKOUT \downarrow	Τv	1/4Tc(C) - 10			ns	
Delay time $\overline{\text{DEN}}\uparrow$, $\overline{\text{MEN}}\uparrow$ and $\overline{\text{WE}}\uparrow$ from $\overline{\text{RS}}\downarrow$	Td11	-		Tc(C) + 50*	ns	
Setup time data bus valid prior to CLKOUT \downarrow $\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!$	Tsu(D)	38	-	_	ns	
Hold time data bus held valid after <code>CLKOUT</code> \downarrow	Th(D)	0		_	ns	
Address bus setup time prior to $\overline{\text{MEN}}\downarrow$ or $\overline{\text{DEN}}\downarrow$	Tsu (A-MD)	1/4Tc(C) -35	_		ns	
Address bus hold after \overline{WE} \uparrow , \overline{MEN} \uparrow or \overline{DEN} \uparrow	Th(A-WMD)	5	-		ns	
Address bus setup time prior to $\overline{\text{WE}} \downarrow$	Tsu(A-WE)	1/2Tc(C) -34	-	· _	ns	
Data bus setup time prior to $\overline{WE}\downarrow$	Tsu(D-WE)	1/4Tc(C) -32			ns	
Data bus hold after WET	Th(D-WE)	1/4Tc(C) -18	-		ns	
External memory access time	Tacc	— .	-	Tc(C) - 69	ns	
External memory output enable time	Toe		_	3/4 Tc(C) - 40	ns	


*These values were derived from characterization data and are not tested.

Note: 1. Address bus will be valid upon $\overline{WE}\uparrow$, $\overline{DEN}\uparrow$, or $\overline{MEN}\uparrow$.


2. Data may be removed from the data bus upon $\overline{\text{MEN}}\uparrow$ or $\overline{\text{DEN}}\uparrow$ preceding CLKOUT


6-16

MEMORY AND PERIPHERAL INTERFACE TIMING (CONT.)




INSTRUCTION TIMING DIAGRAMS (CONT.)






6-18

INSTRUCTION TIMING DIAGRAMS (CONT.)






RESET (RS) TIMING

DECET	TIMING	*	CHAD	ACTEDI	CTICC
RESEI	INNING	AC	CHAR		31163

Timing requirements over recommended operating conditions

Characteristics	Sym	Min	Nom	Max	Unit	Conditions
Reset (RS) setup time prior to CLKOUT. See notes 1-4. DSP320C10-32	Tsu(R)	38		_	ns	
RS pulse duration	Tw(R)	5Tc(C)		_	ns	
Delay time DEN↑, WE↑, and MEN↑ from RS↓	Td11	—		Tc(C) + 50*	ns	See Figure 2
Data bus disable time after \overline{RS}	Tdis(R)		_	3/4Tc(C) + 120*	ns	

Note: RS can occur anytime during a clock cycle. Time given is minimum to ensure synchronous operation. *These values were derived from characterization data and are not tested.




Notes:

- 1. RS forces DEN, WE, and MEN high and tristates data bus DO through D15. AB outputs (and program counter) are synchronously cleared to zero after the next complete CLK cycle from RS↓.
- 2. RS must be maintained for a minimum of five clock cycles.
- 3. Resumption of normal program will commence after one complete CLK cycle from RS1.
- Due to the synchronizing action on RS, time to execute the function can vary dependent upon when RS↑ or RS↓ occur in the CLK cycle.
- 5. Diagram shown is for definition purpose only. DEN, WE, and MEN are mutually exclusive.
- 6. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.
- 7. During a write cycle, RS may produce an invalid write address.

INTERRUPT (INT) TIMING


INTERRUPT TIMING AC CHARACTERISTICS Timing requirements over recommended operating conditions * These values are not tested									
Characteristics	Sym	Min	Nom	Max	Unit	Conditions			
Fall time INT	Tf(INT)		-	15*	ns				
Pulse duration INT	Tw(INT)	Tc(C)	-		ns				
Setup time $\overline{INT}\downarrow$ before CLKOUT \downarrow	Tsu(INT)	38	-		ns				



I/O (BIO) TIMING


I/O (BIO) AC CHARACTERISTICS

Timing requirements over recomme	* These values are not tested					
Characteristics	Sym	Min	Nom	Max	Unit	Conditions
Fall time BIO	Tf(IO)		_	15*	ns	
Pulse duration BIO	Tw(IO)	Tc(C)	-		ns	
Setup time $\overline{\text{BIO}}\downarrow$ before CLKOUT \downarrow	Tsu(IO)	38	-		ns	



SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





APPLICATION NOTES

DSP320C10 DIGITAL SIGNAL PROCESSOR SUPPORT TOOLS

Introduction

The following information relates to the support tools available for Microchip's DSP320C10 Digital Signal Processor. A brief description of each tool is provided along with the availability and prices. A part number is assigned for each product and this number should be used when ordering.

For more information, please contact your local Microchip sales office. Microchip reserves the rights to change the specifications of each system without notice.

Systems & Tools

Hardware Tools:

Please contact your local sales office or factory for a list of third party support products. These include in-circuit emulators, EVM boards and other plug in modules.

Software Tools:

Product	Function
C10ASM	A cross assembler and linker with macro capabilities for DSP320C10. Various computer systems are supported.
C10SIM	A software instruction level simulator of DSP320C10. Available on various computer systems.

Please contact your local sales office or factory for a list of third party support products. These include assemblers/linkers, filter design packages and other DSP libraries.

6

DSP320C10 SUPPORT TOOLS

C10ASM (ASSEMBLER/LINKER)

Description

This is a cross assembler which converts the source code to object code for Microchip's DSP320C10 series of 16-bit digital signal processors. A linker is also provided for combining separately assembled modules into one or more object modules. Multiple object code format is provided and supports formats required by all other Microchip's development systems. One of the output format is 8 bit Intel hex format. Under this format two separate files with high bytes in one and low bytes in another file are produced. This eases programming 8 bit wide EPROMs.

Functional Features

- Absolute and Relocatable addressing.
- Conditional assembly.
- Macro capability.
- External Symbol Reference.
- Multiple Object code formats.
- · Combines separately assembled modules into one or more object modules.
- External Symbol resolution.
- ROM/RAM partitioning.
- Object code libraries and Multiple Object code formats.

Minimum Host Requirements :

- MS-DOS -- 512k RAM.
- VAX/VMS.

Part Number & Ordering Information

•	C10ASM-DS	C10 Assembler/Linker for MS-DOS systems/IBM compatibles
•	C10ASM-VS	C10 Assembler/Linker for DEC VAX/VMS

C10SIM (SIMULATOR)

Description

This is a software simulator simulating the DSP320C10 series. The simulator accepts any object code format generated by Microchip's cross assembler, and aids in debugging and testing microcode. Algorithms and software development can be executed without waiting for silicon and other hardware. Since the simulator is totally under software control, the user has a lot more control in execution of his code through complex breakpoints, trace, single stepping, viewing/modifying. Various signals, memory locations and registers can be viewed very easily. Signals can be injected or captured from/to files by redirecting the I/O port to files, and then be analyzed by other software.

Functional Features

- Instruction Boundary Simulation
- Three execution modes (execute until break condition, trace and single stepping).
- Flexible breakpoints : On Instruction acquisition, error conditions, data conditions and maskable memory read/write.
- · Watch/modify registers and memory locations.
- 128 instruction trace buffer (can be output to a file).
- Continuous trace mode
- · Symbolic debug and symbolic disassembler.
- File associated port I/O.
- Programmable interrupts.
- Friendly user interface that can constantly display registers and memory on screen.
- Input/Output Radix can be Hex, decimal or Octal.

Part Number & Ordering Information

•	C10SIM-DS	C10 Simulator for MS-DOS systems/IBM compatibles
•	C10SIM-VS	C10 Simulator for DEC VAX/VMS

6

NOTES:



SECTION 7 QUALITY AND RELIABILITY

QA	Quality Without Compromise	1
27Cxxx	EPROM Plastic Package Reliability Bulletin7-	11

7





Quality Without Compromise

A CORPORATE COMMITMENT

Raising the quality level of Microchip's products and services is a performance alliance built with customers and suppliers.

Total quality improvement and quality awareness is powered by company-wide participation.

Meeting a customer's expectations is where quality commitment begins. The resolve to continuously improve as a supplier never ends.

THE CHALLENGE OF COMPLEXITY

Integrating An Ideal

Microchip's quality programs and business plan are vertically integrated and touch all levels of the company. From the top down the President and CEO actively leads and audits programs to ensure continuous improvement is a perpetual process. Quality teams work from the bottom up to improve performance at every department level. Incorporating quality improvement objectives into the business plan creates a unity of purpose and mandates that the two merge as one measurement.

Determination To Be The Best

Through statistical management and the use of statistical tools, a framework is built for becoming a continuously improving supplier. The programs put in place are to become the foundation for success. 7

PROCESS TECHNOLOGY

EEPROM Technology

Microchip's CMOS floating gate EEPROM technology produces a non-volatile memory cell by storing or removing charge from the floating gate. Charge is transferred bidirectionally to the floating gate by Fowler-Nordheim tunneling through a sub-10 nm oxide over the drain of the transistor. This technology produces a memory cell with a guaranteed endurance of > 10⁴ which can be erased automatically and byte written in-situ in a system, all in 1 ms.

EPROM Technology

The CMOS EPROM technology produces a non-volatile memory cell by storing or removing charge from a selfaligned floating gate. Electrons are provided to the floating gate via hot electron injection from the drain depletion region, and are removed by radiation from a high intensity UV source. This memory cell is guaranteed to have an endurance of >100. Programming is done off-line using an EPROM programmer and block erasing accomplished with a high intensity UV source through the package window.

SNOS Technology

Microchip's SNOS EEPROM technology produces a non-volatile memory cell which stores or removes charge from the nitrite/oxide interface by electron tunneling through a sub-5 nm oxide under the nitride. This cell is guaranteed to have an endurance >10⁴. Individual bytes can be written in-situ in a system at 30 ms but due to layout design constraints, a circuit can only be block erased.

Microcontroller and Logic

Logic Products use an N-well CMOS technology. Depending on functionality and/or performance requirements, however, different variations of the CMOS process are used. These include ROM, EPROM or EEPROM and use of single or double level metallization. Two levels of polysilicon are used for EPROM, EEPROM or capacitors (in analog circuits).

Oxide spacers are used to obtain DDD (Double Diffused Drains) and titanium is used for polycide formation for low resistance poly lines. The process uses a 250 Å gate-oxide thickness and 550 Å interpoly oxide thickness. Boron and Phosphorous plugs are used for N-contacts and P-contacts to prevent junction spiking.

QUALITY

Design For Quality And Reliability

Product reliability is designed into all Microchip processes and products. Design margins are established to guarantee every product can be produced economically, error-free and within the tolerances of the manufacturing process. Design committee members representing manufacturing, engineering, quality and product divisions ensure that exacting standards are met for each specific product.

Documentation And Procurement Specifications

Microchip's positive documentation control program assures the correct and current document always is available at the point of use. Active documents are revision coded and serialized. Procurement specifications bear the same requirements. These positive document control procedures, which are common in the industry for military and high reliability products, are employed by Microchip, system wide.

In Line Controls And Process Assessment

Product integrity is assured by samplings and inspection plans performed in line. This enables Microchip to control and improve product quality levels as product moves through the manufacturing operation. Microchip's acceptance sampling plans in assembly emphasize the attempt to eliminate defective product as it is discovered. Acceptance and sampling plans follow MIL-STD-883C procedures where applicable.

To determine whether a process is within normal manufacturing variation, statistical techniques are put to work at selected process steps. In-process controls are performed by operators in the wafer fabrication and assembly operations. Operators take immediate corrective action if a process step is out of its control limit. Through these in-line controls the true capability of a process is assured and data to guide continuous improvement is generated. (See Appendix A - Controls)

Material controls prevent defective piece parts from getting into the line. Microchip's assembly material control sample plan is typical of the emphasis placed on safeguards. (See Appendix B - Material Controls)

Testing For Margin

Microchip conducts a product's initial test under stringent requirements. All quality assurance tests are run to tighter limits than customer specifications. As part of an out going quality assurance program, most products are tested at least two machine tolerances tighter than those specified by the customer. Margin testing accounts for normal tolerances of any particular test system and provides customers with the assurance that Microchip's products meet a customer's specifications.

Variation From Expectation

Microchip works to make variation from target as small as possible. The better process is the one that holds the narrowest dispersion. Presently Microchip uses electrical screens to help eliminate short term failures. The long term program of total quality improvement emphasizes continuous improvement.

Individuals in all departments are encouraged to analyze the methods employed at their positions and formulate plans to improve performance. Because a customer could receive part of every mistake, definitive programs are continuously formulated at all working levels, designed to eliminate mistakes and contain error.

Outgoing Quality

Quality Control samples all outgoing product from Microchip final testing.

RELIABILITY

Process Qualification

No priority is more important than the one where processes under which Microchip products are built operate without fail. Engineers labor under strict guidelines to ensure tests of sample lots are precise and reliable. Exacting internal specifications demand every product used to qualify a process endure an accelerated life test. EPROMs, EEPROMs, and Logic Products are stressed beyond normal use limits when undergoing high temperature reverse bias, operating life, and retention bake tests.

Package Qualification

Package qualification measures a component's ability to withstand thermal and mechanical shock, temperature cycles and moisture. Stresses applied to products exceed normal parts use. All products are stressed to high level military or industrial specifications to ensure reliability.

Ongoing Sampling Of Key Reliability Variables

Microchip conducts accelerated mechanical tests, operating life tests and memory retention tests to explore the many ways failures might occur. Data gleaned from continuous testing is used to identify potential reliability problems and for defining action courses to improve product. Microchip's reliability knowledge is shared with customers. This data is available for use in customer's own quality and reliability improvement programs.

RELIABILITY CONCEPTS

Definition

Reliability is the probability of a system or circuit performing its predefined function adequately under specific conditions for a given period of time. Thus, the reliability of a microcircuit is a function of both stress conditions and the time of operation.

The reliability (or probability of survival) range runs from 0 (no chance of survival) to 1 (no chance of failure). Current microelectronic circuits are manufactured and controlled to such tight specifications that reliability figures for the total operation time approaching 1 (i.e., 0.9999) are common. As a result, the complement of reliability, or the failure probability, is more often quoted in current literature.

The failure rate is the rate at which failures occur on units surviving to a specific number of hours of operation. Failure rates per unit circuit-hour would generally be very small. To avoid reporting such small numbers, failure rates have been defined for longer periods of circuit-hours. One thousand circuit-hours is defined as one circuit operating for one thousand hours, or 1,000 circuits operating for 1 hour, etc. The number of circuithours is the number of circuits multiplied by the number of operation hours for each circuit.

Two methods of failure rate statements are commonly used:

- * Percent failures per thousand circuit-hours, (represented as ^), or
- * Absolute failures per 10⁹ circuit-hours, or Fits.

Note that a failure rate of 0.0001%/1000 hours and 1 Fit are equivalent numbers.

Bathtub Curve: Failure Rate Over Time

The generic representational graph of failure rate vs. time takes the shape of a bathtub curve. (Figure 1).

The early failure rate (infant mortality) period starts from initial operation (time To) and decreases as time goes on.

Time T1 signifies the end of the infant mortality period. The next phase of the curve occurs between time T1 and T2. This long period of time is distinguished by a nearly constant and very low failure rate. After T2 is passed, the failure rate starts to increase slowly. This last phase of failure rate vs. time is known as the wear-out period.

Temperature Dependency

In order to establish failure rates in a reasonable time, it is necessary to accelerate by higher environmental stress levels, the incidence of the failure modes encountered under normal conditions. The accelerating parameter most employed is junction temperature, although voltage and humidity, for example, are also used. Higher temperatures are capable of accelerating many common failure modes dramatically.

Arrhenius Equation

A number of mathematical models were developed to quantify the relationship between accelerated failure rates and increased junction temperatures. The one model most commonly used is known as the Arrhenius Equation. It is as follows:

AF = e^x, Where:
$$x = \frac{E_A}{K} \left[\frac{1}{T_N} - \frac{1}{T_A} \right]$$

AF = Acceleration Factor (non-dimensional)

e = 2.718281828....(non-dimensional constant)


E_A = Activation energy level (electron volts)

k = Boltzmann's constant = 8.6172754* 10⁻⁵ (electron-volts/degree Kelvin)

 $T_N = Normal junction temperature (degrees Kelvin)$

 $T_A =$ Accelerated junction temperature (degrees Kelvin)

Thus, the time to achieve a certain probability of failure at time T1 under temperature T_N can be compressed by the amount T1 divided by AF at the accelerated temperature T_A . Note that for true acceleration, the acceleration factor AF is independent of the probability of the fail point specified.



Activation Energy Level

The dependent variable AF in the Arrhenius Equation is a function of several variables. TN and TA are specified for the situation under consideration. EA is a function of the particular mode of failure, and can be viewed as the minimum energy required for a particular failure to occur.

Activation energy levels in semiconductors generally are in the 0.4 - 1.1 electron-volt range. Each failure mode that is accelerated has its own activation energy level. Some typical examples are:

FAILURE MECHANISM	EA(eV)
Oxide/Dielectric Defects	0.3
Chemical, Galvanic, or Electrolytic	0.3
Corrosion Silicon Defect	0.5
Electromigration	0.5 to 0.7
Unknown	0.7
Broken Bonds	0.7
Lifted Die	0.7
Surface Related Contamination	1.0
Induced Shifts/ Lifted	
Bonds (Au-A1 Interface)	1.0
Charge Injection	1.3
Floating Gate Charge Loss	0.6
Hot Electron Trapping	06
Tunnel Dielectric Breakdown	0.13

A compromise value of 0.7 electron-volts is often used when there are no specific a prior facts relating to the failure modes being accelerated.

There is however, a continous reliability program at Microchip structured to validate EA values in use and to categorize new failure mechanisms.

RELIABILITY TESTS

Operating Life Test

The Operating Life Test is run under dynamic bias conditions where inputs are clocked like a typical application and outputs are loaded in the same way as a typical application. The test is conducted at high temperature to accelerate the failure mechanisms. The normal temperature for the test is +125°C for 1,000 hours. Readouts occur at 24, 168, 500 and 1,000 hours. Early hour failures are usually associated with test escapes, manufacturing defects or otherwise marginal material. Longer term failures are typically caused by metal migration, ionic contamination, and oxide breakdowns.

High Temperature Reverse Bias (HTRB)

Microchip employs the High Temperature Reverse Bias test on floating gate devices to accelerate any charge gain onto the floating gate due to oxide defects and to accelerate threshold shifts due to ionic contamination. The test is conducted by putting the device into a special test mode whereby 7.0 volts is applied to all poly 2 structures with all source, drain and substrate held at ground. The test is conducted at +150°C and is normally conducted for 1,000 hours with readouts at 24, 168, 500 and 1,000 hours.

Retention Bake

The Retention Bake Test is performed to accelerate data loss on floating gate and SNOS devices. The test consists of unbiased baking at elevated temperature. Usually the test lasts for 1,000 hours at +150°C. The failure mechanism that is accelerated is charge leakage from a stored element.

Endurance Cycling

Endurance Cycling establishes the number of times a programmable device can be programmed and erased. Normally the test is conducted at worse case programming conditions and is followed by a retention bake.

Temperature Cycle

The Temperature Cycle test simulates systems that are subject to power up/power down sequences. The test is intended to reveal any deficiencies resulting from thermal expansion mismatch of the die/package structure. Normally the test is conducted by cycling between -65°C and +150°C in an air ambient. Duration for the test is normally 1,000 cycles for plastic and 100 cycles for ceramic packages. Endpoint criteria is both electrical and mechanical.

Quality & Reliability

RELIABILITY TESTS (CONT.)

Thermal Shock

The Thermal Shock test is similar to the Temperature Cycle test except that the ambient during cycling is liquid-to-liquid which simulates rapid environment changes. The mechanisms accelerated are identical to those in the Temperature Cycle test except that the Thermal Shock test is a more accelerated test with temperatures normally +125°C to -55°C and the number of cycles are typically 15.

Autoclave

The autoclave test determines the survivability of devices in molded plastic packages to a hot, humid environment. The test exposes unbiased, plastic packaged devices to saturated steam at 121°C and 15 pounds per square inch (one atmosphere) gauge pressure. The 168 or more hours of testing allows moisture to penetrate to the die surface. Chemical corrosion of the die metallization may occur if ionic contaminants are present and the die surface protection is deficient or damaged. Charge leaks from floating gate devices usually happen before a corrosion mechanism develops.

Temperature Humidity Test

The Temperature Humidity test determines the survivability of devices in molded plastic packages functioning in a humid environment. By convention, test conditions are 85°C and 85% relative humidity. The parts are biased to lend themselves to electrochemical corrosion. The duration of the test is usually 1,000 hours or more. The test checks the adequacy of the die surface protection and the plastic's lack of ionic impurities. The applied bias may be 5 volts on alternating pins or set up for minimum power to reduce internal heating and consequent moisture evaporation on the device. Similar to the Autoclave test, charge loss on floating gate devices is a principle failure mechanism.

QUALIFICATION CATEGORIES

Qualification is required for new design, major changes in old design, process or material when either wafer fabrication or package assembly operations are affected. Qualification applies to the following changes:

- I. New technology
- II. Start-up of Fab or Assembly
- III. Transfer of fab or assembly to another location
- IV. Major process changes:
 - A. Process scaling (shrink conversion)
 - B. Change in vendor or material source
 - C. New equipment that affects reliability
- V. New die configurations:
 - A. New structures
 - B. New packaging material
 - C. Design rule changes
 - D. Existing package revision (dimensional or layout)

QUALIFICATION PROGRAMS

Qualifications guarantee new processes and technologies are properly evaluated for reliability performance.

Reliability Monitoring

Microchip's reliability monitoring program is a comprehensive effort to measure the reliability of all process families with strict regularity. The program strives to improve performance through failure analysis and corrective action. Numerous screening procedures are used and estimates of product life and expected failure rates are provided.

Typical tests and frequency on each process family include:

- A. 168 hour operating life weekly
- B. 1,000 hour operating life annually
- C. Endurance test weekly
- D. Data retention test weekly
- E. Temperature cycle weekly
- F. Temperature humidity annually
- G. Long term retention annually
- H. Mechanical tests annually

APPENDIX A - IN-LINE CONTROLS

PROCESS STEP	REJECT PARAMETER LIMITS	SAMPLE PLAN	FUN QC	CTION PROD	MIL STD REP
Die Visual Inspection	Reject For Any Defect	100%		x	883C Method 2010 B
Wafer Saw	Report Failure Modes	1 Slice Per Lot Visual	×		883C Method 2010
Die Attach Inspection	Machine Shut Down	5/Shift Each Machine	x		883C Method 2019
Wire Bond Inspection	Report Failure Mode Machine Shut Down	1% AQL Each Half Shift	x		883C Method 2011 D 2010
Post Wire Bond Visual Inspect	Reject For Any Defect	100%		x	883C Method 2010
Mould Press Visual	Machine Shut Down	LTPD 15% A=0	x		X-Ray Monitor
Package Visual	Report Defects 100% Screen For Major Defects	LTPD 2% A=0	x		N/A
Trim & Form Visual	Report Defects 100% Screen For Major Defects	LTPD 2% A=0	×		883C Method 2016
External Final Visual Inspection - Run Ticket Verification - Marking Legibility - Package Outline Check - Solderability	Major Defects 100% Screen	LTPD 2% A=0	X		883C Method 2009
Monitor - Package Form					

7

PROCESS STEP	REJECT PARAMETER	SAMPLE PLAN LIMITS	FUN QC	CTION PROD	MIL STD REP
Die Visual Inspection	Reject For Any Defect	100%		x	883C Method 2010 B
Wafer Saw Inspection	Machine Shut Down	1 Slice/ Lot Visual	х		883C Method 2010
Die Attach Inspection	Machine Shut Down	Non-destruct Each <u>2 hrs</u> Destruct Each Shift	X		883C Method 2019
Wire Bond Inspection	Report Failure Mode Machine Shut Down	1% AQL Each Half Shift	X		883C Method 2011 D 2010
Preseal Visual Inspection	Reject For Any Defect	LTPD 15% A=0		X	883C Method 2010 B
Package Seal Inspection	Machine Shut Down	LTPD 15% A=0	×		883C Method 1014
Fine Leak Test	Screen 100%	LTPD 5% A=0	x		883C Method 1014
Gross Leak Test	Screen 100%	LTPD 5% A=0	X		883C Method 2014
Lead Trim Visual	Screen 100%	LTPD 2% A=0	X		883C Method 2016
Package Mark Inspection	Machine Shut Down	LTPD 10% A=1	x		883C Method 2015
Environmental Inspection	Machine Shut Dow	LTPD 5% A=0	X		883C Method 1010C 2001E, 1014
External Package Visual	Screen 100%	LTPD 10% A=1	x	,	883C Method 2009

APPENDIX B - MATERIAL CONTROLS

PROCESS STEP	REJECT PARAMETER LIMITS	SAMPLE PLAN		
Lead Frame Inspection	Reject For Any Failure	Visual Functional	LTPD 2% A=0 LTPD 10% A=0	
Die Mount Epoxy Inspect	Functional Test-Reject Any Failure		3 Sample Runs	
Gold Wire Inspection	Reject For Any Defect		2 Spools Per Lot A=0	
Mould Compound Inspection	Storage Temp 5°C Pellet Weight ±5 GMS Functional Test Any Failure		3 Sample Runs	

PROCESS STEP	REJECT PARAMETER LIMITS	SAMPLE	EPLAN	FUNCTIO QC PRO	
Package Inspection - Mechanical Visual - Hermeticity - Plating Thickness - Bake Visual	Reject For Any Defect		LTPD % 10 A=0 15 A=0 10 A=0 15 A=0	X	N/A
Preform Inspection	Reject For Any Defect	Visual Functional	LTPD % 10 A=0 15 A=0	x	N/A
Bond Wire Inspection	Reject For Any Defect		2 Spools Per Lot A=0	X	N/A
Lid Inspection	Reject For Any Defect	Visual Functional	LTPD % 7 A=0 10 A=0	X	N/A




27Cxxx EPROM Family

Plastic Package Reliability Bulletin


AVERAGE OUTGOING QUALITY OF PLASTIC EPROMS

Microchip Technology Inc.'s organized data on outgoing quality of plastic EPROMs tracks parametric failures such



as speed, power and device leakage. Its present level has reached 200 ppm $\underline{atter\ programming},$ with a goal of 100 ppm.

As plastic parts have extremely high impact resistance, visual/mechanical failure rate is expected to run half the expected failure rate of ceramic parts.



OVERVIEW

Microchip Technology Inc.'s Plastic EPROM products provide competitive leadership in quality and reliability, with demonstrated performance of less than 170 FITs (Failures in Time) operating life. The designed-in reliability of Microchip Technology Inc.'s Plastic EPROMs is supported by ongoing reliability data monitors. This document presents current data for your use - to provide you with results you can count on.

The test descriptions included in this document explain Microchip Technology Inc.'s quality and reliability system, and the EPROM product data demonstrate its results.

The customer's quality requirements are Microchip Technology Inc.'s top priority: Ongoing customer feedback and device performance monitoring drive Microchip Technology Inc.'s manufacturing and design process, leading to continuing improvements in the long-term quality and reliability of Microchip Technology Inc.'s products.

PRODUCT SCOPE

Subject of this Product Reliability Bulletin are the Plastic Packages of Microchip Technology Inc.'s EPROM Product Family:

27C64-XX/YY	64K (8Kx8) CMOS EPROM
27C128-XX/YY	128K (16Kx8) CMOS EPROM
27C256-XX/YY	256K (32Kx8) CMOS EPROM
27C512-XX/YY	512K (64Kx8) CMOS EPROM

These EPROMs are available in a range of access times designated by the XX parameter: 120, 150, 170, 200 and 250 ns. Available plastic packages are identified by the YY parameter: Plastic DIP, PLCC, and SOIC.

RELIABILITY DATA

Microchip Technology Inc.'s EPROMs in plastic were produced to offer the customer the flexibility of using the plastic device as a direct substitution for a Cerdip EPROM in one-time-programming applications. Failure Rate Predictions/Operating Life data for plastic EPROMs at 125°C proves to be equivalent to the data of ceramic EPROMs (refer to page 8), opening the way for package substitution for cost savings and inventory reduction.

FAILURE RATE CALCULATION

Extended field life is simulated by using high ambient temperature. In the semiconductor technology, high temperatures dramatically accelerate the mechanisms leading to component failure. Using performance results at different temperatures, an activation energy is determined using the Arrhenius equation. For each type of failure mechanism, the activation energy expresses the degree to which temperature increases the failure rate.

The activation energy values determined by Microchip Technology Inc. agree closely with those published in the literature. For complex CMOS devices in production at Microchip Technology Inc., an activation energy of 0.7 eV has been shown to be most representative of typical failures on operating life, while 0.6 eV is representative of charge gain or loss failures. By definition, failure is reached when a device no longer meets the data sheet specifications as a direct result of the reliability test environment to which it was exposed. Common failure modes for CMOS integrated circuits are identified for each test environment.

EPROM products have an early failure rate (infant mortality) of less than 0.05% and thus, a production burn-in should not be necessary. For all products shown, the early and the intermediate failure rates are combined and expressed as a single failure rate.

To establish a field failure rate, the acceleration factor is applied to the device operating hours observed at high temperature stress and extrapolated to a failure rate at 55°C ambient temperature in still air.

The actual failure rate experienced could be considerably less than that calculated if lower device temperatures occur in the application board, such as would be the case if a fan, a heat sink, or air flow by convection is used.

Environment	Typical Failure Mechanism
Operating Life	Process parameter drift/shift Metal electromigration Internal leakage path Lifted bond/ball bond chip-out
Temperature Cycle	Lifted bond/ball bond chip-out Cracked die or surface cracks Bond pad corrosion
Biased-Humidity/	Internal circuit corrosion
Autoclave	Inter-pin leakage Charge loss
High Temp. Bake	Charge loss from EPROM cell
High Temp. Reverse Bias	Charge gain to EPROM cell Parameter drift/shift

DEFINITIONS

AOQ (Average Outgoing Quality): The amount of defective product in a population, usually expressed in terms of parts per million (PPM).

FIT (Failure In Time): Expresses the estimated field failure rate in number of failures per billion power-on device-hours. 100 FITS equals 0.01% fail per 1000 device-hours.

Operating Life Test: The device is dynamically exercised at a high ambient temperature (usually 125°C) to quickly simulate field life. Derating from high temperature, an ambient use condition failure rate can be calculated.

Temperature Cycle: The devices are exposed to severe extremes of temperature in an alternating fashion (-65°C for 15 minutes, 150°C for 15 minutes per cycle). Package strength, bond quality and consistency of assembly process are stressed using this environment.

Biased-Humidity: Moisture and bias are used to accelerate corrosion-type failures in plastic packages. The conditions include 85°C ambient temperature with 85% relative humidity. Typical bias voltage is +5 volts and ground on alternating pins.

Autoclave (pressure cooker): Using a pressure of one atmosphere above normal pressure, plastic packaged devices are exposed to moisture at 121°C. The pressure forces moisture permeation of the package and accelerates related failure mechanisms, if present, on the device.

Thermal Shock: Consists of extreme temperature cycling of devices from -55°C to +125°C by alternate immersion in liquid media.


Retention Bake: A 150°C Temperature stress is used to accelerate charge loss in the memory cell and measure the data retention on the EPROM.

High Temperature Reverse Bias (HTRB): A special test mode which subjects the entire EPROM array to a high voltage level and is used to measure charge gain and/or threshold shifts.

RELIABILITY CONTROL SYSTEM

A comprehensive qualification system ensures that released products are designed, processed, packaged and tested to meet both design functionality and strict reliability objectives. Once qualified, a reliability monitor system

ensures that wafer fabrication and assembly process performance is stable over time. A set of baseline specifications is maintained that states which changes require requalification. These process changes can only be made after successful demonstration of reliability performance. This system results in reliable field performance, while enabling the smooth phase-in of improved designs and product capability.



RELIABILITY DATA SUMMARY

INTRODUCTION

This section provides a reliability summary of Microchip Technology Inc.'s plastic EPROMs. Included is plastic packaging information and reliability data obtained to date for the 27C64, 27C128, 27C256, and 27C512 EPROM plastic devices.

EPROMs have become a viable quick turn solution for providing new ROM pattern capability without the typical long turn around time associated with mask programmable ROMs. The speed capability of EPROMs has also improved, making them competitive with traditional ROM products.

With this capability, it is possible and practical for the customer to keep an inventory of blank EPROMs on hand and do custom programming on an as needed basis.

Units are also available from Microchip Technology Inc. utilizing the QTP (Quick Turn Product) approach. Microchip Technology Inc. will provide pre-programmed EPROM units to customers using the customers defined pattern. This approach eliminates the traditional delay time involved in processing a mask programmable ROM.

PLASTIC PACKAGE CHARACTERISTICS

Plastic packaging utilized for the EPROM products uses a silver filled epoxy adhesive for die attach. Bonding technology is gold wire thermosonic bonding. The lead frame pedestal and finger tips are silver plated. The epoxy molding compound used is a Shinitsu compound KMC-140-3 which meets the safety rating requirements of UL 94 VO 1/8 in/min. External lead finish is electroplated tin lead 90/10 percent. The package code table below lists the plastic packages covered by the reliability data in this document.

As part of an on going product improvement program, Microchip Technology Inc. will apply its Quality and Reliability process in evaluating the latest developments in plastic packaging technology, and implement the highest reliability materials and assembly techniques.

PLASTIC PACKAGE IDENTIFICATION CODES

Identification Code		
Ľ		
P		
SP		

ELECTRICAL CHARACTERISTICS

Microchip Techt. Jogy Inc.'s EPROMs packaged in plastic are tested to the same electrical characteristics as devices assembled in Cerdip packages. This testing covers the full commercial range of 0-70°C. Performance characteristics are the same as for Cerdip packaging with speeds to 120ns available.

QUALITY/RELIABILITY TESTING RESULTS

Reliability and programming tests were performed on EPROM devices in plastic packages. Data from these qualification tests are displayed throughout this document.

PROGRAMMABILITY

Programmability is measured by sample data taken from production lots. Devices are programmed with a Diagonal FF which exercises 98% of the EPROM cell array. This rigorous patterning combined with Microchip Technology Inc.'s FAST programming algorithm greatly enhances the ability to meet specific customer applications. Large volume beta site programming results for plastic EPROMs indicate an expected yield of 98.7% using Fast Mode programming under normal production conditions. This means customer programming, using a recommended Express programming algorithm, should be higher than 99% on the smaller EPROM arrays.

PROGRAMMABILITY DATA (12 months period)

Time Period	e No. of No. of Non-Pro- od Sample Units grammable Units			
1989	10019	258	.026	

Note: Derated to typical customer programming, the defective fraction should be 0.009

PACKAGE CODE


Package Code	SP	Р	L	Gull Wing
Package Type	300 Mil P Dip	600 Mil P Dip	J Lead PLCC	300 mil body SOIC
Lead Count: 24	F	Α		F
28		A	Α	F
32		F	A .	
40	and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second sec	F		
44			F	

(A) Available - (F) Future Release Planned

HIGH TEMPERATURE (125°C) DYNAMIC LIFE TEST


High temperature dynamic life testing accelerates random failure modes which would occur in a users application.

Voltage bias and address signals are used to exercise the device in a manner similar to the users system.



HIGH TEMPERATURE REVERSE BIAS (150°C/7 Volts)

Microchip Technology Inc.'s EPROMs are designed for enhanced reliability by having a special test mode which allows all gates on the array to be simultaneously placed at a high voltage stress level in reference to the rest of the circuitry. This test is used to create a high voltage stress on the memory oxide. An additional acceleration of three times is gained from the 7V level based on experimental data. This is calculated into the failure rates below. Failures which will be detected with this type of stress are: pin holes in the oxide, thin oxide layers, and charge gain failures.



MOISTURE RESISTANCE TESTING

Moisture resistance evaluation of Microchip Technology Inc. plastic EPROMs includes both autoclave testing (121°C, 15 PSI) and temperature humidity testing (85°C/ 85% relative humidity with bias). Moisture resistance could not be obtained by the industry standard so a layered passivation utilizing an Oxy-Nitride film to provide a moisture block while allowing unblocked UV transmission is used.

The autoclave accelerates any moisture penetration through the plastic package material or around the metal leadframe and plastic to leadframe interface. The objective of this testing is to accelerate failure of the device as a result of any moisture contamination on the surface of the die. Failure mechanisms such as passivation defects (pinholes, cracking, lifting), corrosion of bondpads or surface metal through passivation defects, leakage and surface contamination as well as charge loss failures may be identified. The predominant failure mechanism for EPROMs is data loss.

Product	Failures/Sample Size			
	24 Hrs	96 Hrs	168Hrs	
27C256/L	0/723	0/766	1/766 ¹	
27C64/P	1/7671	0/380	1/7661	
27C128/P	0/380	1/4441	2/4431	
27C256/P	0/444	1/450'	3/4491	
27C512/P	0/450	3/7231	9/7201	
27Cxxx/X (discounted for charge loss)	0/2764	0/2763	0/2758	


AUTOCLAVE (121°C/15 PSI)

- Failures due to charge loss on EPROM cell

HUMIDITY BIAS - 85°C/85%RH

Temperature humidity testing is utilized to accelerate failures through electrolytic corrosion. This is accomplished by subjecting devices to a high temperature and high humidity atmosphere with bias applied to the device. The combination of moisture penetration through the plas-


tic package and interaction of the moisture with any contaminates on the surface of the device and the applied voltage to the unit, will result in electrolytic corrosion and failure of the device.



DATA RETENTION BAKE

Data storage in EPROMs is done by developing a charge on the floating gate structure in the memory cell. Charge loss in this cell structure results in loss of data. In order to detect this type of failure, devices are subjected to a 150°C bake. This bake accelerates charge loss in the memory cell.

This added screen for detecting infant mortality charge loss allows Microchip Technology Inc.'s plastic product to duplicate the excellent data retention characteristics of the ceramic EPROM packages.



TEMPERATURE CYCLING (-65°C TO +150°C)

This stress is used to evaluate the mechanical integrity of the plastic package and the assembly process. Temperature cycling consists of cycling the devices between -65° C and $+150^{\circ}$ C at the rate of 4 cycles per hour. This stress will identify failure mechanisms such as plastic package cracking, die attach problems, and wire bonds lifting.

Product	Failures/ Sample Size	
	100 Cycles	500 Cycles
27C64/L	0/34	0/0
27C256/L	0/102	0/0
27C64/P	0/374	0/340
27C256/P	0/68	0/68

THERMAL SHOCK (-55°C TO + 125°C)

This stress is used to evaluate the mechanical integrity of the plastic package. It consists of rapid immersion of devices into liquids of -55°C and +125°C respectively.

Product	Failures/ Sample Size
	15 cycles
27C64/P	0/170
27C256/L	0/34
27C256/P	0/68

PRODUCT RELIABILITY DATA

Reliability Test	Product	F	ailures/Sa	mple Size	at	
	·	24 Hrs	168 Hrs	500 Hrs	1000 Hrs	FITs
125°C Operating Life	27C64	0/871	2/871	0/198	0/45	170
	27C128	3/393	1/390	0/216	0/172	301
	27C256	2/1243	2/1241	2/882	0/880	100
	27C512	4/954	1/949	0/948	0/948	85
150°C HTRB	27C64	1/749	1/748	2/154	0/0	84
	27C128	3/225	0/222	0/45	0/45	157
	27C256	1/902	3/901	1/586	0/585	27
	27C512	2/411	4/409	2/405	0/284	77
150°C Retention Bake	27C64	1/1074	0/1073	0/813	0/813	9
	27C128	0/1562	0/1562	0/1562	0/1562	4
	27C256	1/1670	2/1669	1/1509	0/1508	29
	27C512	2/477	2/475	0/397	0/397	108
Failure Modes	Operating Life: (HT Reverse Bias Retention Bake:	s: (12) Oxide Bre	akdown, (8			Shorts

1988/89 FAILURE RATES AT 60% CONFIDENCE



SECTION 8 PACKAGING

Packaging	Outlines and Dimensions8-	1

8






PACKAGING

Commercial/Industrial Outlines and Parameters

COMMERCIAL AND INDUSTRIAL PARTS

Part Number Suffix Designations:

XXXXXXXXXX - XX X/XX XXX



Device Type (Up To 10 Digits)

8





TABLE OF CONTENTS

SECTION 1: HERMETIC

Α.	Ceramic Side Brazed Dual In-line Package ("D" Case Outlines)	
	Symbol List for Side Brazed Package Parameters	8-1-1
	8-Lead, Side Brazed, 300 mil	8-1-2
	14-Lead, Side Brazed, 300 mil	8-1-3
	16-Lead, Side Brazed, 300 mil	8-1-4
	18-Lead Side Brazed, 300 mil	8-1-5
	20-Lead Side Brazed, 300 mil	
	22-Lead, Side Brazed, 400 mil	8-1-7
	24-Lead. Side Brazed. 600 mil	8-1-8
	24-Lead, Side Brazed, 600 mil, Window	8-1-9
	28-Lead, Side Brazed, 600 mil	
	28-Lead, Side Brazed, 600 mil, Window	
	40-Lead, Side Brazed, 600 mil	
	40-Lead, Side Brazed, 600 mil, Window	
	48-Lead, Side Brazed, 600 mil	
в.	Ceramic Cerdip Dual In-iine Package ("J, JW, SJ" Case Outlines)	
	Symbol List for Cerdip Dual In-Line Package Parameters	8-1-15
	8-Lead, Cerdip, 300 mil	
	16-Lead, Cerdip, 300 mil	8-1-17
	18-Lead, Cerdip, 300 mil	
	18-Lead, Cerdip, 300 mil, Window	
	20-I ead, Cerdin, 300 mil	

	18-Lead, Cerdip, 300 mil, Window	3-1-15
2	20-Lead, Cerdip, 300 mil	3-1-20
	22-Lead, Cerdip, 400 mil	
	24-Lead, Cerdip, 300 mil	
	24-Lead, Cerdip, 600 mil	
	24-Lead, Cerdip, 300 mil, Window	
	24-Lead, Cerdip, 600 mil, Window	
	28-Lead, Cerdip, 600 mil	
	28-Lead, Cerdip, 600 mil, Window	
	40-Lead, Cerdip, 600 mil	
4	40-Lead, Cerdip, 600 mil, Window	3-1-29
	·,	

C. Ceramic Flatpack

Symbol List for Ceramic Flatpack Package Parameters8	-1-30
28-Lead8	-1-31

D. Ceramic Leadless Chip Carrier (Surface Mount Package, "K" Case Outlines)

Symbol List for Ceramic Leadless Chip Carrier Package Parameters	
28-Lead (Square)	8-1-33
28-Lead, Window (Square)	8-1-34
32-Lead (Rectangle)	8-1-35
32-Lead, FRIT (Rectangle)	8-1-36
32-Lead, Window (Rectangle)	8-1-37
32-Lead, FRIT Window (Rectangle)	8- 1-38
44-Lead (Square)	8-1-39

PACKAGING



TABLE OF CONTENTS (Cont'd)

SECTION 2: PLASTIC

Α.	Plastic Dual In-Line Package ("P, SP" Case Outlines)	
	Symbol List for Plastic Dual In-Line Package Parameters	8-2-1
	8-Lead, 300 mil	8-2-2
	14-Lead, 300 mil	8-2-3
	16-Lead, 300 mil	8-2-4
	18-Lead, 300 mil	
	20-Lead, 300 mil	
	22-Lead, 400 mil	8-2-7
	24-Lead, 300 mil	
	24-Lead, 600 mil	8-2-9
	28-Lead, 600 mil	8-2-10
	40-Lead, 600 mil	8-2-11
	48-Lead, 600 mil	8-2-12
в.	Plastic Leaded Chip Carrier (Surface Mount, "L" Case Outlines)
	Symbol List for Plastic Leaded Chip Carrier Package Parameters	
	20-Lead (Square)	
	28-Lead (Square)	
	32-Lead (Retangle)	
	44-Lead (Square)	
	C. Plastic Small Outline (SOIC) (Surface Mount, "SN, SM, SO"	Case Outlines)
	Symbol List for Plastic Small Outline Package Parameters	
	8-Lead, 150 mil (Body)	

 14-Lead, 150 mil (Body)
 8-2-21

 14-Lead, 300 mil (Body)
 8-2-22

 16-Lead, 150 mil (Body)
 8-2-23

 16-Lead, 300 mil (Body)
 8-2-24

 18-Lead, 300 mil (Body)
 8-2-25

 20-Lead, 300 mil (Body)
 8-2-26

 24-Lead, 300 mil (Body)
 8-2-27

 28-Lead, 300 mil (Body)
 8-2-27

 28-Lead, 300 mil (Body)
 8-2-28

DS00049A	



Ceramic Side Brazed Dual In-line Family


	Symbol List for Ceramic Side Brazed Dual In-line Package Parameters						
Symbol	Description of Parameters						
α	Angular spacing between min and max lead positions measured at the guage plane						
А	Distance between seating plane to highest point of body (lid)						
A 1	Distance between seating plane and base plane						
A 2	Distance from base plane to highest point of body (lid)						
Аз	Base body thickness						
В	Width of terminal leads						
B1	Width of terminal lead shoulder which locate seating plane (standoff geometry optional)						
С	Thickness of terminal leads						
D	Largest overall package parameter of length						
D1	Body length parameter - end lead center to end lead center						
E	Largest overall package width parameter outside of lead						
E1	Body width parameters not including leads						
eA	Linear spacing of true minimum lead position center line to center line						
ев	Linear spacing between true lead position outside of lead to outside of lead						
e 1	Linear spacing between center lines of body standoffs (terminal leads)						
L	Distance from seating plane to end of lead						
N	Total number of potentially useable lead positions						
S	Distance from true position center line of No. 1 lead to the extremity of the body						
S1	Distance from other end lead edge positions to the extremity of the body						

Notes:

- Controlling parameter: inches.
 Parameter "e," ("e") is non-cumulative.
 Seating plane (standoff) is defined by board hole size.
 Parameter "B₁" is nominal.




Package Type: 8-Lead Ceramic Side Brazed Dual In-line (.300 mil)



Package Group: Ceramic Side Brazed Dual In-line (CER)								
	Millimeters			Inches				
Symbol	Min	Max	Notes	Min	Max	Notes		
α	0°	10°		0°	10°			
А	3.302	3.937		0.130	0.155			
A1	0.635	1.143		0.025	0.045			
A2	2.032	2.794		0.080	0.110			
Aз	1.778	2.413		0.070	0.095			
В	0.4064	0.508		0.016	0.020			
Bı	1.3716	1.3716	Typical	0.054	0.054	Typical		
С	0.2286	0.3048	Typical	0.009	0.012	Typical		
D	13.0048	13.4112		0.512	0.528			
Dı	7.4168	7.8232	Reference	0.292	0.308	Reference		
E	7.5692	8.2296		0.298	0.324			
E1	7.112	7.620		0.280	0.300			
e1	2.540	2.540	Typical	0.100	0.100	Typical		
eA	7.620	7.620	Reference	0.300	0.300	Reference		
eB	7.620	9.652		0.300	0.380			
L	3.302	3.810		0.130	.150			
N	8	8		8	8	· · ·		
S	2.540	3.048		0.100	0.120			
S1	0.127	-		.005 /	-			

DS00049A






Package Type: 14-Lead Ceramic Side Brazed Dual In-line (.300 mil)

Package Group: Ceramic Side Brazed Dual In-line (CER)									
	Millimeters			Inches					
Symbol	Min	Max	Notes	Min	Max	Notes			
α	0 °	10°		0 °	10°	,			
Α	3.302	4.064		0.130	0.160				
A1	0.635	1.143		0.025	0.045				
A2	2.032	2.794		0.080	0.110				
Аз	1.778	2.413		0.070	0.095				
В	0.4064	0.508		0.016	0.020				
B1	1.270	1.270	Typical	0.050	0.050	Typical			
С	0.2032	0.3048	Typical	0.008	0.012	Typical			
D	18.796	19.2278		0.740	0.757				
D1	15.0368	15.4432	Reference	0.592	0.608	Reference			
Е	7.620	8.382		0.300	0.330				
E1	7.0612	7.5692		0.278	0.298				
e 1	2.3622	2.7432	Typical	0.093	0.108	Typical			
eA	7.366	7.874	Reference	0.290	0.310	Reference			
ев	7.620	9.652		0.300	0.380				
L	3.175	4.191		0.125	0.165				
N	14	14		14	14				
S		2.4892		-	0.098				
S1	0.127	_		0.005	_				






Package Type: 16-Lead Ceramic Side Brazed Dual In-line (.300 mil)

Package Group: Ceramic Side Brazed Dual In-line (CER)								
	Millimeters				Inches			
Symbol	Min	Max	Notes	Min	Max	Notes		
α	0°	10°		0°	10°			
Α	3.302	4.064		0.130	0.160			
A1	0.635	1.143		0.025	0.045			
A2	2.032	2.794		0.080	0.110			
Аз	1.778	2.413		0.070	0.095			
В	0.4064	0.508		0.016	0.020			
B1	1.3716	1.3716	Typical	0.054	0.054	Typical		
С	0.2286	0.3048	Typical	0.009	0.012	Typical		
D	19.812	20.574		0.780	0.810			
D1	17.653	17.907	Reference	0.695	0.705	Reference		
Е	7.620	8.382		0.300	0.330			
E1	7.1628	7.4676		0.282	0.294			
e1	2.413	2.667	Typical	0.095	0.105	Typical		
eA	7.366	7.874	Reference	0.290	0.310	Reference		
ев	7.620	9.652		0.300	0.380	· .		
L	3.175	4.191		0.125	0.165			
N	16	16		16	16			
S	_	2.032		-	0.080			
S1	0.127			0.005	. <u> </u>			

8-1-4

, ka






	Millimeters			Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	3.302	4.064		0.130	0.160	A
A1	0.635	1.143		0.025	0.045	
A 2	2.032	2.794		0.080	0.110	
Аз	1.778	2.413		0.070	0.095	
В	0.4064	0.508		0.016	0.020	
B1	1.3716	1.3716	Typical	0.054	0.054	Typical
С	0.2286	0.3048	Typical	0.009	0.012	Typical
D	22.352	23.114		0.880	0.910	
D1	20.193	20.447	Reference	0.795	0.805	Reference
E	7.620	8.382		0.300	0.330	
E1	7.0612	7.5692		0.278	0.298	
e 1	2.413	2.667	Typical	0.095	0.105	Typical
eA	7.366	7.874	Reference	0.290	0.310	Reference
ев	7.620	9.652		0.300	0.380	
L	3.175	4.191		0.125	0.165	
N	18	18		18	18	
S	_	2.4892			0.098	
S1	0.127			0.005	-	

Package Type: 18-Lead Ceramic Side Brazed Dual In-line (.300 mil)






Package Type: 20-Lead Ceramic Side Brazed Dual In-line (.300 mil)

Package Group: Ceramic Side Brazed Dual In-line (CER)									
	Millimeters			Inches					
Symbol	Min	Max	Notes	Min	Max	Notes			
α	0°	10°		0°	10°				
А		0.508			0.200				
A 1	0.381	1.778		0.015	0.070				
A2	_ ·			_					
Аз	3.81	4.445		0.150	0.175				
В	0.355	0.584		0.014	0.023				
B1	1.27	1.27	Typical	0.050	0.050	Typical			
С	0.203	0.381	Typical	0.008	0.015	Typical			
D	23.876	24.892		0.940	0.980				
D1	22.86	22.86	Reference	0.900	0.900	Reference			
E	7.62	8.382		0.300	0.330				
E1	5.588	7.874		0.220	0.310	·			
e 1	2.54	2.54	Typical	0.100	0.100	Typical			
eA	7.62	7.62	Reference	0.300	0.300	Reference			
eB	7.62	10.16		0.300	0.400				
L	3.175	3.810		0.125	0.150				
Ν	20	20		20	20				
S	0.508	1.397		0.020	0.055				
S1	0.381	1.270		0.015	0.050				






	Packa	ige Group: C	Ceramic Side Bra	zed Dual In-li	ine (CER)	
		Millimete	ers		Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
Α	2.667	4.064		0.105	0.160	
A 1	0.7112	1.2192		0.028	0.048	
A 2	2.032	3.302		0.080	0.130	
Аз	1.778	2.921		0.070	0.115	
В	0.4318	0.5842		0.017	0.023	
B1	1.016	1.016	Typical	0.040	0.040	Typical
С	0.2286	0.3048	Typical	0.009	0.012	Typical
D	27.1526	27.8638		1.069	1.091	
D1	25.2968	25.6032	Reference	0.992	1.008	Reference
E	10.160	10.922		0.400	0.430	
E1	9.7282	9.9822		0.383	0.393	
e 1	2.3368	2.7432	Typical	0.092	0.108	Typical
eA	9.906	10.414	Reference	0.390	0.410	Reference
ев	10.160	12.192		0.400	0.480	
L	3.175	4.191		0.125	0.165	
N	22	22	-	22	22	
S	-	2.032		. –	0.080	
S1	0.127	_	· · · · · · · · · · · · · · · · · · ·	0.005		

DS00049A






Package Type: 24-Lead Ceramic Side Brazed Dual In-line (.600 mil)

	Packa	ge Group: C	eramic Side Braz	zed Dual In-li	ne (CER)	
		Millimete	ers		Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
А	3.048	4.445		0.120	0.175	
A 1	1.016	1.524		0.040	0.060	
A 2	2.032	2.921		0.080	0.115	
Аз	1.778	2.540		0.070	0.100	
В	0.4064	0.508		0.016	0.020	· *
B1	1.270	1.270	Typical	0.050	0.050	Typical
С	0.2286	0.3048	Typical	0.009	0.012	Typical
D	30.1752	30.7848	-	1.188	1.212	
D1	27.7368	28.1432	Reference	1.092	1.108	Reference
E	14.986	16.002		0.590	0.630	
E1	14.7828	14.9352		0.582	0.588	
e 1	2.3368	2.7432	Typical	0.092	0.108	Typical
eA	14.986	15.748	Reference	0.590	0.620	Reference
eв	14.986	16.256		0.590	0.640	
L	3.302	4.064		0.130	0.160	
N	24	24		24	24	
S	_	2.540		-	0.100	and the second second
S1	0.127		· · ·	0.005	_ '	




Package Type: 24-Lead Ceramic Side Brazed Dual In-line with Window (.600 mil)



Package Group: Ceramic Side Brazed Dual In-line (CER)								
		Millimete	ers		Inches			
Symbol	Min	Max	Notes	Min	Max	Notes		
α	0°	10°		0°	10°			
Α	3.048	4.445		0.120	0.175			
A 1	1.016	1.524		0.040	0.060			
A2	2.032	2.921		0.080	0.115			
Аз	1.778	2.540		0.070	0.100			
В	0.4064	0.508		0.016	0.020			
B1	1.270	1.270	Typical	0.050	0.050	Typical		
С	0.2286	0.3048	Typical	0.009	0.012	Typical		
D	30.1752	30.7848		1.188	1.212			
D1	27.7368	28.1432	Reference	1.092	1.108	Reference		
Е	14.986	16.002		0.590	0.630			
E1	14.7828	14.9352		0.582	0.588			
e 1	2.3368	2.7432	Typical	0.092	0.108	Typical		
eA	14.986	15.748	Reference	0.590	0.620	Reference		
ев	14.986	16.256		0.590	0.640			
L	3.302	4.064		0.130	0.160			
N	24	24		24	24			
S	-	2.540		-	0.100			
Sí1	0.127	-		0.005				




Package Type: 28-Lead Ceramic Side Brazed Dual In-line (.600 mil)



	Packa	ge Group: C	eramic Side Bra	zed Dual In-li	ne (CER)	
		Millimete		· .	Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
Α	3.048	4.064		0.120	0.160	
A 1	1.016	1.524		0.040	0.060	
A 2	2.032	2.921		0.080	0.115	
Аз	1.778	2.540		0.070	0.100	
В	0.4572	0.508		0.018	0.020	
B1	1.270	1.270	Typical	0.050	0.050	Typical
С	0.2286	0.3048	Typical	0.009	0.012	Typical
D	35.2044	35.9156		1.386	1.414	
D1	32.8168	33.2232	Reference	1.292	1.308	Reference
Е	14.986	16.002		0.590	0.630	
E1	14.7828	15.1892		0.582	0.598	
e 1	2.4892	2.5908	Typical	0.098	0.102	Typical
eA	14.986	15.494	Reference	0.590	0.610	Reference
ев	14.986	16.256		0.590	0.640	
L	3.302	4.064		0.130	0.160	
N	28	28		28	28	
S	-	2.540			0.100	
S1	0.127	-		0.005	_	

DS00049A






Package Type: 28-Lead Ceramic Side Brazed Dual In-line with Window (.600 mil)

	Packa	ige Group: C	Ceramic Side Bra	zed Dual In-l	ne (CER)	
		Millimete	ers	Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
Α	3.048	4.064		0.120	0.160	
A 1	1.016	1.524		0.040	0.060	
A 2	2.032	2.921		0.080	0.115	
Аз	1.778	2.540		0.070	0.100	
В	0.4572	0.508		0.018	0.020	
B1	1.270	1.270	Typical	0.050	0.050	Typical
С	0.2286	0.3048	Typical	0.009	0.012	Typical
D	35.2044	35.9156		1.386	1.414	
D1	32.8168	33.2232	Reference	1.292	1.308	Reference
E	14.986	16.002		0.590	0.630	
E1	14.7828	15.1892		0.582	0.598	
e 1	2.4892	2.5908	Typical	0.098	0.102	Typical
eA	14.986	15.494	Reference	0.590	0.610	Reference
ев	14.986	16.256		0.590	0.640	
L	3.302	4.064		0.130	0.160	
N	28	28		28	28	
S	_	2.540		_	0.100	
S 1	0.127	-		0.005	-	






Package Type: 40-Lead Ceramic Side Brazed Dual In-line (.600 mil)

	Facha			zed Dual In-line (CER)		
		Millimete	ers	Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
α	0 °	10°		0°	10°	
А	3.048	4.445		0.120	0.175	
A 1	1.016	1.524	-	0.040	0.060	
A 2	2.032	2.921		0.080	0.115	
Аз	1.829	2.235		.072	.088	
В	0.4064	0.508		0.016	0.020	
B1	1.270	1.270	Typical	0.050	0.050	Typical
С	0.2286	0.3048	Typical	0.009	0.012	Typical
D	50.546	51.308		1.990	2.020	
D1	48.056	48.463	Reference	1.892	1.908	Reference
E	15.240	16.256		0.600	0.640	
E1	14.478	15.748		0.570	0.620	
e 1	2.3368	2.7432	Typical	0.092	0.108	Typical
eA	15.240	15.240	Reference	0.600	0.600	Reference
ев	14.986	16.256		0.590	0.640	
L	3.302	4.064		0.130	0.160	
N	40	40		40	40	
S	- · ·	2.4892		-	0.098	
S1	0.127	_		0.005	_	

DS00049A





Package Type: 40-Lead Ceramic Side Brazed Dual In-line with Window (.600 mil)


	Packa	ige Group: (Ceramic Side Bra	zed Dual In-I	ine (CER)	
		Millimete	ers		Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
Α	3.048	4.445		0.120	0.175	
A 1	1.016	1.524		0.040	0.060	
A2	2.032	2.921		0.080	0.115	
Аз	1.829	2.235		.072	.088	
В	0.4064	0.508		0.016	0.020	
B1	1.270	1.270	Typical	0.050	0.050	Typical
С	0.2286	0.3048	Typical	0.009	0.012	Typical
D	50.546	51.308		1.990	2.020	
D1	48.056	48.463	Reference	1.892	1.908	Reference
E	15.240	16.256		0.600	0.640	
E1	14.478	15.748		0.570	0.620	
e 1	2.3368	2.7432	Typical	0.092	0.108	Typical
eA	15.240	15.240	Reference	0.600	0.600	Reference
ев	14.986	16.256		0.590	0.640	
L	3.302	4.064		0.130	0.160	
N	40	40		40	40	
S	-	2.4892		-	0.098	
S1	0.127	· _		0.005	_	

© 1990 Microchip Technology Inc.

DS00049A



Package Type: 48-Lead Ceramic Side Brazed Dual In-line (.600 mil)



Package Group: Ceramic Side Brazed Dual In-line (CER)								
		Millimete	ers	,	Inches			
Symbol	Min	Max	Notes	Min	Max	Notes		
α	0°	10°		0°	10°			
A	3.048	4.445		0.120	0.175			
A 1	1.016	1.524		0.040	0.060			
A2	2.032	2.921		0.080	0.115			
Аз	1.829	2.235		0.072	0.088			
В	0.4064	0.508		0.016	0.020			
B1	1.270	1.270	Typical	0.050	0.050	Typical		
С	0.2286	0.3048	Typical	0.009	0.012	Typical		
D	60.3504	61.5696		2.376	2.424			
D1	58.2168	58.6232	Reference	2.292	2.308	Reference		
E	15.240	16.256		0.600	0.640			
E1	14.478	15.748		0.570	0.620			
e 1	2.3368	2.7432	Typical	0.092	0.108	Typical		
eA	15.240	15.290	Reference	0.600	0.600	Reference		
ев	14.986	16.256		0.590	0.640			
L	3.302	4.064		0.130	0.160			
N	48	48	, 1 · · · · · · · · · · · · · · · · · ·	48	48	· · ·		
S	·	2.4892			0.100			
S1	0.127			0.005	_	· ·		



Ceramic Cerdip Dual In-line Family

	Symbol List for Ceramic Cerdip Dual In-line Package Parameters
Symbol	Description of Parameters
α	Angular spacing between min and max lead positions measured at the guage plane
Α	Distance between seating plane to highest point of body (lid)
A 1	Distance between seating plane and base plane
A2	Distance from base plane to highest point of body (lid)
Аз	Base body thickness
В	Width of terminal leads
B1	Width of terminal lead shoulder which locate seating plane (standoff geometry optional)
С	Thickness of terminal leads
D	Largest overall package parameter of length
D1	Body length parameter - end lead center to end lead center
Е	Largest overall package width parameter outside of lead
E1	Body width parameters not including leads
eA	Linear spacing of true minimum lead position center line to center line
ев	Linear spacing between true lead position outside of lead to outside of lead
e1	Linear spacing between center lines of body standoffs (terminal leads)
L	Distance from seating plane to end of lead
N	Total number of potentially useable lead positions
S	Distance from true position center line of No. 1 lead to the extremity of the body
S1	Distance from other end lead edge positions to the extremity of the body


Notes:

- 1. Controlling parameter: inches.
- 2. Parameter "e₁" ("e") is non-cumulative.
- 3. Seating plane (standoff) is defined by board hole size.
- 4. Parameter "B," is nominal.

8




Package Type: 8-Lead Cerdip Dual In-line (.300 mil)



	Package Group: Ceramic Cerdip Dual In-line (CDP)								
		Millimete	ers	Inches					
Symbol	Min	Max	Notes	Min	Max	Notes			
α	0°	10°		0°.	10°				
Α		5.080		· · ·	0.200				
A 1	0.381	1.524		0.015	0.060				
A2	<u> </u>		Ref. A3			Ref. A3			
Аз	3.810	4.445		0.150	0.175				
В	0.356	0.584		0.014	0.023	×			
B 1	1.270	1.651	Typical	0.050	0.065	Typical			
С	0.203	0.381	Typical	0.008	0.015	Typical			
D	9.398	10.287	-	0.370	0.405	1.1.1			
D1	7.620	7.620	Reference	0.300	0.300	Reference			
Е	7.620	8.255		· 0.300	0.325				
E1	5.588	7.874		0.220	0.310				
e 1	2.540	2.540	Typical	0.100	0.100	Typical			
eA	7.366	8.128	Referemce	0.290	0.320	Reference			
eв	7.620	10.160		0.300	0.400				
L	3.175	3.810		0.125	0.150				
N	8	8		8	8				
S	5.08	1.397		0.020	0.055				
S1	0.381	1.270		0.015	0.050				

DS00049A






Package Type: 16-Lead Ceramic Cerdip Dual In-line (.300 mil)

	Pac	kage Group	: Ceramic Cerdip	Dual In-line	(CDP)		
		Millimete	ers	Inches			
Symbol	Min	Max	Notes	Min	Max	Notes	
α	0 °	10°		0°	10°	:	
Α	4.191	5.080		0.165	0.200		
A1	0.381	1.524		0.015	0.060		
A2	_		Ref. A3			Ref. A3	
Аз	3.810	4.445		0.150	0.175		
В	0.356	0.584		0.014	0.023		
B1	1.270	1.651	Typical	0.050	0.065	Typical	
С	0.203	0.381	Typical	0.008	0.015	Typical	
D	19.050	20.320		0.750	0.800		
D1	17.780	17.780	Reference	0.700	0.700	Reference	
E	7.493	8.255		0.295	0.325		
E1	5.588	7.874		0.220	0.310		
e 1	2.540	2.540	Typical	0.100	0.100	Typical	
eA	7.366	8.128	Reference	0.290	0.320	Reference	
eв	7.62	10.160		0.300	0.400	-	
L	3.175	3.810		0.125	0.150		
N	16	16	-	16	16		
S	5.08	1.397		0.020	0.055		
S1	0.381	1.270		0.015	0.050		



Package Type: 18-Lead Ceramic Cerdip Dual In-line (.300 mil)




	Package Group: Ceramic Cerdip Dual In-line (CDP)								
		Millimete	rs		Inches				
Symbol	Min	Max	Notes	Min	Max	Notes			
α	0°	10°		0 °	10°				
Α		5.080			0.200				
A 1	0.381	1.524		0.015	0.070				
A 2			Ref. A3			Ref. A3			
Аз	3.180	4.445		0.150	0.175	, ,			
В	0.356	0.584		0.014	0.023				
Bı	1.270	1.651	Typical	0.050	0.065	Typical			
С	0.203	0.381	Typical	0.008	0.015	Typical			
D	22.352	23.622		0.880	0.930				
D1	20.320	20.320	Reference	0.800	0.800	Reference			
E	7.620	8.382		0.300	0.330	· .			
E1	5.588	7.874		0.220	0.310				
e1	2.540	2.540	Typical	0.100	0.100	Typical			
eA	7.366	8.128	Reference	0.290	0.320	Reference			
ев	7.62	10.160		0.300	0.400	-			
L	3.175	3.810	· · ·	0.125	0.150				
N	18	18	· .	18	18				
S	5.08	1.397		0.020	0.055	· ·			
S1	0.381	1.270		0.015	0.050	······			

DS00049A




Package Type: 18-Lead Cerdip Dual In-line with Window (.300 mil)



Package Group: Ceramic Cerdip Dual In-line (CDP)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
Α		5.080			0.200	
A 1	0.381	1.524		0.015	0.070	
A 2	3.810	4.699		0.150	0.185	
Аз	3.180	4.445		0.150	0.175	
В	0.356	0.584		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
С	0.203	0.381	Typical	0.008	0.015	Typical
D	22.352	23.622		0.880	0.930	
D1	20.320	20.320	Reference	0.800	0.800	Reference
Е	7.620	8.382		0.300	0.330	
E1	5.588	7.874		0.220	0.310	
e 1	2.540	2.540	Typical	0.100	0.100	Typical
eA	7.366	8.128	Reference	0.290	0.320	Reference
ев	7.62	10.160		0.300	0.400	
L	3.175	3.810		0.125	0.150	
N	18	18		18	18	
S	5.08	1.397		0.020	0.055	
S1	0.381	1.270		0.015	0.050	








Package Group: Ceramic Cerdip Dual In-line (CDP)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
Α		.508			0.200	
A 1	0.381	1.778		0.015	0.070	
A2			Ref. A3			Ref. A3
Аз	3.81	4.445	-	0.150	0.175	
В	0.355	0.584		0.014	0.023	
B1	1.27 typ	1.27 typ	Typical	0.050 typ	0.050 typ	Typical
С	0.203	0.381	Typical	0.008	0.015	Typical
D	23.876	24.892		0.940	0.980	· · · ·
D1	22.86	22.86	Reference	0.900	0.900	Reference
E	7.62	8.382		0.300	0.330	
E1	5.588	7.874		0.220	0.310	.'
e 1	2.54	2.54	Typical	0.100	0.100	Typical
eA	7.62	7.62	Reference	0.300	0.300	Reference
ев	7.62	10.16		0.300	0.400	
L	3.175	3.81		0.125	0.150	
N	20	20		20	20	1
S	0.508	1.397		0.020	0.055	
S1	0.381	1.27		0.015	0.050	

DS00049A





Package Type: 22-Lead Ceramic Cerdip Dual In-line (.400 mil)

	Package Group: Ceramic Cerdip Dual In-line (CDP)						
Symbol	Millimeters			Inches			
	Min	Max	Notes	Min	Max	Notes	
α	0 °	10°		0 °	10°		
Α		5.715		—	0.225		
A 1	0.381	1.524		0.015	0.070		
A 2	_	—	Ref. A3	_	—	Ref. A3	
Аз	3.180	4.445		0.150	0.175		
В	0.356	0.584		0.014	0.023		
Bı	1.270	1.651	Typical	0.050	0.065	Typical	
С	0.2032	0.381	Typical	0.008	0.015	Typical	
D	26.670	27.940		1.050	1.100		
D1	25.400	25.400	Reference	1.000	1.000	Reference	
Е	10.160	10.922		0.400	0.430		
E1	8.890	10.414		0.350	0.410		
e 1	2.540	2.540	Typical	0.100	0.100	Typical	
eA	9.906	10.668	Reference	0.390	0.420	Reference	
ев	10.160	12.700		0.400	0.500		
L	3.175	3.810		0.125	0.150		
N	18	18		22	22		
S		1.270			0.050		
S1	0.127	1.270		0.005	0.050		


8-1-21

DS00049A

8




Package Type: 24-Lead Ceramic Cerdip Dual In-line (.300 mil)



	Pac	kage Group	: Ceramic Cerdip	Dual In-line	(CDP)	
	1. N	Millimete	rs		Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
Α		5.715			0.225	
A 1	0.381	1.905		0.015	0.075	
A 2		—	Ref. A3	_		Ref. A3
Аз	3.810	4.445		0.150	0.175	
В	0.356	0.584		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
С	0.203	0.381	Typical	0.008	0.015	Typical
D	31.115	32.385		1.225	1.275	
D1	27.940	27.940	Reference	1.100	1.100	Reference
E	7.620	8.382		0.300	0.330	
E1	5.588	7.894		0.220	0.310	
e 1	2.540	2.540	Typical	0.100	0.100	Typical
eA	7.366	8.128	Reference	0.290	0.320	Reference
ев	7.62	11.43		0.300	0.450	
L.	3.175	3.810		0.125	0.150	
N	24	24		24	24	
S	1.016	2.286		0.040	0.090	
S1	0.381	1.778		0.015	0.070	




Package Type: 24-Lead Ceramic Cerdip Dual In-line with Window (.300 mil)



	Package Group: Ceramic Cerdip Dual In-line (CDP)									
	Millimeters				Inches					
Symbol	Min	Max	Notes	Min	Мах	Notes				
α	0°	10°		0°	10°					
А	·	5.715			0.225					
A 1	0.381	1.905		0.015	0.075					
A 2	3.810	4.699		0.150	0.185					
Аз	3.810	4.445		0.150	0.175					
В	0.356	0.584		0.014	0.023					
B1	1.270	1.651	Typical	0.050	0.065	Typical				
С	0.203	0.381	Typical	0.008	0.015	Typical				
D	31.115	32.385		1.225	1.275					
D1	27.940	27.940	Reference	1.100	1.100	Reference				
E	7.62	8.382		0.300	0.330					
E1	5.588	7.874		0.220	0.310					
e1	2.540	2.540	Typical	0.100	0.100	Typical				
eA	7.366	8.128	Reference	0.290	0.320	Reference				
ев	7.62	11.43		0.300	0.450					
L	3.175	3.810		0.125	0.150					
N	24	24		24	24					
S	1.016	2.286		0.040	0.090					
S 1	0.381	1.778		0.015	0.070					




Package Type: 24-Lead Ceramic Cerdip Dual In-line (.600 mil)



		Millimete	: Ceramic Cerdip		Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	· · · · · · · · · · · · · · · · · · ·
Α	· ·	5.715		—	0.225	
A 1	0.381	1.524		0.015	0.075	
A 2	_		Ref. A3		-	Ref. A3
Аз	3.810	4.445		0.150	0.175	
В	0.356	0.584		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
С	0.203	0.381	Typical	0.008	0.015	Typical
D	31.115	32.385		1.225	1.275	
D1	27.940	27.940	Reference	1.100	1.100	Reference
Е	15.240	15.875		0.600	0.625	
E1	12.954	15.240		0.510	0.600	
e 1	2.540	2.540	Typical	0.100	0.100	Typical
eA	14.986	15.748	Reference	0.590	0.620	Reference
eв	15.240	18.034		0.600	0.710	
L	3.175	3.810		0.125	0.150	
N	24	24		24	24	
S	1.016	2.286		0.040	0.090	
S1	0.127	1.778		0.015	0.070	





Package Type: 24-Lead Ceramic Cerdip Dual In-line with Window (.600 mil)


		Millimete	ers		Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0 °	10°		0°	10°	
A		5.715			0.225	
A1	0.381	1.524		0.015	0.075	
A2	3.810	4.699		0.150	0.185	
Аз	3.810	4.445		0.150	0.175	
В	0.356	0.584		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
С	0.203	0.381	Typical	0.008	0.015	Typical
D	31.115	32.385		1.225	1.275	
D1	27.940	27.940	Reference	1.100	1.100	Referenc
Е	15.240	15.875		0.600	0.625	
E1	12.954	15.240		0.510	0.600	
e 1	2.540	2.540	Typical	0.100	0.100	Typical
eA	14.986	15.748	Reference	0.590	0.620	Reference
eB	15.240	18.034		0.600	0.710	
L	3.175	3.810		0.125	0.150	
N	24	24		24	24	
S	1.016	2.286		0.040	0.090	
S1	0.127	1.778		0.015	0.070	

© 1990 Microchip Technology Inc.

DS00049A




Package Type: 28-Lead Ceramic Cerdip Dual In-line (.600 mil)



		Millimete	rs		Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
А	<u> </u>	5.461			0.215	
A 1	0.381	1.524		0.015	0.060	
A2	¹		Ref. A3			Ref. A3
Аз	3.810	4.445		0.150	0.175	
В	0.356	0.584		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
С	0.203	0.381	Typical	0.008	0.015	Typical
D	36.195	36.195		1.425	1.475	
D1	33.020	33.020	Reference	1.300	1.300	Reference
E	15.240	15875		0.600	0.625	
E1	12.954	15.240		0.510	0.600	
e 1	2.540	2.540	Typical	0.100	0.100	Typical
eA	14.986	8.128	Reference	0.590	0.620	Reference
ев	15.240	18.034		0.600	0.710	
L	3.175	3.810		0.125	0.150	
N	28	28		28	28	
S	1.016	2.286		0.040	0.090	
S1	0.381	1.778		0.015	0.070	




Package Type: 28-Lead Ceramic Cerdip Dual In-line with Window (.600 mil)



	Package Group: Ceramic Cerdip Dual In-line (CDP)									
		Millimete	ers		Inches					
Symbol	Min	Max	Notes	Min	Max	Notes				
α	0°	10°		0 °	10°					
А		5.461			0.215					
A1	0.381	1.524		0.015	0.060					
A2	3.810	4.699		0.150	0.185					
Аз	3.810	4.445		0.150	0.175					
В	0.356	0.584		0.014	0.023					
B1	1.270	1.651	Typical	0.050	0.065	Typical				
С	0.203	0.381	Typical	0.008	0.015	Typical				
D	36.195	36.195		1.425	1.475					
D1	33.020	33.020	Reference	1.300	1.300	Reference				
E	15.240	15875		0.600	0.625					
E1	12.954	15.240		0.510	0.600					
e1	2.540	2.540	Typical	0.100	0.100	Typical				
eA	14.986	8.128	Reference	0.590	0.620	Reference				
ев	15.240	18.034		0.600	0.710					
L	3.175	3.810		0.125	0.150					
Ν	28	28		28	28					
S	1.016	2.286		0.040	0.090					
S1	0.381	1.778		0.015	0.070					




Package Type: 40-Lead Ceramic Cerdip Dual In-line (.600 mil)



		Millimete	rs		Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
Α	4.318	5.715		0.170	0.225	
A1	0.381	1.778	-	0.015	0.070	
A2	-	<u> </u>	Ref. A3		-	Ref. A3
Аз	3.810	4.445		0.150	0.175	
В	0.356	0.584		0.014	0.023	
Bı	1.270	1.651	Typical	0.050	0.065	Typical
С	0.203	0.381	Typical	0.008	0.015	Typical
D	51.435	52.705		2.025	2.075	
D1	48.260	48.260	Reference	1.900	1.900	Reference
E	15.240	15875		0.600	0.625	
E1	12.954	15.240		0.510	0.600	
e 1	2.540	2.540	Typical	0.100	0.100	Typical
eA	14.986	16.002	Reference	0.590	0.630	Reference
eв	15.240	18.034		0.600	0.710	
L	3.175	3.810		0.125	0.150	
N	40	40		40	40	
S	1.016	2.286	-	0.040	0.090	
S1	0.381	1.778		0.015	0.070	· ·



Package Type: 40-Lead Ceramic Cerdip Dual In-line with Window (.600 mil)



	Pad	ckage Group	: Ceramic Cerdip	Dual In-line	(CDP)	
		Millimete	ers		Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
А	4.318	5.715		0.170	0.225	
A 1	0.381	1.778		0.015	0.070	
A2	3.810	4.699	Ref. A3	0.150	0.185	Ref. A3
Аз	3.810	4.445		0.150	0.175	
В	0.356	0.584		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
С	0.203	0.381	Typical	0.008	0.015	Typical
D	51.435	52.705		2.025	2.075	
D1	48.260	48.260	Reference	1.900	1.900	Reference
Е	15.240	15875		0.600	0.625	
E1	12.954	15.240		0.510	0.600	
e 1	2.540	2.540	Typical	0.100	0.100	Typical
eA	14.986	16.002	Reference	0.590	0.630	Reference
ев	15.240	18.034		0.600	0.710	
L	3.175	3.810		0.125	0.150	
N	40	40		40	40	
S	1.016	2.286		0.040	0.090	
S1	0.381	1.778		0.015	0.070	



Ceramic Flatpack Family

	Symbol List for Ceramic Flatpack Package Parameters							
Symbol	Description of Parameters							
А	Distance between seating plane to highest point of body (lid)							
В	Width of terminal leads							
С	Thickness of terminal leads							
D	Largest overall package parameter of length							
D1	Body length parameter - end lead center to end lead center							
Е	Largest overall package width parameter outside of lead							
E2, E3	Body width parameters not including leads							
е	Linear spacing between center lines of body standoffs (terminal leads)							
н	Other package width parameter							
L	Distance from package body to end of lead							
Ν	Total number of potentially useable lead positions							
Q	Distance between seating plane and lead							
S	Distance from true position center line of No. 1 lead to the extremity of the body							
S1	Distance from other end lead edge positions to the extremity of the body							


Notes:

- 1. Controlling parameter: inches.
- Parameter "e1" ("e") is non-cumulative.
 Seating plane (standoff) is defined by board hole size.

4. Parameters "B" and "C" are nominal.



Package Type: 28-Lead Ceramic Flatpack



	Package Group: Ceramic Flatpack (CFPK)											
	Millimeters											
Symbol	Min	Max	Notes	Min	Max	Notes						
А	2.286	3.302		0.090	0.130							
В	0.381	0.4826		0.015	0.019	Typical						
С	0.0762	0.1524		0.003	0.006	Typical						
D	17.780	18.796		0.700	0.740							
D1	16.307	16.713		0.642	0.658	Reference						
E	9.652	10.668		0.380	0.420							
E2	9.756	-		0.180	-							
Eз	0.762	-		0.030	-	······································						
е	1.270	1.270		0.050	0.050	Typical						
н	22.352	29.464		0.880	1.160							
L	6.350	9.398		0.250	0.370							
N	28	28		28	28							
Q	0.660	1.143		0.026	0.045							
S	0.889	1.016		0.035	0.040							
S 1	0.254	0.381		0.010	0.015							

© 1990 Microchip Technology Inc.

DS00049A

8



Ceramic Leadless Chip Carrier Family


	Symbol List for Ceramic Leadless Chip Carrier Package Parameters								
Symbol	Description of Parameters								
Α	Thickness of base body								
A 1	Total package height								
A2	Distance from base body to highest point of body (lid)								
В	Width of terminal lead pin								
D	Largest overall package dimension of length								
D1, E1	Body length dimension - end lead center to end lead center								
Е	Largest overall package dimension of width								
е	Linear spacing								
e1	Linear spacing between edges of true lead positions (of corner terminal lead pads) lead corner to lead corner								
h	Depth of major index feature								
j	Width of minor index feature								
L	Distance from package edge to end of effective pad								
N	Total number of potentially useable lead positions								

Notes:

- 1. Controlling dimension: inches.
- Dimension "e₁" ("e") is non-cumulative.
 Seating plane (standoff) is defined by PC board hole size.
- 4. Dimension "B" is nominal.
- 5. Corner configuration optional.




Package Type: 28-Lead Ceramic Leadless Chip Carrier



	Package Group: Ceramic Leadless Chip Carrier (LCC)										
	Millimeters				Inches						
Symbol	Min	Max	Notes	Min	Max	Notes					
Α	1.397	2.159		0.055	0.085						
A 1	1.651	2.540		0.065	0.100						
A2	0.254	0.381		0.010	0.015						
В	0.5588	0.7112	Typical	0.022	0.028	Typical					
D	11.2268	11.684		0.442	0.460						
D1	7.620	7.620	Reference	0.300	0.300	Reference					
E	11.2268	11.684		0.442	0.460						
E1	7.620	7.620	Reference	0.300	0.300	Reference					
е	1.270	1.270	Typical	0.050	0.050	Typical					
e 1	0.38	_	Typical	0.015	-	Typical					
h	1.02	1.02	Reference	0.040	0.040	Reference					
j	0.51	0.51	Reference	0.020	0.020	Reference					
L	1.143	1.397	Typical	0.045	0.055	Typical					
N	28	28		28	28						



Package Type: 28-Lead Ceramic Leadless Chip Carrier with Window




	Pack	age Group:	Ceramic Leadles	s Chip Carri	er (LCC)		
		Millimete	ers	Inches			
Symbol	Min	Max	Notes	Min	Max	Notes	
А	1.397	2.159		0.055	0.085		
A1	2.286	3.302		0.090	0.100		
A2	0.889	1.143		0.035	0.045		
В	0.5588	0.7112	Typical	0.022	0.028	Typical	
D	11.2268	11.684		0.442	0.460		
D1	7.620	7.620	Reference	0.300	0.300	Reference	
Е	11.2268	11.684		0.442	0.460		
E1	7.620	7.620	Reference	0.300	0.300	Reference	
е	1.270	1.270	Typical	0.050	0.050	Typical	
e1	0.38		Typical	0.015	-	Typical	
h	1.02	1.02	Reference	0.040	0.040	Reference	
j	0.51	0.51	Reference	0.020	0.020	Reference	
L	1.143	1.397	Typical	0.045	0.055	Typical	
N	28	28	· .	28	28		

DS00049A



Package Type: 32-Lead Ceramic Leadless Chip Carrier




	Pack	age Group:	Ceramic Leadles	s Chip Carri	er (LCC)		
		Millimete	ers		Inches	Inches	
Symbol	Min	Max	Notes	Min	Max	Notes	
А	1.397	2.159		0.055	0.085		
A 1	2.54	3.048		0.100	0.120		
A2	0.254	0.381		0.010	0.015		
В	0.635	0.7112	Typical	0.025	0.026	Typical	
D	13.716	14.224		0.540	0.560		
D1	9.98	10.34	Reference	0.393	0.407	Reference	
Е	11.2268	11.684		0.442	0.458		
E1	7.442	7.80	Reference	0.293	0.307	Reference	
е	1.270	1.270	Typical	0.050	0.050	Typical	
e 1	0.38	-	Typical	0.015	-	Typical	
h	1.02	1.02	Reference	0.040	0.040	Reference	
j -	0.51	0.51	Reference	0.020	0.020	Reference	
L	1.143	1.397	Typical	0.045	0.055	Typical	
N	32	32		32	32		

8




Package Type: 32-Lead Ceramic Leadless Chip Carrier - FRIT



	1.100	Millimete	ers	Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
Α	1.397	2.159		0.055	0.085	
A 1	2.286	3.302		0.090	0.130	
A2	0.635	1.143		0.025	0.045	
В	0.5588	0.7112	Typical	0.022	0.028	Typical
D	13.716	14.224		0.540	0.560	
D1	7.620	7.620	Reference	0.300	0.300	Reference
Е	11.2268	11.6332		0.442	0.458	
E1	10.160	10.160	Reference	0.400	0.400	Reference
е	1.270	1.270	Typical	0.050	0.050	Typical
e 1	0.38		Typical	0.015	-	Typical
h	1.02	1.02	Reference	0.040	0.040	Reference
j	0.51	0.51	Reference	0.020	0.020	Reference
, L	1.143	1.397	Typical	0.045	0.055	Typical
N	32	32		32	32	




Package Type: 32-Lead Ceramic Leadless Chip Carrier with Window



	Pack	age Group:	Ceramic Leadles	s Chip Carri	er (LCC)	
		Millimete	ers	Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
А	1.397	2.159		0.055	0.085	
A1	2.286	3.302		0.090	0.130	
A2	0.889	1.143		0.035	0.045	
В	0.5588	0.7112	Typical	0.022	0.028	Typical
D	13.716	14.224		0.540	0.560	
D1	7.620	7.620	Reference	0.300	0.300	Reference
E	11.2268	11.6332		0.442	0.458	
E1	10.160	10.160	Reference	0.400	0.400	Reference
е	1.270	1.270	Typical	0.050	0.050	Typical
e 1	0.38	-	Typical	0.015	-	Typical
h	1.02	1.02	Reference	0.040	0.040	Reference
j	1.02	1.02	Reference	0.020	0.020	Reference
Ĺ	1.143	1.397	Typical	0.045	0.055	Typical
N	32	32		32	32	




Package Type: 32-Lead Ceramic Leadless Chip Carrier with FRIT Window



•		Millimete		s Chip Carrier (LCC) Inches			
Symbol	Min	Max	Notes	Min	Max	Notes	
A	1.397	2.159		0.055	0.085		
A1	2.286	3.302		0.090	0.130		
A2	0.889	1.143		0.035	0.045		
В	0.5588	0.7112	Typical	0.022	0.028	Typical	
D	13.716	14.224		0.540	0.560		
D1	7.620	7.620	Reference	0.300	0.300	Reference	
E	11.2268	11.6332		0.442	0.458		
E1	10.160	10.160	Reference	0.400	0.400	Reference	
е	1.270	1.270	Typical	0.050	0.050	Typical	
e1	0.38	-	Typical	0.015	-	Typical	
h	1.02	1.02	Reference	0.040	0.040	Reference	
j	0.51	0.51	Reference	0.020	0.020	Reference	
L	1.143	1.397	Typical	0.045	0.055	Typical	
N	32	32	· · ·	32	32		



Package Type: 44-Lead Ceramic Leadless Chip Carrier



	Pack	age Group:	Ceramic Leadles	s Chip Carri	er (LCC)	
		Millimete	rs		Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
А	1.37	2.082		0.054	0.082	
A 1	1.778	3.048		0.070	0.120	
A 2	0.254	1.143		0.010	0.045	
В	0.584	0.7112	Typical	0.023	0.028	Typical
D	16.256	16.8148		0.640	0.662	
D1	12.700	12.700	Reference	0.500	0.500	Reference
E	16.256	16.8148		0.640	0.662	
E1	12.700	12.700	Reference	0.500	0.500	Reference
e	1.270	1.270	Typical	0.050	0.050	Typical
e 1	0.38		Typical	0.015	-	Typical
h	1.02	1.02	Reference	0.040	0.040	Reference
j	0.51	0.51	Reference	0.020	0.020	Reference
L	1.143	1.397	Typical	0.045	0.055	Typical
N	44	44		44	44	





Plastic Dual In-line Family


	Symbol List for Plastic Dual In-line Package Parameters
Symbol	Description of Parameters
α	Angular spacing between min and max lead positions measured at the guage plane
Α	Distance between seating plane to highest point of body
A 1	Distance between seating plane and base plane
A 2	Base body thickness
В	Width of terminal leads
B1	Width of terminal lead shoulder which locate seating plane (standoff geometry optional)
С	Thickness of terminal leads
D	Largest overall package parameter of length
D1	Body length parameter - end lead center to end lead center
Е	Largest overall package width parameter outside of lead
E1	Body width parameters not including leads
eA	Linear spacing of true minimum lead position center line to center line
eв	Linear spacing between true lead position outside of lead to outside of lead
e 1	Linear spacing between center lines of body standoffs (terminal leads)
L	Distance from seating plane to end of lead
N	Total number of potentially useable lead positions
S	Distance from true position center line of No. 1 lead to the extremity of the body
S1	Distance from other end lead edge positions to the extremity of the body

Notes:

- 1. Controlling parameter: inches.
- Parameter "e," ("e") is non-cumulative.
 Seating plane (standoff) is defined by board hole size.
- Parameter "B₁" is nominal.
 Details of pin No. 1 identifier are optional.




Package Type: 8-Lead Plastic Dual In-line (.300 mil)



Package Group: Plastic Dual In-line (PLA)									
		Millimete	rs	Inches					
Symbol	Min	Max	Notes	Min	Max	Notes			
α	0°	10°		0°	10°				
А	_	4.064		_	0.160				
A 1	0.381	-		0.015	-				
A2	3.048	3.810	·	0.120	0.150				
В	0.356	0.559		0.014	0.022				
B1	1.524	1.524	Typical	0.060	0.060	Typical			
С	0.2032	0.381	Typical	0.008	0.015	Typical			
D	9.144	10.922		0.360	0.430				
D1	7.620	7.620	Reference	0.300	0.300	Reference			
E	7.620	8.255		0.300	0.325				
E1	6.096	7.112		0.240	0.280				
e1	2.489	2.591	Typical	0.098	0.102	Typical			
eA	7.620	7.620	Reference	0.300	0.300	Reference			
eв	7.874	9.906		0.310	0.390				
L	3.048	3.556		0.120	0.140				
N	8	8		8	8				
S	0.889	-		0.035	_				
S1	0.127	-		0.005	. –				



Package Type: 14-Lead Plastic Dual In-line (.300 mil)




Package Group: Plastic Dual In-line (PLA)								
		Millimete	ers		Inches			
Symbol	Min	Max	Notes	Min	Max	Notes		
α	0°	10°		0°	10°			
А	-	4.064		_	0.160			
A 1	0.381	-		0.015	-			
A 2	3.048	3.810		0.120	0.150			
В	0.356	0.559		0.014	0.022			
B1	1.524	1.524	Typical	0.060	0.060	Typical		
С	0.2032	0.381	Typical	0.008	0.015	Typical		
D	18.415	19.431		0.725	0.765			
D1	15.240	15.240	Reference	0.600	0.600	Reference		
Е	7.620	8.255		0.300	0.325			
E1	6.096	7.112		0.240	0.280			
e 1	2.4892	2.591	Typical	0.098	0.102	Typical		
eA	7.620	7.620	Reference	0.300	0.300	Reference		
ев	7.874	9.906		0.310	0.390			
L	3.048	3.556		0.120	0.140			
N	14	14		14	14			
S	0.889	_		0.035	_			
S1	0.127	_		0.005	-			

© 1990 Microchip Technology Inc.

DS00049A



Package Type: 16-Lead Plastic Dual In-line (.300 mil)




Package Group: Plastic Dual In-line (PLA)								
		Millimete	rs	Inches				
Symbol	Min	Max	Notes	Min	Max	Notes		
α	0°	10°		0°	10°			
A	-	4.064		-	0.160			
A 1	0.381	_		0.015	-			
A2	3.048	3.810		0.120	0.150			
В	0.356	0.559	· · · · · · · · · · · · · · · · · · ·	0.014	0.022			
B1	1.524	1.524	Typical	0.060	0.060	Typical		
С	0.2032	0.381	Typical	0.008	0.015	Typical		
D	18.923	19.939		0.745	0.785			
D1	17.780	17.780	Reference	0.700	0.700	Reference		
Е	7.620	8.255		0.300	0.325			
E1	6.096	7.112		0.240	0.280			
e 1	2.489	2.591	Typical	0.098	0.102	Typical		
eA	7.620	7.620	Reference	0.300	0.300	Reference		
ев	7.874	9.906		0.310	0.390			
L	3.0480	3.556		0.120	0.140			
N	16	16		16	16	· · · ·		
S	0.889		-	0.035				
S1	0.127	-		0.005	-			

DS00049A



Package Type: 18-Lead Plastic Dual In-line (.300 mil)




	Package Group: Plastic Dual In-line (PLA)								
		Millimete	ers		Inches				
Symbol	Min	Max	Notes	Min	Max	Notes			
α	0°	10°		0°	10°				
Α	-	4.064		-	0.160				
A 1	0.381	_		0.015	-				
A 2	3.048	3.810		0.120	0.150				
В	0.356	0.559		0.014	0.022				
B1	1.524	1.524	Typical	0.060	0.060	Typical			
С	0.203	0.381	Typical	0.008	0.015	Typical			
D	22.479	23.495		0.885	0.925				
D1	20.320	20.32	Reference	0.800	0.800	Reference			
Е	7.620	8.255		0.300	0.325				
E1	6.096	7.112		0.240	0.280				
e 1	2.489	2.591	Typical	0.098	0.102	Typical			
eA	7.620	7.620	Reference	0.300	0.300	Reference			
ев	7.874	9.906		0.310	0.390				
L	3.048	3.556		0.120	0.140				
N	18	18		18	18				
S	0.889	_		0.035					
S1	0.127	-		0.005	-				

© 1990 Microchip Technology Inc.

DS00049A




Package Type: 20-Lead Plastic Dual In-line (.300 mil)



-	Package Group: Plastic Dual In-line (PLA)								
		Millimete	rs	inches					
Symbol	Min	Max	Notes	Min	Max	Notes			
α	0°	10°		0°	10°				
Α	-	4.064		-	0.160				
A 1	0.381	-		0.015	_				
A2	3.048	3.810		0.120	0.150				
В	0.355	0.558		0.014	0.022				
B1	1.524	1.524	Typical	0.060	0.060	Typical			
С	0.203	0.381	Typical	0.008	0.015	Typical			
D	24.892	26.924		0.980	1.060				
D1	22.86	22.86	Reference	0.900	0.900	Reference			
E	7.620	8.255		0.300	0.325				
E1	6.096	7.112		0.240	0.280				
e 1	2.489	2.591	Typical	0.098	0.102	Typical			
eA	7.620	7.620	Reference	0.300	0.300	Reference			
ев	7.874	9.906	_	0.310	0.390				
L.	3.048	3.556		0.120	0.140				
N	20	20		20	20				
S	0.889			0.035	— ¹				
S1	0.127	-		0.005	-				





Package Typ	e: 22-Lead	Plastic Dual	In-line (.	400 mil)


	Package Group: Plastic Dual In-line (PLA)								
		Millimete	ers	Inches					
Symbol	Min	Max	Notes	Min	Max	Notes			
α	0°	10°		0°	10°				
Α		.180		-	.180				
A 1	0.381	-		0.015	-				
A 2	3.175	3.810		0.125	0.150				
В	0.356	0.559		0.014	0.022				
B1	1.524	1.524	Typical	0.060	0.060	Typical			
С	0.203	0.381	Typical	0.008	0.015	Typical			
D	26.670	28.448		1.050	1.120				
D1	25.400	25.400	Reference	1.000	1.000	Reference			
E	9.906	10.795		0.390	0.425				
E1	8.382	9.398		0.330	0.370				
e 1	2.489	2.591	Typical	0.098	0.102	Typical			
eA	10.160	10.160	Reference	0.400	0.400	Reference			
ев	10.160	12.192		0.400	0.480				
L	3.048	3.556		0.120	0.140				
N	22	22		22	22				
S	0.889	_		0.035	-				
S1	0.127	-		0.005	-				

© 1990 Microchip Technology Inc.

DS00049A



Package Type: 24-Lead Plastic Dual In-line (.600 mil)




Package Group: Plastic Dual In-line (PLA)								
		Millimete	rs		Inches			
Symbol	Min	Max	Notes	Min	Max	Notes		
α	0°	10°		0°	10°			
Α		5.080		-	0.200			
A 1	0.508			0.020	-			
A2	3.175	4.064		0.125	0.160			
В	0.356	0.559	1	0.014	0.022			
Bı	1.270	1.270	Typical	0.050	0.050	Typical		
С	0.2032	0.381	Typical	0.008	0.015	Typical		
D	30.353	32.385		1.195	1.275			
D1	27.940	27.940	Reference	1.100	1.100	Reference		
E	15.240	15.875	: ·:.	0.600	0.625			
E1	12.827	14.224		0.505	0.560			
e 1	2.489	2.591	Typical	0.098	0.102	Typical		
eA	15.240	15.240	Reference	0.600	0.600	Reference		
eв	15.494	17.272		0.610	0.680	· · · · · · · · · · · · · · · · · · ·		
L	3.048	3.556		0.120	0.140			
Ν	24	24		24	24			
S	0.889	-		0.035	-			
S1	0.127			0.005	-			

DS00049A



Package Type: 24-Lead Plastic Dual In-line (.300 mil)




		Millimete	ers	Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0 °	10°	
Α	_	4.064		-	0.160	
A 1	0.381	-		0.015	-	
A2	3.048	3.810		0.120	0.150	
В	0.356	0.559		0.014	0.022	
B1	1.524	1.524	Typical	0.060	0.060	Typical
С	0.2032	0.381	Typical	0.008	0.015	Typical
D	31.242	32.258		1.230	1.270	
D1	27.940	27.940	Reference	1.100	1.100	Reference
E	7.620	8.255		0.300	0.325	
E1	6.096	7.112		0.240	0.280	
e 1	2.489	2.591	Typical	0.098	0.102	Typical
eA	7.620	7.620	Reference	0.300	0.300	Reference
ев	7.874	9.906		0.310	0.390	
L	3.048	3.556		0.120	0.140	
Ν	24	24		24	24	
S	0.889	-		0.035	-	
S1	0.381	-		0.015	_	

© 1990 Microchip Technology Inc.

DS00049A




Package Type: 28-Lead Dual In-line Plastic (.600 mil)



Package Group: Plastic Dual-In-Line (PLA)								
		Millimete	rs	Inches				
Symbol	Min	Max	Notes	Min	Max	Notes		
α	0°	10°		0°	10°			
A	_	5.080		_	0.200	· · · · · · · · · · · · · · · · · · ·		
A 1	0.508	_		0.020	<u> </u>			
A2	3.175	4.064		0.125	0.160			
В	0.356	0.559		0.014	0.022			
B1	1.270	1.778	Typical	0.050	0.070	Typical		
С	0.2032	0.381	Typical	0.008	0.015	Typical		
D	35.560	37.084		1.400	1.460			
D1	33.020	33.020	Reference	1.300	1.300	Reference		
Е	15.240	15.875		0.600	0.625			
E1	12.827	13.970		0.505	0.550			
e1	2.489	2.591	Typical	0.098	0.102	Typical		
eA	15.240	15.240	Reference	0.600	0.600	Reference		
ев	15.240	17.272		0.600	0.680			
L	2.921	3.683		0.115	0.145			
N	28	28		28	28			
S	0.889			0.035	_			
S1	0.508			0.020	-			





Package Type: 40-Lead Plastic Dual In-line (.600 mil)

		Millimete	ers	Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
Α	-	5.080		_	0.200	
A 1	0.381	-		0.015		
A2	3.175	4.064		0.125	0.160	
В	0.356	0.559		0.014	0.022	
B1	1.270	1.778	Typical	0.050	0.070	Typical
С	0.2032	0.381	Typical	0.008	0.015	Typical
D	51.181	52.197		2.015	2.055	
D1	48.260	48.260	Reference	1.900	1.900	Reference
Е	15.240	15.875		0.600	0.625	
E1	13.462	13.970		0.530	0.550	
e1	2.489	2.591	Typical	0.098	0.102	Typical
eA	15.240	15.240	Reference	0.600	0.600	Reference
eв	15.240	17.272		0.600	0.680	
L	2.921	3.683		0.115	0.145	
N	40	40		40	40	
S	1.270	-		0.050	_ '	
S1	0.508	-		0.020	_	



Ν ____ Éı Pin No. 1 ев Indicator Area D s S1. Base Plane Seating Plane ۱ B Å1 e A2 Å в D1

Package Group: Plastic Dual In-line (PLA)								
		Millimete	ers	Inches				
Symbol	Min	Max	Notes	Min	Max	Notes		
α	0°	10°		0°	10°			
Α	-	5.080		-	0.200			
A 1	0.381	-		0.015	-			
A 2	3.175	4.064		0.125	0.160			
В	0.356	0.559		0.014	0.022			
B1	1.270	1.270	Typical	0.050	0.050	Typical		
С	0.2032	0.381	Typical	0.008	0.015	Typical		
D	61.468	62.230		2.420	2.450	······································		
D1	58.420	58.420	Reference	2.300	2.300	Reference		
Е	15.240	15.875		0.600	0.625			
E1	13.716	14.224		0.540	0.560			
e1	2.489	2.591	Typical	0.098	0.102	Typical		
eA	15.240	15.240	Reference	0.600	0.600	Reference		
eB	15.240	17.272		0.600	0.680			
L	2.921	3.683		0.115	0.145			
N	48	48		48	48			
S	1.270	. –		0.050	s. —			
S1	0.508			0.020	-			

Package Type: 48-Lead Plastic Dual In-line (.600 mil)



Plastic Leaded Chip Carrier Family

Symbol	Description of Parameters
Α	Distance from seating plane to highest point of body
A 1	Distance from lead shoulder to seating plane
СР	Seating plane coplanarity
D/E	Outside dimension
D1/E1	Plastic body dimension
D2/E2	Footprint
D3/E3	Footprint
LT	Lead thickness
N	Total number of potentially useable lead positions
Nd	Total number of leads on short side (rectangular)
Ne	Total number of leads on long side (rectangular)

Notes:

- 1 All dimensions and tolerances conform to ANSI Y14.5M-1982.
- Datum plane -H-located at top of mold parting line and coincident with top of lead. Where lead exits plastic body.
- Datums D-E and F-G to be determined where ⁄ 3` center leads exit plastic body at datum plane -H-1.

6`

7

- To be determined at seating plane -C-l.
- Transition is optional.
- Plastic body details between leads are optional.
- Dimensions D1 and E1 do not include mold protrusion. Allowable mold protrusion is .254 mm/.010 in. per side. Dimensions D and E include mold mismatch and are dtermined at parting line.
- /8\ Square: Details of pin 1 identifier are optional but must be located within one of the two zones indicated.

Rectangle: Details of pin 1 identifier are optional but must be located within zone indicated. If the number of terminals on a side is odd, terminal 1 is the center terminal.

- Location to datums -A-and -B-to be ′a∖ determined at plane -H-.
- 10 All dimensions and tolerances include lead trim offset and lead finish.
- These two dimensions determine maxi-/11\ mum angle of the lead for certain socket applications. If unit is intended to be socketed, it is advisable to review these dimensions with the socket supplier.

/12


Controlling dimension: inches.

Sum of dam bar protrusions to be 0.17 (.007) max per lead.

Feature is not required, but is optional at manufacturer's discretion.








	Pac	kage Group	Plastic Leaded	Chip Carrier (PLCC)	
		Millimete	rs	Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
Α	4.191	4.572		0.165	0.180	
A 1	2.413	2.921		0.095	0.115	
D	9.779	10.033		0.385	0.395	
D1	8.890	9.042		0.350	0.356	
D2	7.493	8.255		0.295	0.325	
D3	5.080	5.080	Reference	0.200	0.200	Reference
E	9.779	10.033		0.385	0.395	Weiter and
E1	8.890	9.042		0.350	0.356	
E2	7.493	8.255		0.295	0.325	a la fair ann an Airt
Eз	5.080	5.080	Reference	0.200	0.200	Reference
N	20	20		20	20	
CP	-	0.1016			0.004	1
LT	0.203	0.381		0.008	0.015	




Package Type: 28-Lead Plastic Leaded Chip Carrier (Square)



	Pac	kage Group	: Plastic Leaded	Chip Carrier	(PLCC)	
		Millimete	ers	Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
А	4.191	4.572		0.165	0.180	
A 1	2.413	2.921		0.095	0.115	
D	12.319	12.573		0.485	0.495	
D1	11.430	11.582		0.450	0.456	
D2	10.414	10.922		0.410	0.430	
D3	7.620	7.620	Reference	0.300	0.300	Reference
Е	12.319	12.573		0.485	0.495	
E1 6	11.430	11.582		0.450	0.456	
E2	10.414	10.922		0.410	0.430	
Eз	7.620	7.620	Reference	0.300	0.300	Reference
N	28	28		28	28	
· CP	— 1	0.1016			0.004	
LT	0.203	0.381		0.008	0.015	



Package Type: 32-Lead Plastic Leaded Chip Carrier (Rectangle)




ŝ.	Pac	kage Group:	Plastic Leaded C	Chip Carrier	(PLCC)		
		Millimete	rs	Inches			
Symbol	Min	Max	Notes	Min	Max	Notes	
Α	3.048	3.556		0.120	0.140		
A 1	1.905	2.413		0.075	0.095	•	
D	12.319	12.573		0.485	0.495		
D1	11.35	11.506		0.447	0.453		
D2	4.826	5.334	· · ·	0.190	0.210	······································	
D3	7.620	7.620	Reference	0.300	0.300	Reference	
E	14.859	15.113		0.585	0.595		
E1	13.893	14.046		0.547	0.553		
E2	6.096	6.858	i.	0.240	0.270	e transferences	
Eз	10.160	10.160	Reference	0.400	0.400	Reference	
N	32	32		32	32		
Nd	7	7		7	7 .		
Ne	9	9		9	9		
CP	-	0.1016		-	0.004		
LT	0.203	0.381		0.008	0.015	· · · · · · · · · · · · · · · · · · ·	

DS00049A



Package Type: 44-Lead Plastic Leaded Chip Carrier (Square)



	Pac	kage Group	: Plastic Leaded	Chip Carrier	(PLCC)		
		Millimeters			Inches		
Symbol	Min	Max	Notes	Min	Max	Notes	
А	4.191	4.572		0.165	0.180		
A 1	2.413	2.921		0.095	0.115		
D	17.399	17.653		0.685	0.695		
D1	16.510	16.662		0.650	0.656		
D2	15.494	16.002		0.610	0.630		
Dз	12.700	12.700	Reference	0.500	0.500	Reference	
E	17.399	17.653		0.685	0.695		
E1	16.510	16.662	· · ·	0.650	0.656		
E2	15.494	16.002		0.610	0.630		
E3	12.700	12.700	Reference	0.500	0.500	Reference	
N	44	44		44	44		
CP	_	0.1016		-	0.004		
LT	0.203	0.381		0.008	0.015		



Plastic Small Outline Family


	Symbol List for Small Outline Package Parameters						
Symbol	Description of Parameters						
α	Angular spaciing between min and max lead positions measured at the guage plane						
Α	Distance between seating plane to highest point of body						
A 1	Distance between seating plane and base plane						
В	Width of terminals						
С	Thickness of terminals						
D	Largest overall package parameter of length						
E	Largest overall package width parameter not including leads						
е	Linear spacing of true minimum lead position center line to center line						
н	Largest overall package dimension of width						
L	Length of terminal for soldering to a substrate						
N	Total number of potentially useable lead postions						
CP	Seating plane coplanarity						

Notes:

- 1. Controlling parameter: inches.
- 2. All packages are gull wing lead form.
- 3. "D" and "E" are reference datums and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .15 mm (.0086 inches).
- 4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area to indicate pin 1 position.
- 5. Terminal numbers are shown for reference.



Package Type: 8-Lead Plastic Surface Mount (SOIC - Narrow, 150 mil Body)




	Package Group: Plastic SOIC (SN)										
		Millimete	ers	Inches							
Symbol	Min	Max	Notes	Min	Max	Notes					
α	0°	8°		0°	8°						
Α	1.3716	1.7272		0.054	0.068						
A 1	0.1016	0.2489		0.004	0.0098						
В	0.3556	0.4826		0.014	0.019						
С	0.1905	0.2489		0.0075	0.0098	· .					
D	4.8006	4.9784		0.189	0.196	-					
E	3.810	3.9878		0.150	0.157						
е	1.270	1.270	Typical	0.050	0.050	Typical					
Н	5.8166	6.1976		0.229	0.244						
h	0.381	0.762		0.015	0.030						
L	0.508	1.016		0.020	0.040						
N	8	8	-	8	8						
CP	-	0.1016		-	0.004						

© 1990 Microchip Technology Inc.




Package Type: 8-Lead Plastic Surface Mount (SOIC - Medium, 200 mil Body)



	Package Group: Plastic SOIC (SM)										
		Millimeter	rs	Inches							
Symbol	Min	Max	Notes	Min	Max	Notes					
α	0°	8°		0°	8 °						
Α	1.778	2.032		0.070	0.080						
A1	0.1016	0.2489		0.004	0.0098						
В	0.3556	0.4826	·····	0.014	0.019						
С	0.1905	0.2489		0.0075	0.0098						
D	5.08	5.334		0.200	0.210						
E	5.156	5.410		0.203	0.213						
e	1.270	1.270	Typical	0.050	0.050	Typical					
н	7.62	8.382		0.300	0.330						
h	0.381	0.762		0.015	0.030						
L	0.508	1.016	· · · ·	0.020	0.040						
N	14	14		14	14						
CP	_	0.1016	· · · · · · · · · · · · · · · · · · ·	-	0.004						




Package Type: 14-Lead Plastic Surface Mount (SOIC - Narrow, 150 mil Body)



	Package Group: Plastic SOIC (SN)										
		Millimete	rs	Inches							
Symbol	Min	Max	Notes	Min	Max	Notes					
α	0°	8 °		0°	8 °						
Α	1.3716	1.7272		0.054	0.068						
A 1	0.1016	0.2489		0.004	0.0098						
В	0.3556	0.4826		0.014	0.019						
С	0.1905	0.2489		0.0075	0.0098						
D	5.08	5.334		0.387	0.393						
E	3.810	3.9878		0.150	0.157						
е	1.270	1.270	Typical	0.050	0.050	Typical					
Н	5.8166	6.1976		0.229	0.244						
h	0.381	0.762		0.015	0.030						
L	0.4064	1.143		0.016	0.045						
N	14	14		16	16	······					
СР	_	0.1016		-	0.004						




Package Type: 14-Lead Plastic Surface Mount (SOIC - Wide. 300 mil Body)



	Package Group: Plastic SOIC (SO)										
		Millimete	rs		Inches	-					
Symbol	Min	Max	Notes	Min	Max	Notes					
α	0°	8°		0 °	8 °						
А	2.3622	2.6416		0.093	0.104						
A 1	0.1016	0.2997		0.004	0.0118	·					
В	0.3556	0.4826		0.014	0.019						
С	0.2413	0.3175	· · ·	0.0095	0.0125						
D	0.8763	9.271		0.345	0.365						
E	7.4168	7.5946		0.292	0.299						
е	1.270	1.270	Typical	0.050	0.050	Typical					
Н	10.0076	10.6426		0.394	0.419	11 - 11 - 11 - 11 - 11 - 11 - 11 - 11					
h	0.381	0.762		0.015	0.030						
L	0.4064	1.143		0.016	0.045						
N	14	14		14	14						
ср		0.1016		-	0.004						



Package Type: 16-Lead Plastic Surface Mount (SOIC - Narrow, 150 mil Body)




		Packag	ge Group: Plastic	c SOIC (SN)		
		Millimete	ers	Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	8 °		0°	8 °	
Α	1.3716	1.7272		0.054	0.068	
A 1	0.1016	0.2489		0.004	0.0098	
В	0.3556	0.4826		0.014	0.019	
С	0.1905	0.2489		0.0075	0.0098	
D	5.08	5.334		0.387	0.393	
Е	3.810	3.9878		0.150	0.157	
е	1.270	1.270	Typical	0.050	0.050	Typical
н	5.8166	6.1976		0.229	0.244	
h	0.381	0.762		0.015	0.030	
L	0.4064	1.143		0.016	0.045	
N	14	14		16	16	
СР	_ ·	0.1016		-	0.004	

© 1990 Microchip Technology Inc.




Package Type: 16-Lead Plastic Surface Mount (SOIC - Wide, 300 mil Body)



		Packag	e Group: Plastic	c SOIC (SO)		
		Millimete	rs	Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
α	0 °	8°		0°	8 °	
Α	2.3622	2.6416	-	0.093	0.104	-
A1	0.1016	0.2997		0.004	0.0118	
В	0.3556	0.4826		0.014	0.019	
С	0.2413	0.3175	·	0.0095	0.0125	
D	10.1092	10.4902		0.398	0.413	
Е	7.4168	7.5946	· · · · · · · · · · · · · · · · · · ·	0.292	0.299	
е	1.270	1.270	Typical	0.050	0.050	Typical
Н	10.0076	10.6426		0.394	0.419	- 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10
h	0.381	0.762		0.015	0.030	•
L.	0.4064	1.143		0.016	0.045	
N	16	16	·····	16	16	
CP		0.1016		-	0.004	




Package Type: 18-Lead Plastic Surface Mount (SOIC - Wide, 300 mil Body)



	Package Group: Plastic SOIC (SO)										
		Millimete	ers	Inches							
Symbol	Min	Max	Notes	Min	Max	Notes					
α	0°	8°		0°	8 °						
Α	2.3622	2.6416		0.093	0.104						
Α,	0.1016	0.2997		0.004	0.0118						
В	0.3556	0.4826		0.014	0.019						
С	0.2413	0.3175		0.0095	0.0125						
D	11.3538	11.7348		0.447	0.462						
E .	7.4168	7.5946		0.292	0.299						
е	1.270	1.270	Typical	0.050	0.050	Typical					
н	10.0076	10.6426	-	0.394	0.419						
h	0.381	0.762		0.015	0.030						
L	0.4064	1.143		0.016	0.045						
N	18	18		18	18						
CP	-	0.1016		-	0.004						




Package Type: 20-Lead Plastic Surface Mount (SOIC - Wide, 300 mil Body)



		Packag	e Group: Plastic	SOIC (SO)		
	× .	Millimete	rs	Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
α	0 °	8 °		0°	8 °	
Α	2.3622	2.6416		0.093	0.104	
A 1	0.1016	0.2997		0.004	0.0118	
В	0.3556	0.4826		0.014	0.019	· · · · · · · · · · · · · · · · · · ·
С	0.2413	0.3175	·	0.0095	0.0125	
D	12.5984	13.0048		0.496	0.512	
E	7.4168	7.5946		0.292	0.299	
е	1.270	1.270	Typical	0.050	0.050	Typical
Н	10.0076	10.6426		0.394	0.419	1
h	0.381	0.762		0.015	0.030	
L	0.4064	1.143		0.016	0.045	
N	20	20		20	20	
CP		0.1016			0.004	· ·



Package Type: 24-Lead Plastic Surface Mount (SOIC - Wide, 300 mil Body)



Package Group: Plastic SOIC (SO)									
		Millimete	rs	Inches					
Symbol	Min	Max	Notes	Min	Max	Notes			
α	0°	8 °	,	0°	8 °				
Α	2.3622	2.6416		0.093	0.104				
A 1	0.1016	0.2997		0.004	0.0118				
В	0.3556	0.4826		0.014	0.019				
С	0.2413	0.3175		0.0095	0.0125				
D	15.2146	15.5956		0.599	0.614				
E	7.4168	7.5946		0.292	0.299				
е	1.270	1.270	Typical	0.050	0.050	Typical			
н	10.0076	10.6426		0.394	0.419				
h	0.381	0.762		0.015	0.030				
L	0.4064	1.143		0.016	0.045				
N	24	24		24	24				
CP	_	0.1016		-	0.004				

8-2-27


© 1990 Microchip Technology Inc.



A1

Packaging Diagrams and Parameters

Package Type: 28-Lead Plastic Surface Mount (SOIC - Wide, 300 mil Body)



	Package Group: Plastic SOIC (SO)										
		Millimete	rs	Inches							
Symbol	Min	Max	Notes	Min	Max	Notes					
α	0°	8 °		0°	8°						
Α	2.3622	2.6416		0.093	0.104						
A1	0.1016	0.2997		0.004	0.0118						
В	0.3556	0.4826		0.014	0.019						
С	0.2413	0.3175		0.0095	0.0125						
D	17.7038	18.0848		0.697	0.712						
E	7.4168	7.5946		0.292	0.299	· .					
е	1.270	1.270	Typical	0.050	0.050	Typical					
Н	10.0076	10.6426		0.394	0.419						
h	0.381	0.762		0.015	0.030						
L	0.4064	1.143		0.016	0.045						
Ň	28	28		28	28	1111 A. 1					
CP	-	0.1016		-	0.004						



APPENDIX OFFICE LOCATIONS

Factory Represent	tativesA-	1
Distributors	A-	5
Field Offices	A-	12



Factory Representatives

CANADA

British Columbia

Enerlec Sales, Ltd. 3671 Viking Way #7 Richmond, B.C. V6V 1W1 Tel: 604 273 0882 Fax: 604 273 0884

Ontario

Dynasty Components, Inc. 6295 Northam Drive, Unit 1 Missisauga, Ont. L4V 1W8 Tel: 416 672 5977 Fax: 416 672 6252

Dynasty Components, Inc. 174 Colonnade Road - Unit 21 Nepean, Ontario K2E 7J5 Tel: 613 723 0725 Fax: 613 723 8820

Quebec

Dynasty Components, Inc. 1870 Blvd. des Sources, # 304 Pointe Claire, P.Q. H9R 5N4 Tel: 514 694 0275 Fax: 514 694 6826

SOUTH AMERICA

<u>Brazil</u>

Hitech Commercial & Industrial Av. Eng. Luiz Carlos Berrini 801 Conj. 111/121 - CEP: 04571 Brooklin, Sao Paulo Tel: 011 531 9355 Fax: 011 240 2650 Telex: 11 53288

USA

<u>Alabama</u>

Electramark, Inc. 4950 Corporate Dr., Suite 130L Huntsville, AL 35805 Tel: 205 830 4400 Fax: 205 830 4406

Arizona

Western High Tech Marketing, Inc. 9414 E. San Salvador Scottsdale, AZ 85258 Tel: 602 860 2702 Fax: 602 860 2712

<u>Arkansas</u>

Comptech Sales, Inc. 9810 E. 42nd Street, Suite 219 Tulsa, OK 74146 Tel: 918 622 7744 Fax: 918 660 0340

California

QuadRep Southern 28720 Roadside Dr. - Suite 227 Agoura, CA 91301 Tel: 818 597 0222 Fax: 818 597 1116

QuadRep Southern 4 Jenner Street, Suite 120 Irvine, CA 92718 Tel: 714 727 4222 Fax: 714 727 4033

QuadRep Southern 7585 Ronson Road, Suite 100 San Diego, CA 92111 Tel: 619 560 8330 Fax: 619 560 9156

QuadRep, Inc. 2713 North First Street San Jose, CA 95134 Tel: 408 432 3300 Fax: 408 432 3428

Colorado

Western Region Marketing 9176 Marshall Place Westminster, CO 80030 Tel: 303 428 8088 Fax: 303 426 8585

Factory Representatives

Connecticut

VISTAssociates, Inc. 2505 Main Street Stratford, CT 06497 Tel: 203 375 5456 Fax: 203 375 6907

Delaware

Tritek Sales 21 E. Euclid Avenue Haddonfield, NJ 08033 Tel: 609 429 1551 Fax: 609 429 4915

District of Columbia

Parogem, Inc. 3201 Harness Creek Road Annapolis, MD 21403 Tel: 301 269 1898 Fax: 301 974 8170

Florida

Electramark, Inc. 401 Whooping Loop, Suite 1565 Altamonte Springs, FL 32701 Tel: 407 830 0844 Fax: 407 830 0847

Electramark, Inc. 1700 N Dixie Hwy - Suite 126 Boca Raton, FL 33432 Tel: 407 392 1763 Fax: 407 392 7188

Electramark, Inc. 6105E Memorial Hwy Tampa, FL 33615 Tel: 813 889 7775 Fax: 813 889 7772

<u>Georgia</u>

Electramark, Inc. 6030H Unity Drive Norcross, GA 30071 Tel: 404 446 7915 Fax: 404 263 6389

<u>Idaho</u>

QR/Crown, Inc. 1111 South Orchard, Suite 112 Boise, ID 83702 Tel: 208 344 9588 Fax: 208 344 9550

Illinois

Janus Incorporated 650 E. Devon Ave. Itasca, IL 60143 Tel: 708 250 9650 Fax: 708 250 8761

SPS Associates, Ltd. 3301 Rider Trail South Earth City, MO 63045 Tel: 314 291 0520 Fax: 314 291 7138

<u>Indiana</u>

Electro Reps, Inc. 407 Airport North Office Park Fort Wayne, IN 46825 Tel: 219 489 8205 Fax: 219 484 2897

Electro Reps, Inc. 7240 Shadeland Station #275 Indianapolis, IN 46256 Tel: 317 842 7202 Fax: 317 841 0230

<u>lowa</u>

SPS Associates, Ltd. 119 - 19th Street, Suite 102 West Des Moines, IA 50265 Tel: 515 225 0607 Fax: 515 225 8713 Telex: TWX:910 380

<u>Kansas</u>

SPS Associates, Ltd. 300 A. Clairborne Olathe, KS 66062 Tel: 913 764 4460 Fax: 913 764 6161

SPS Associates, Ltd. 501 Lancaster Dr. Wichita, KS 67230 Tel: 316 733 4415 Fax: 316 733 5218

Kentucky

Electro Reps, Inc. 7240 Shadeland Station #275 Indianapolis, IN 46256 Tel: 317 842 7202 Fax: 317 841 0230

JMK Electronics 7921 Euclid Rd., Suite B Cincinnati, OH 45243 Tel: 513 271 3860 Fax: 513 271 6321

Louisiana

Comptech Sales, Inc. 15415 Katy Fwy., Suite 102 Houston, TX 77094 Tel: 713 492 0005 Fax: 713 492 6116

Comptech Sales, Inc. 2401 Gateway Dr., Suite 114 Irving, TX 75063 Tel: 214 751 1181 Fax: 214 550 8113

Maine

VISTAssociates, Inc. 237 Cedar Hill Street Marlborough, MA 01752 Tel: 508 481 9277 Fax: 508 460 1869 Telex: 710-380-0466

Maryland

Parogem, Inc. 3201 Harness Creek Road Annapolis, MD 21403 Tel: 301 269 1898 Fax: 301 974 8170

Massachusetts

VISTAssociates, Inc. 237 Cedar Hill Street Marlborough, MA 01752 Tel: 508 481 9277 Fax: 508 460 1869 Telex: 710-380-0466

<u>Michigan</u>

J.L.Montgomery Associates, Inc. 34405 W. 12 Mile Rd., Suite 149 Farmington Hills, MI 48333-2726 Tel: 313 489 0099 Fax: 313 489 0189

Factory Representatives

Minnesota

Comprehensive Technical Sales, Inc. 6525 City West Parkway Eden Prairie, MN 55344 Tel: 612 941 7181 Fax: 612 941 4322

<u>Mississippi</u>

Electramark, Inc. 4950 Corporate Dr., Suite 130L Huntsville, AL 35805 Tel: 205 830 4400 Fax: 205 830 4406

<u>Missouri</u>

SPS Associates, Ltd. 3301 Rider Trail South Earth City, MO 63045 Tel: 314 291 0520 Fax: 314 291 7138

Montana

QR/Crown, Inc. 1111 South Orchard, Suite 112 Boise, ID 83702 Tel: 208 344 9588 Fax: 208 344 9550

<u>Nebraska</u>

SPS Associates, Ltd. 21930 Locust Street Panama, NE 68419 Tel: 402 788 2536 Fax: 402 788 2537

<u>Nevada</u>

QuadRep, Inc. 2713 North First Street San Jose, CA 95134 Tel: 408 432 3300 Fax: 408 432 3428

Western High Tech Marketing, Inc. 9414 E. San Salvador Scottsdale, AZ 85258 Tel: 602 860 2702 Fax: 602 860 2712

New Hampshire

VISTAssociates, Inc. 237 Cedar Hill Street Marlborough, MA 01752 Tel: 508 481 9277 Fax: 508 460 1869 Telex: 710-380-0466

New Jersey

Technical Marketing Group 175-3C Fairfield Ave. W. Caldwell, NJ 07006 Tel: 201 226 3300 Fax: 201 226 9518

Tritek Sales 21 E. Euclid Avenue Haddonfield, NJ 08033 Tel: 609 429 1551 Fax: 609 429 4915

New Mexico

Western High Tech Marketing 4205 Montgomery, NE Albuquerque, NM 87109 Tel: 505 884 2256 Fax: 505 884 2258

New York

Apex Associates, Inc. 1210 Jefferson Rd. Rochester, NY 14623 Tel: 716 272 7040 Fax: 716 272 7756

Technical Marketing Group 20 Broad Hollow Rd., #3001 Melville, NY 11747 Tel: 516 351 8833 Fax: 516 351 8667

Technical Marketing Group 175-3C Fairfield Ave. W. Caldwell, NJ 07006 Tel: 201 226 3300 Fax: 201 226 9518

North Carolina

Zucker Associates 4070 Barrett Drive Raleigh, NC 27609 Tel: 919 782 8433 Fax: 919 782 8476

North Dakota

Comp. Technical Sales, Inc. 6525 City West Parkway Eden Prairie, MN 55344 Tel: 612 941 7181 Fax: 612 941 4322

<u>Ohio</u>

JMK Electronics 7921 Euclid Rd., Suite B Cincinnati, OH 45243 Tel: 513 271 3860 Fax: 513 271 6321

JMK Electronics 124B Woolery Lane Dayton, OH 45415 Tel: 513 898 8834 Fax: 513 898 8863

JMK Electronics 7050 Engle Road, Suite 100 Middleburg Heights, OH 44130 Tel: 216 234 1202 Fax: 216 234 1912

Oklahoma

Comptech Sales, Inc. 9810 E. 42nd Street, Suite 219 Tulsa, OK 74146 Tel: 918 622 7744 Fax: 918 660 0340

Oregon

QR/Crown, Inc. 17020 SW Upper Boones Ferry Road, Suite 202 Portland, OR 97224 Tel: 503 620 8320 Fax: 503 639 4023

Pennsylvania

Tritek Sales 21 E. Euclid Avenue Haddonfield, NJ 08033 Tel: 609 429 1551 Fax: 609 429 4915

JMK Electronics 7921 Euclid Rd., Suite B Cincinnati, OH 45243 Tel: 513 271 3860 Fax: 513 271 6321

Rhode Island

VISTAssociates, Inc. 237 Cedar Hill Street Marlborough, MA 01752 Tel: 508 481 9277 Fax: 508 460 1869 Telex: 710-380-0466

Factory Representatives

South Carolina

Zucker Associates 4070 Barrett Drive Raleigh, NC 27609 Tel: 919 782 8433 Fax: 919 782 8476

South Dakota

Comp. Technical Sales, Inc. 6525 City West Parkway Eden Prairie, MN 55344 Tel: 612 941 7181 Fax: 612 941 4322

Tennessee

Electramark, Inc. 4950 Corporate Dr., Suite 130L Huntsville, AL 35805 Tel: 205 830 4400 Fax: 205 830 4406

Zucker Associates 4070 Barrett Drive Raleigh, NC 27609 Tel: 919 782 8433 Fax: 919 782 8476

<u>Texas</u>

Comptech Sales, Inc. 11130 Jollyville Rd., Suite 200 Austin, TX 78759 Tel: 512 343 0300 Fax: 512 345 2530

Comptech Sales, Inc. 802 E Harrison - Suite 19 Harlingen, TX 78523 Tel: 512 428 7503 Fax: 512 428 0242

Comptech Sales, Inc. 15415 Katy Fwy., Suite 102 Houston, TX 77094 Tel: 713 492 0005 Fax: 713 492 6116

Comptech Sales, Inc. 2401 Gateway Dr., Suite 114 Irving, TX 75063 Tel: 214 751 1181 Fax: 214 550 8113

Western High Tech Marketing, Inc. 4205 Montgomery NE Albuquerque, NM 87109 Tel: 505 884 2256 Fax: 505 884 2258

<u>Utah</u>

Western Region Marketing 3539 S Main - Suite 210 Salt Lake City, UT 84115 Tel: 801 268 9768 Fax: 801 268 9773

Vermont

VISTAssociates, Inc. 237 Cedar Hill Street Marlborough, MA 01752 Tel: 508 481 9277 Fax: 508 460 1869 Telex: 710-380-0466

Virginia

Parogem, Inc. 3201 Harness Creek Road Annapolis, MD 21403 Tel: 301 269 1898 Fax: 301 974 8170

Washington

QR/Crown, Inc. 375 118th Ave., Suite 110 Bellevue, WA 98005 Tel: 206 453 5100 Fax: 206 646 8775

West Virginia

JMK Electronics 124B Woolery Lane Dayton, OH 45415 Tel: 513 898 8834 Fax: 513 898 8863

Wisconsin

Janus, Inc. W239 N 1690 Busse Road Waukesha, WI 53188 Tel: 414 542 7575 Fax: 414 542 7634

Wyoming

Western Region Marketing 9176 Marshall Place Westminster, CO 80030 Tel: 303 428 8088 Fax: 303 426 8585

Distributors

AFRICA

South Africa

Pace Electronic Components (PTY) LTD. Cnr. Van Acht & Gewel Streets P.O. Box 7014 Isando 1600/Transvaal Tel: 11 974 1211/6 Fax: 11 974 1271 Telex: 4-29023

ASIA

<u>Japan</u>

Marubeni Hytech Corporation Marubeni Hytech Bldg. 4-20-22, Koishikawa Bunkyo-Ku, Tokyo 112, Tel: 81 3 817-4921 Fax: 81 3 817-4880

<u>Korea</u>

Daeho Corporation 1004, Keo Yang Building 51-8 Soosong Dong Chongro-Ku,Seoul, Tel: 82 2 739-8543 Fax: 82 2 739-6040

CANADA

Alberta

ITT Multicomponents 3015 - 5th Ave. N.E. - Suite 210 Calgary, Alberta, T2A 6T8 Tel: 403 273-2780 Fax: 403 273-7458

Future Electronics 3833 - 29th Street N.E. Calgary, Alta. T1Y 6B5 Tel: 403 250-5550 Fax: 403 291-7054

ITT Multicomponents 9840 - 47th Avenue - Suite 3 Edmonton, Alta. T6E 5P3 Tel: 403 436-9555 Fax: 403 438-4983

Future Electronics 5312 Calgary Trail Edmonton, Alta. T6H 4J8 Tel: 403 438-2858 Fax: 403 434-0812

British Columbia

ITT Multicomponents 3455 Gardner Court Burnaby, B.C., V5G 4J7 Tel: 604 291-8866 Fax: 604 291-1227

Future Electronics 1695 Boundary Road Vancouver, B.C., V5K 4X7 Tel: 604 294-1166 Fax: 604 294-1206

<u>Manitoba</u>

Future Electronics 106 King Edward Winnipeg, Man. R3H 0N8 Tel: 204 786-7711

ITT Multicomponents 1313 Border Street - Suite 35 Winnipeg, Manitoba, R3H 0M4 Tel: 204 697-2300 Fax: 204 697-2293

<u>Ontario</u>

ITT Multicomponents 300 N. Rivermede Road Concord, Ont. L4K 2Z4 Tel: 416 736-1144 Fax: 416 736-4831

Future Electronics 82 St. Regis Downs View, Ont. M3J 1S6 Tel: 416 638-4771 Fax: 416 638-2936

ITT Multicomponents 39 Robertson Rd. #506, Bell Mews Nepean, Ont. K2H 8R2 Tel: 613 596-6980 Fax: 613 596-6987

Future Electronics 1050 Baxter Road Ottawa, Ont. K2C 3P2 Tel: 613 820-8313 Fax: 613 820-3271

Quebec

Future Electronics 237 Hymus Boulevard Pointe Claire, P.Q. H9R 5C7 Tel: 514 694-7710 Fax: 514 695-3707

Future Electronics 1990 Charest Blvd. West - #190 St. Foy, P.Q. G1N 4K8 Tel: 418 682-8092 Fax: 418 682-8303

ITT Multicomponents 5713 Chemin St. Francois Ville St. Laurent, P.Q. H4S 1W9 Tel: 514 335-7697 Fax: 514 335-9330

Saskatchewan

ITT Multicomponents 3521 - 8th St. East, #209 Saskatoon, Sask. S7H 0W5 Tel: 306 373-7138 Fax: 306 373-7390

Distributors

EUROPE

Austria

Bacher El. Geraete GmbH Rotenmuehlgasse 26 A-1120 Wien Tel: 0222 813564 Fax: 0222 834276

Belgium

Velleman N.V. Legen Heirweg Industrieterrein 27 B-9751 Gavere Tel: 091 843611 Fax: 091 844362 Telex: 11668

Denmark

Nordisk Elektronik AS Transformervej 17 DK-2730 Herlev Tel: 02 842000

England

Polar Electronics PLC Cherrycourt Way Leighton Buzzard Bedfordshire LU7 8YY Tel: 0525 377093

V.S.I. Electronics Ltd. Roydonbury Ind. Park Horsecroft Road Harlow, Essex CM19 5BY Tel: 0279 29666

Campbell Collins Ltd. 162 High Street Stevenage Hertfordshire Tel: 0438 369466

Future Electronics Ltd. Petersfield Avenue Slough, Berkshire, SL2 5EA

Finland

Komdel Oy Meteorinkatu 3 SF-02211 Espoo Tel: 0 885011

France

Ericsson 1 parc Club Ariane Rue Helene Boucher 78284 Guyancourt Tel: 30 64 09 00 Fax: 30 64 11 46

DS00056C-6

France (cont.)

P.E.P. 6 Rue Ambroise Croizat ZI des Glaises 91122 Palaiseau Cedex Tel: 64 47 00 31 Fax: 64 47 00 84

Mecodis Parc d'Activites 3 Allee des Erables 94042 Creteil Cedex Tel: 43 99 44 00 Fax: 43 99 98 28

Germany

Metronik GmbH Leonhardsweg 2 8025 Unterhaching Tel: 089 611080 Fax: 089 611468

Semitron W. Roeck GmbH Im Gut 1 D-7891 Kuessaberg 6 Tel: 07742 7011 Fax: 07742 6901

Electronic 2000 Vertriebs AG Stahlgruberring 12 D-8000 Muenchen 82 Tel: 089 42001-0 Fax: 089 42001210

Ireland

Eltech Agencies, ltd. Lehanaghmore Farmers Cross, Cork

Israel

Elina Ltd. 3, Hametzuda Street Azur 58001, Holon Tel: 3 559 0275/6 Fax: 3 559 0270

Italy

Deutsche ITT/Intesi Viale Milanofiori, E/5 20090 Assago Milano Tel: 2 8247 0215 Fax: 2 8247 0278

Eurelettronica Srl Viale E. Fermi 8 20094 Assago Milano Tel: 2 488 0022 Fax: 2 488 0275

Field Offices

Italy (cont.)

Kevin Via del Gradenigo, 3 20148 Milano Tel: 2 4870 6300 Fax: 2 4870 6500

Netherlands

Semicon B.V. P.O. Box 258, Gulberg 33 NL-5670 AG Nuenen Tel: 040 837075 Fax: 040 832300

<u>Norway</u>

Morgenstierne & Co. A/S Konghellengaten 3/5 N-0569 Oslo 5 Tel: 02 356110

Portugal

Digicontrole Dpt. Comercial Ave. Eng. Arantes E Oliveira 52d 1900 Lisboa Tel: 11 805 730 Fax: 11 890 373

<u>Spain</u>

Sagitron Corazon de Maria 80/82 28402 Madrid Tel: 1 416 9261 Fax: 1 415 8652

Sweden

Bexab Technology AB Kemistvaegen 10 Box 523, KAJC Tel: S-18325 Taeby Fax: 08 732 8980

Switzerland

Omni Ray AG Industriestrasse 31 CH-8305 Dietlikon 0 1 835 2111 Tel: 01 833 5081

Turkey

Electro Sanayiva Ticaret Koll. Sti. Ahmet Rasim Sok. No. 16 Hasanpasa, Kadikoy, Istanbul Tel: 01 3372245 Fax: 01 3368814

Distributors

USA

<u>Alabama</u>

Future Electronics 4950 Corporate Dr. - Suite 145 Huntsville, AL 35081 Tel: 205 830-2322 Fax: 205 830-6664

Hall-Mark Electronics 4900 Bradford Drive Huntsville, AL 35805 Tel: 205 837-8700 Fax: 205 830-2565

Reptron Electronics 4950 Corporate Dr. - Suite 105C Huntsville, AL 35805 Tel: 205 722-9500 Fax: 205 722-9565

Arizona

Future Electronics 4636 E. University Dr. - Suite 245 Phoenix, AZ 85034 Tel: 602 968-7140 Fax: 602 968-0334

Hall-Mark Electronics 4637 South 36th Place Phoenix, AZ 85040 Tel: 602 437-1200 Fax: 602 437-2348

California

Future Electronics 9301 Oakdale Ave. - Suite 210 Chatsworth, CA 91311 Tel: 818 772-6240 Fax: 818 772-6247

Hall-Mark Electronics 9420 Topanago Canyon Blvd. Chatsworth, CA 91311 Tel: 818 773-4500 Fax: 818 773-4555

Bell Microproducts, Inc. 18350 Mt. Langley - Suite 207 Fountain Valley, CA 92708 Tel: 714 963-0667 Fax: 714 968-3195

Future Electronics 1692 Browning Ave. Irvine, CA 92714 Tel: 714 250-4141 Fax: 714 250-4185

Falcon Electronics 2301 Dupont Drive - Suite 160 Irvine, CA 92715 Tel: 714 757-1955 Fax: 714 757-1890

Hall-Mark Electronics 1 Maunchly Irvine, CA 92718 Tel: 714 727-6000 Fax: 714 727-6066

Bell Microproducts, Inc. 550 Sycamore Drive Milpitas, CA 95035 Tel: 408 434-1150 Fax: 408 434-0778

California (cont.)

Hall-Mark Electronics 580 Menlo Drive - Suite 2 Rocklin, CA 95677 Tel: 916 624-9781 Fax: 916 961-0922

Future Electronics 3940 Ruffin Road #E San Diego, CA 92123 Tel: 619 278-5020 Fax: 619 576-8564

Hall-Mark Electronics 3878 Ruffin Road San Diego, CA 92123 Tel: 619 268-1201 Fax: 619 268-0209

Hall-Mark Electronics 2105 Lundy Avenue San Jose, CA 95131 Tel: 408 432-0900

Future Electronics 575 River Oaks Parkway San Jose, CA 95134 Tel: 408 434-1122

Distributors

<u>Colorado</u>

Future Electronics 9030 Yukon Street - Suite 2700 Broomfield, CO 80021 Tel: 303 421-0123

Hall-Mark Electronics 12503 E. Euclid Drive - Suite 20 Englewood, CO 80111 Tel: 303 790-1662 Fax: 303 790-4991

Connecticut

Future Electronics 24 Stoney Hill Road Bethel, CT 06801 Tel: 203 743-9594 Fax: 203 798-9745

Hall-Mark Electronics 615 West Johnson Ave. - Bldg. 3 Cheshire, CT 06410 Tel: 203 271-2844

Falcon Electronics 5 Higgins Drive Milford, CT 06460 Tel: 203 878-5272 Fax: 203 877-2010

Florida

Future Electronics 380 S. Northlake Blvd. - Suite 1048 Altamonte Springs, FL 32701 Tel: 407 767-8414 Fax: 407 834-9318

Vantage Components, Inc. 1110 Douglas Ave. - Suite 2050 Altamonte Springs, FL 32714 Tel: 407 682-1199 Fax: 407 682-1286

Hall-Mark Electronics 489 E. Semoran Blvd. - Suite 145 Casselberry, FL 32707 Tel: 407 830-5855 Fax: 407 767-5002

Florida (cont.)

Future Electronics 4900 M Creekside Drive Clearwater, FL 34620 Tel: 813 578-2770 Fax: 813 576-7600

Vantage Components, Inc. 1761 W. Hillsborough Ave. - #318 Deerfield Beach, FL 33441 Tel: 305 429-1001 Fax: 305 481-3586

Reptron Electronics 3320 N.W. 53rd St. - Suite 206 Ft. Lauderdale, FL 33309 Tel: 305 735-1112 Fax: 305 735-1121

Hall-Mark Electronics 10491 - 72nd St. North Largo, FL 34647 Tel: 813 541-7440 Fax: 813 544-4394

Hall-Mark Electronics 3161 S.W. 15th Street McNabb Road Pompano Beach, FL 33069 Tel: 305 971-9280 Fax: 305 971-9339

Reptron Electronics 14401 McCormick Drive Tampa, FL 33626 Tel: 813 855-4656 Fax: 813 855-7660

Falcon Electronics 1265 S. Semoran Blvd. - Suite 1203 Winter Park, FL 32792 Tel: 407 671-3739 Fax: 407 679-3255

<u>Georgia</u>

Future Electronics 3000 Northwoods Pkwy. - #295 Norcross, GA 30071 Tel: 404 441-7676 Fax: 404 441-7580

Hall-Mark Electronics 3425 Corporate Way - Suite A Duluth, GA 30136 Tel: 404 623-4400 Fax: 404 476-8806

Field Offices

Georgia (cont.)

Reptron Electronics 3040 Business Park Dr. - Suite H Norcross, GA 30071 Tel: 404 446-1300 Fax: 404 446-2991

<u>Illinois</u>

Advent Electronics 7110 - 16 N. Lyndon Street Rosemont, IL 60018 Tel: 708 297-6200 Fax: 708 297-6650

Future Electronics 1000 East State Parkway - Suite B Schaumburg, IL 60195 Tel: 708 882-1255

Reptron Electronics 1000 East State Pkwy - Suite K Schaumburg, IL 60195 Tel: 708 882-1700 Fax: 708 882-8904

Hall-Mark Electronics 210 Mittel Drive Wood Dale, IL 60191 Tel: 708 860-3800

<u>Indiana</u>

CAM/RPC 1329 W. 96th St. - Suite 10 Indianapolis, IN 46260 Tel: 317 578-1111 Fax: 317 578-3338

Advent Electronics 8446 Moller Road Indianapolis, IN 46268 Tel: 317 872-4910 Fax: 317 872-9987

Hall-Mark Electronics 4275 West 96th Street Indianapolis, IN 46268 Tel: 317 872-8875 Fax: 317 876-7165

lowa

Advent Electronics 682 - 58th Ave. Court S.W. Cedar Rapids, IA 52404 Tel: 319 363-0221 Fax: 319 363-4514

Kansas

Hall-Mark Electronics 10809 Lakeview Drive Lenexa, KS 66215 Tel: 913 888-4747 Fax: 913 888-0523

Marvland

Falcon Electronics 1520 Caton Research Ctr. #Q Baltimore, MD 21227 Tel: 301 247-5800 Fax: 301 247-5893

Vantage Components, Inc. 6925 B. Oakland Mills Road Columbia, MD 21045 Tel: 301 720-5100 Fax: 301 381-2172

Future Electronics 7165 Columbia Gateway Dr. #G Columbia, MD 21046 Tel: 301 995-1222 Fax: 301 290-0328

Hall-Mark Electronics 10240 Old Columbia Road Columbia, MD 21046 Tel: 301 988-9800 Fax: 301 381-2036

Massachussetts

Vantage Components, Inc. 200 Bullfinch Drive Andover, MA 01810 Tel: 508 687-3900 Fax: 508 687-4116

Hall-Mark Electronics 6 Cook St. - Pinehurst Park Billerica, MA 01821 Tel: 617 935-9777 Fax: 617 667-4129

Falcon Electronics 500 Franklin Village Dr. #302 Franklin, MA 02038 Tel: 508 520-0323 Fax: 508 528-2626

Future Electronics 133 Flanders Road Westborough, MA 01581 Tel: 508 366-2400 Fax: 508 366-1195

Bell Microproducts, Inc. 16 Upton Drive Wilmington, MA 01887 Tel: 508 658-0222 Fax: 508 694-9987

Michigan

Advent Electronics 24713 Crestview Court Farmington Hills, MI 48333 Tel: 313 477-1650 Fax: 313 477-2630

CAM/RPC 32468 Schoolcraft Road Livonia, MI 48150 Tel: 313 427-4800 Fax: 313 427-4820

Future Electronics 35200 Schoolcraft Road - #106 Livonia, MI 48150 Tel: 313 261-5270 Fax: 313 261-8125

Michigan (cont.)

Hall-Mark Electronics 38027 Schoolcraft Road Livonia, MI 48150 Tel: 313 462-1205 Fax: 313 462-1830

Reptron Electronics 34403 Glendale Road Livonia, MI 48150 Tel: 313 525-2700 Fax: 313 525-3209

Minnesota

Future Electronics 10025 Valley View Road - #196 Eden Prairie, MN 55344 Tel: 612 944-2200 Fax: 612 944-2520

Hall-Mark Electronics 10300 Valley View Road - #101 Eden Prairie, MN 55344 Tel: 612 941-2600 Fax: 612 941-5778

Reptron Electronics 5959 Baker Road - Suite 405 Minnetonka, MN 55344 Tel: 612 938-0000 Fax: 612 938-3995

Missouri

Hall-Mark Electronics 3783 Rider Trail South Earth City, MO 63045 Tel: 314 291-5350 Fax: 314 291-0362

Future Electronics 1067 N. Mason Road - Suite 15 St. Louis, MO 63141 Tel: 314 469-6805 Eax: 314 469-7226

Distributors

New Jersey

Vantage Components, Inc. 23 Sebago Street Clifton, NJ 07013 Tel: 201 777-4100 Fax: 201 777-6194

Future Electronics 122 Fairfield Road Fairfield, NJ 07006 Tel: 201 227-4346 Fax: 201 227-5305

Future Electronics 520 Fellowship Road Mt. Laurel, NJ 08054 Tel: 609 778-7600 Fax: 609 778-4621

Hall-Mark Electronics 11000 Midlantic Drive - Suite 5 Mt. Laurel, NJ 08054 Tel: 609 235-1900 Fax: 609 235-3381

Future Electronics 1259 Route 46 East Parsippany, NJ 07054 Tel: 201 299-0400 Fax: 201 299-1377

Hall-Mark Electronics 200 Lanidex Plaza - 2nd Floor Parsippany, NJ 07054 Tel: 201 575-4415 Fax: 201 525-4475

New York

Hall-Mark Electronics 6605 Pittsford Palmyra Rd. #E-8 Fairport, NY 14450 Tel: 716 425-3300 Fax: 716 425-7195

Falcon Electronics 1383-18 Veterans Memorial Hwy. Hauppauge, NY 11788 Tel: 516 724-0980 Fax: 516 724-0993

Future Electronics 801 Motor Parkway Hauppauge, NY 11788 Tel: 516 234-4000 Fax: 516 234-6183

Future Electronics 7453 Morgan Road Liverpool, NY 13090 Tel: 315 451-2371 Fax: 315 451-7258

CAM/RPC 2975 Brighton Henrietta Town Line Road Rochester, NY 14623 Tel: 716 427-9999 Fax: 716 427-7559

Future Electronics 333 Metro Park Rochester, NY 14623 Tel: 716 272-1120 Fax: 716 272-7182

Hall-Mark Electronics 3075 Veterans Memorial Hwy. Ronkonkoma, NY 11779 Tel: 516 737-0600 Fax: 516 737-0838

Vantage Components, Inc. 1056 West Jericho Turnpike Smithtown, NY 11787 Tel: 516 543-2000 Fax: 516 543-2030

Field Offices

North Carolina

Future Electronics 1515 Mockingbird Lane Charlotte, NC 28209 Tel: 704 529-5500 Fax: 704 527-2222

Hall-Mark Electronics 5234 Green's Dairy Road Raleigh, NC 27604 Tel: 919 872-0712 Fax: 919 878-8729

Future Electronics 1304 Paddock Dr. - Suite F100 Raleigh, NC 27609 Tel: 919 790-7111 Fax: 919 790-9022

Reptron Electronics 5954-A Six Forks Road Raleigh, NC 27609 Tel: 919 870-5189 Fax: 919 870-5210

<u>Ohio</u>

CAM/RPC 749 Miner Road Cleveland, OH 44143 Tel: 800 283-5588 Fax: 216 461-4329

CAM/RPC 15 Bishop Drive - Suite 104 Columbus, OH 43081 Tel: 614 888-7777 Fax: 614 895-1550

CAM/RPC 7973-B Washington Woods Drive Dayton, OH 45459 Tel: 513 898-1111 Fax: 513 433-6792

Hall-Mark Electronics 5821 Harper Road Solon, OH 44139 Tel: 216 349-4632 Fax: 216 248-4803

Reptron Electronics 30640 Bainbridge Road Solon, OH 44139 Tel: 216 349-1415 Fax: 216 349-1634

Ohio (cont.)

Hall-Mark Electronics 400 E. Wilson Bridge Rd. - #S Worthington, OH 43085 Tel: 614 888-3313 Fax: 614 888-0767

Reptron Electronics 404 E. Wilson Bridge Rd. #A Worthington, OH 43085 Tel: 614 436-6675 Fax: 614 436-4285

Oklahoma

Hall-Mark Electronics 5411 S. 125th E. Ave. - Suite 305 Tulsa, OK 74146 Tel: 918 251-1108 Fax: 918 254-6207

<u>Oregon</u>

Future Electronics 15236 N.W. Greenbrier Pkwy. Beaverton, OR 97006 Tel: 503 645-9454 Fax: 503 645-1559

Pennsylvania

CAM/RPC 620 Alpha Drive Pittsburgh, PA 15238 Tel: 800 245-2519 Fax: 412 963-6210

<u>Texas</u>

Hall-Mark Electronics 12211 Technology Blvd. Austin, TX 78727 Tel: 512 258-8848 Fax: 512 258-3777

Hall-Mark Electronics 11420 Pagemill Road Dallas, TX 75243 Tel: 214 553-4300 Fax: 214 553-4395

Hall-Mark Electronics 8000 Westglen Houston, TX 77063 Tel: 713 781-6100 Fax: 713 953-8420

Future Electronics 11271 Richmond Ave. - Suite 106 Houston, TX 77082 Tel: 713 556-8696 Fax: 713 589-7069

Future Electronics 1850 N. Greenville Ave. - Suite 146 Richardson, TX 75081 Tel: 214 437-2437 Fax: 214 669-2347

<u>Utah</u>

Future Electronics 2250 S. Redwood Road Salt Lake City, UT 84119 Tel: 801 972-8489 Fax: 801 972-3602

Washington

Falcon Electronics 19231 - 36th ave. West Lynnwood, WA 98036 Tel: 206 774-3005

Future Electronics 4038 - 148th Ave. N.E. Redmond, WA 98052 Tel: 206 881-8199 Fax: 206 881-5232

Hall-Mark Electronics 250 N.W. 39th - Suite 4 Seattle, WA 98107 Tel: 206 547-0415

Wisconsin

Hall-Mark Electronics 16255 W. Lincoln Ave. New Berlin, WI 53151 Tel: 414 797-7844 Fax: 414 797-9259

Distributors

ASIA

ASIAN HEADQUARTERS

Hong Kong

Arizona Microchip Technology Ltd. 75, Mody Road, Tsimshatsui East Rm 1103, Tower 1, So.Seas Ctr. Kowloon Tel: 311 6103 Fax: 311 5125 Telex: 44611

<u>Japan</u>

Microchip Technology Inc. 4F Madre Matsuda Bldg. 4-13, Kioi-Cho, Chiyoda-Ku, Tokyo 102 Tel: 3 234 8774 Fax: 3 234 8549

<u>Korea</u>

Microchip Technology Inc. c/o Daeho Corp. 1004 Keo Yang Bldg. 51-8 Soosong Dong Chongro-Ku, Seoul Tel: 2 7209800 Fax: 2 7396040 Telex: 26880

Singapore

Arizona Microchip Technology Ltd. Singapore Representative Office 10 Anson Road, #14-02 International Plaza Singapore 0207 Tel: 222 4962 Fax: 222 4939

Taiwan

Microchip Technology Taiwan Liaison Office 5F, 41 Ming Chuan Road Hsin-Tien, Taipei Tel: 2 911 3431 Fax: 2 914 6234

EUROPE

EUROPEAN HEADQUARTERS

England

Arizona Microchip Technology Unit 3, Meadow Bank, Furlong Road Bourne End, Bucks SL8 5AJ Tel: 0628 850303 Fax: 0628 850178

France

Arizona Microchip Technology 2, Rue du Buisson aux Fraises F-91300 Massy Tel: 1 69 30 90 90 Fax: 1 69 30 90 79

Germany

Arizona Microchip Technology Alte Landstr. 12-14 D-8012 Ottobrunn Tel: 089 609 6072 Fax: 089 609 1997 Telex: 524518

USA

California

Microchip Technology Inc. 1411 W. 190th Street, Suite 230 Gardena, CA 90248 Tel: 213 323 1888 Fax: 213 323 1424

Field Offic

Microchip Technology Inc. 2107 North First Street, #410 San Jose, CA 95131 Tel: 408 436 7950 Fax: 408 436 7955

<u>Georgia</u>

Microchip Technology Inc. 2860 Johnson Ferry Rd. N.E., #250B Marietta, GA 30062 Tel: 404 642 6933 Fax: 404 642 6890

Illinois

Microchip Technology Inc. 800 East Diehl Road, Suite 175 Naperville, IL 60563 Tel: 708 505 0022 Fax: 708 505 0065

Massachusetts

Microchip Technology Inc. Five The Mountain Road, Suite 120 Framingham, MA 01701 Tel: 508 820 3334 Fax: 508 872 0923

New York

Microchip Technology Inc. 300 Wheeler Road., Suite 206 Hauppage, NY 11788 Tel: 516 232 1930 Fax: 516 232 1935

<u>Texas</u>

Microchip Technology Inc. 17480 N Dallas Pkwy., Suite 114 Dallas, TX 75287 Tel: 214 733 0391 Fax: 214 250 4631



Microchip Technology Inc. • 2355 W. Chandler Blvd. • Chandler, AZ 85224-6199 • (602) 963-7373 • Printed in USA © 9005

© 1990 Microchip Technology Inc.







Microchip Technology Inc. 2355 W Chandler Blvd. Chandler, AZ 85224-6199 Tel:602 963 7373 FAX:602 345 3390

