

## A CORPORATE COMMITMENT TO EXCELLENCE IN SUPPLYING INTELLIGENT POWER SEMICONDUCTORS:

Micrel Semiconductor was founded in 1978 in the heart of "Silicon Valley". We are a profitable, selffunded, full service semiconductor company. All growth, product development, and acquisitions have been funded through retained earnings. Micrel is emerging as the new leader in power IC products. Our line of power MOSFET drivers, low drop out voltage regulators, and protected latched drivers is the most extensive in the industry.

Micrel's objective is to be a major supplier of intelligent power products to the personal computer, telecommunications, industrial controls, automotive, medical equipment, office automation, avionics, and military markets. Our rapidly expanding standard product line complements our long standing semiconductor foundry and testing services business. This second edition of Micrel's Databook has expanded to almost double the size of the first edition, including many new intelligent power products such as power MOSFET drivers, protected power latched drivers, low drop-out linear and switching regulators, logic controlled power switches, and PCMCIA memory card support circuits. In addition to significant product line expansion, Micrel has received Standard Military Drawing (SMD) approval on several devices.
"Intelligent Power" is the combining of low voltage linear and digital functions with high voltage, high current output devices. This allows for the further integration of functions heretofore handled primarily by modules and hybrids. By combining these low voltage and high voltage functions in a single monolithic IC, we have dramatically improved both reliability and packaging density. Micrel is dedicated to support this new and exciting Intelligent Power semiconductor market. Whether your application is personal computers, telecommunications, industrial controls, automotive, medical equipment, office automation, avionics, or military, Micrel has the solution. We extensively test our products to insure they meet the highest standards of quality and reliability.

Micrel is proud of our success and have established a standard of business performance envied by others in the industry. We are dedicated to service and you have my personal commitment that Micrel will meet or exceed your strictest standard of excellence.


Ray Zinn
President and Chief Executive Officer
Micrel, Inc.

The information furnished by Micrel, Incorporated, in this publication is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use, nor any infringements of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of Micrel, Inc. Micrel reserves the right to change circuitry and specifications at any time without prior notice.

## PATENTS

Some products in this book are protected by one or more of the following patents: 4,764,589; 4,914,546; 4,951,101; 4,979,001; 5,034,346; 5,045,966; 5,047,820.

## LIFE SUPPORT APPLICATIONS POLICY

Micrel products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of Micrel, Incorporated.

As used herein:
(I) Life support devices or systems are devices or systems which, (A) are intended for surgical implant into the body, or (B) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
(II) A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## Micrel Semiconductor 1993 Databook

General Information 1 MOSFET Drivers 2 Latched Drivers 3 Display Drivers 4 High Voltage Semicustom Power Array 5 Voltage Regulators $\boldsymbol{6}$ Logic Controlled Power Switches 7 Special Purpose Products 8 Micrel Services and Special Products 9 Packaging Information 10 Worldwide Sales Offices 11

## Table of Contents

SECTION 1: GENERAL INFORMATION
Micrel, A Brief Corporate History ..... 1-2
Alphanumeric Index ..... 1-4
Device Ordering Information ..... 1-7
Cross Reference Guide ..... 1-8
Quality and Reliability Program ..... 1-9
SECTION 2: MOSFET DRIVERS
MOSFET Driver Selection Guide ..... 2-2
MIC426/427/428 Dual 1.5A Low Side MOSFET Driver ..... 2-5
MIC1426/1427/1428 Dual 1.2A Low Side MOSFET Driver ..... 2-17
MIC4420/4429 High Speed, High Current Low Side MOSFET Driver ..... 2-23
MIC4421/4422 High Speed, 9A Low Side MOSFET Driver ..... 2-33
MIC4423/4424/4425 Dual 3A Low Side MOSFET Driver ..... 2-43
MIC4426/4427/4428 Dual 1.5A Low Side MOSFET Driver ..... 2-55
MIC4451/4452 High Speed, 12A Low Side MOSFET Driver ..... 2-63
MIC4467/4468/4469 Power Logic CMOS Quad 1.2A Low Side MOSFET Driver ..... 2-73
MIC5010 Full Featured High and Low Side MOSFET Predriver ..... 2-78
MIC5011 Minimum Parts Count High and Low Side MOSFET Predriver ..... 2-94
MIC5012 Dual High and Low Side MOSFET Predriver ..... 2-105
MIC5013 Protected 8-Pin High and Low Side MOSFET Predriver ..... 2-114
MIC5014/5015 High \& Low Side MOSFET Predriver ..... 2-128
MIC5016/5017 Dual High \& Low Side MOSFET Predriver ..... 2-138
MIC5020 High Speed Low Side MOSFET Driver ..... 2-148
MIC5021 High Speed High Side MOSFET Driver ..... 2-150
MIC5022 Dual Half H-Bridge MOSFET Driver ..... 2-152
Application Note 1 MIC5011 Design Techniques ..... 2-154
Application Note 3 Driving Halogen Lamps ..... 2-158
Application Note 4 Using the MIC5010 Family in Automobile Alarm Systems ..... 2-163
Application Note 5 Solid State Circuit Breakers ..... 2-167
Application Hint 5 Logic Controlled Power Switch ..... 2-174
Application Hint 9 Low Voltage Operation of the MIC5014 Family ..... 2-177
SECTION 3: LATCHED DRIVERS
Latched Driver Selection Guide ..... 3-2
MIC4807 80V, 8-Channel, Addressable Low Side Driver ..... 3-3
MIC5800/5801 Parallel Input Latched Drivers ..... 3-11
MIC58P01 Protected Parallel Input Latched Driver ..... 3-17
MIC5821/5822 Serial Input Latched Drivers ..... 3-22
MIC5841/5842 8-Bit Serial Input Latched Drivers ..... 3-27
MIC58P42 Protected 8-Bit Serial Input Latched Driver ..... 3-34
MIC5890/5891 8-Bit Latched Source Driver ..... 3-39
MIC5920 High Speed Latched Driver ..... 3-43
MIC59P50 Protected 8-Bit Parallel Input Latched Driver ..... 3-49
MIC59P60 Protected 8-Bit Serial Input Latched Driver ..... 3-54
Application Note 2 MIC4807 Display Dimmer ..... 3-61

## Table of Contents

## SECTION 4: DISPLAY DRIVERS

Display Driver Selection Guide ..... 4-2
MIC4350 Counter/Latch Decoder and Driver ..... 4-4
MIC5002/5005/5007 4 Digit Counter/Display Decoder ..... 4-8
MIC50395/50396/50397 Six Decoder Counter/Display Decoder ..... 4-15
MIC50398/50399 Six Decade Counter/Display Decoder ..... 4-21
MIC8010 Dichroic Liquid Crystal Display Driver ..... 4-27
MIC8011 Dichroic LCD Driver ..... 4-33
MIC8012 Dichroic LCD Driver with Switching Regulator ..... 4-39
MIC8013 Dichroic LCD Driver ..... 4-46
MIC8014 Dichroic LCD Driver ..... 4-53
MIC8030/8031 High Voltage Display Driver ..... 4-60
MM5450/5451 LED Display Driver ..... 4-65
Application Note 6 Four Digit Counter Circuits ..... 4-72
Application Note 7 Six Decade Counter/Display Totalizer ..... 4-78
Application Hint 2 MIC8030/MIC8031 Application Hint ..... 4-84
SECTION 5: HIGH VOLTAGE SEMICUSTOM POWER ARRAY
MPD8020 CMOS/DMOS Semicustom High Voltage Power Array ..... 5-2
Application Hint 1 MPD8020 Kit Part Application Hint ..... 5-18
MPD8020 ASIS Design Package Overview ..... 5-20
MPD8020-0011 3Ф DC Brushless Motor Predriver ..... 5-24
MPD8020-0012 Current Mode Buck Switching Regulator Controller ..... 5-26
MPD8020-0013 PWM "Smart" Lamp Driver ..... 5-28
MPD8020-0014 High Current Sink/Source Driver ..... 5-30
MPD8020-0015 Current Mode Buck Switching Regulator Controller ..... 5-32
SECTION 6: VOLTAGE REGULATORS
Voltage Regulator Selection Guide ..... 6-2
Low Drop Out Linear Regulators
LP2950/2951 Micropower Low Drop Out Voltage Regulator ..... 6-4
LP2954 Low Drop-Out Voltage Regulator ..... 6-18
MIC2920A/29201/29202/29203/29204 400mA Low Drop-Out Voltage Regulator ..... 6-24
MIC2937A/29371/29372/29373 750mA Low Drop-Out Voltage Regulator ..... 6-33
MIC2940A/29401/29403/2941 1.25A Low Drop-Out Voltage Regulator ..... 6-42
MIC2950/2951 Improved 150mA Low Drop Out Voltage Regulator ..... 6-51
MIC2954 Improved 250mA Low Drop-Out Voltage Regulator ..... 6-64
(continued)

## Table of Contents

SECTION 6: VOLTAGE REGULATORS (continued)
Switch-Mode Regulators
MIC1070/1071/1072 5A, 2.5A, \& 1.25A SMPS Regulators ..... 6-74
MIC1170/1171/1172 5A, 2.5A, \& 1.25A SMPS Regulators ..... 6-88
LM2574 Simple 500mA SMPS Regulator ..... 6-95
LM1575/2575 Simple 1A SMPS Regulator ..... 6-96
LM1576/2576 Simple 3A SMPS Regulator ..... 6-103
MIC18C42/43/43/44/45 and MIC18HC42/43/43/44/45 Monolithic SMPS Controller ..... 6-111
MIC3830 Compound Topology SMPS Controller ..... 6-117
Application Hint 7 Practical Considerations for Surface Mounting Micrel's Low Drop Out Linear Regulators ..... 6-126
SECTION 7 : LOGIC CONTROLLED POWER SWITCHES
Power Switch Selector Guide ..... 7-2
MIC4401/4402 6A Open Drain Power Switch ..... 7-3
MIC4403 1.5A High Speed Floating Load Driver ..... 7-7
MIC4604/4605 Dual 1.5A Open Drain Power Switch ..... 7-10
MIC4606/4607 Dual 3A Open Drain Power Switch ..... 7-14
MIC4608/4609 9A Open Drain Power Switch ..... 7-18
MIC4610/4611 12A Open Drain Power Switch ..... 7-22
SECTION 8: SPECIAL PURPOSE PRODUCTS
MIC2557 PCMCIA Card Socket $\mathrm{V}_{\mathrm{PP}}$ Switching Matrix ..... 8-2
MIC2558 PCMCIA Dual Card Socket $\mathrm{V}_{\text {pp }}$ Switching Matrix ..... 8-8
MIC5009 Counter/Time Base ..... 8-14
SECTION 9: MICREL SERVICES AND SPECIAL PRODUCTS
Custom IC Capability ..... 9-2
Wafer Foundry Services ..... 9-3
IC Testing Services ..... 9-8
Source for Mature or Discontinued Integrated Circuits ..... 9-10
Radiation Hardened Integrated Circuits ..... 9-15
SECTION 10: PACKAGING INFORMATION
Package Dimensions ..... 10-2
Tape and Reel Information ..... 10-25
SECTION 11: WORLDWIDE SALES OFFICES
U.S. Sales Representatives ..... 11-2
U.S. Distributors ..... 11-6
International Sales Representatives ..... 11-8
International Distributors ..... 11-9

General Information

## SECTION 1: GENERAL INFORMATION

Micrel, A Brief Corporate History ..... 1-2
Alphanumeric Index ..... 1-4
Device Ordering Information ..... 1-7
Cross Reference Guide ..... 1-8
Quality and Reliability Program ..... 1-9

## Micrel History

Micrel Semiconductor has a distinguished history in the fields of testing, manufacturing and development of digital and analog high voltage interface integrated circuits in gate array, semicustom, and standard cell technologies.

## Test Service Beginning

Micrel was founded in 1978 as an independent high performance testing facility for manufacturers and consumers of digital and analog ICs. The company grew quickly and added LSI test systems, wafer probers, and autohandling equipment for high and low temperature production testing.

Micrel established a reputation for excellent customer service, high quality, and fast turn-around responsiveness. Design, fabrication, and test services were integrated into many programs serving IC manufacturers, IC users, and hybrid manufacturers. Micrel's services became a recognized quality resource for industrial, commercial, and military customers.

Micrel's IC Test Division remains a leading independent facility for customers who need to supplement in-house capability with high-accuracy wafercharacterization and functional final testing. The operation features six major VLSI automatic test systems as well as wafer probe stations, automatic device handlers, and support equipment. The operation offers environmental and stress facilities to meet most commercial and Mil-Std test conditions required for ICs.

## Foundry Added

Micrel launched a program of reinvestment and diversification that first led to custom wafer fabrication for other merchant/makers, and eventually progressed to developing the Micrel line of semicustom and standard product Smart Power ICs.

In 1981, Micrel acquired its own IC fabrication facility in Sunnyvale, CA. In 1992, Micrel put in a wafer fabrication and test facility in San Jose, California. This San Jose facility allowed Micrel to put in place a state-of-the-art fab more than three times the size of its original factory. Micrel has subsequently extended the foundry capability to produce a full complement of CMOS/DMOS/Bipolar/NMOS/PMOS processes with both metal gate and silicon gate, dual metal and dual Poly feature size down to 1 micron, with operating voltage from 1.5 V up to 250 V . Micrel's Wafer Fab Division provides IC manufacturers with a silicon foundry which addresses their unique processing requirements for volume production or
short runs. The facility also makes it possible for independent design groups to produce sophisticated high quality ICs.

## Second Sourcing and Radiation Hardened ICs

In 1983, the Company again expanded its base by becoming a qualified second source supplier of discontinued or follow-on program ICs. Micrel signed agreements with several manufacturers to produce their products to original specifications, using - in most cases - the original tooling and special equipment. Micrel manufactures a number of second-sourced ICs to Military class $B$ requirements for use in programs such as Hellfire, Standard Missile I, F-16, and SINCGARS.

In 1987, Micrel signed an agreement with National Semiconductor to take over the manufacture of the CD4000 and MM54CXXX families of radiation hardened (Radhard) ICs used in a number of critical military programs such as MilStar. More recently, Micrel purchased tooling and inventories of the CDI three micron line. The products include CMOS silicon gate and metal gate parts. Micrel now supplies these products to former CDI customers.

## Innovative Smart Power Arrays

In 1987, Micrel announced the first semicustom linear/ digital/power array for high voltage (HV) power applications, the MPD8020. The Smart Power Array does for power circuit designers what gate and linear array ASICs do for low voltage digital and linear designers. The IC provides a semicustom array that can quickly and economically be applied to critical power design challenges.

On one monolithic IC, Micrel combines bipolar analog circuits, TTL/CMOS compatible high speed CMOS logic, and high voltage DMOS power drivers. MPD8020 wafers are held at the laststep before metallization. After the customer specifies the interconnect pattern, Micrel turns each IC into a proprietary Smart Power ASIC.

The MPD8020 ASIS ${ }^{\text {TM }}$ (Application Specific Integrated System) provides high level system integration and intelligence with smaller size and lower cost. Aspects of value, performance, reliability, and power handling capability are increased greatly through Micrel's proprietary $B C D$ (Bipolar, CMOS, DMOS) technology combination.

## Standard Products and Beyond

Micrel produces a line of standard ICs designed to solve specific needs:

## Power MOSFET Drivers

- MIC5010/11/12/13 High side power MOSFET predriver
- MIC5014/15/16/17 Low cost high side power MOSFET predriver
- MIC5020/21/22 High speed high and low side power MOSFET predrivers
- MIC426/4426/4420/4421/4423/4451/4465 Low side power MOSFET drivers


## Power Latched Drivers

- MIC5800/01/22/42 Parallel and serial input power latched drivers
- MIC58P01/42 and MIC59P50/60 Protected power latched drivers
- MIC4807 Latched driver, 8 outputs, $100 \mathrm{~V} / 200 \mathrm{~mA}$ each

Display Drivers

- MIC8030 Dichroic LCD driver, 100V/38 segments
- MIC8010 LCD driver, 30V/38 segments
- MIC50395 LED driver, 6 decade, up/down counter
- MM5451 LED driver, 35 segments


## Voltage Regulators

- MIC2950 Series linear low drop-out regulators
- MIC2937A/2940A Medium current low drop-out regulators
- LM1574/1575/1576 Switching regulators

Special Purpose Devices

- MIC4400 Family of high speed power switches
- MIC2557/2558 PCMCIA $\mathrm{V}_{\mathrm{PP}}$ switch matrix
- CD4000 Series Radhard CMOS logic family

Micrel is focusing its energy on designing and bringing to market its own standard products as well as second-sourcing popular industry standard ICs. Additionally, Micrel enjoys a
significant business in custom circuits where customers can take advantage of Micrel's unique design/technology capabilities.

Micrel's customers include battery powered computer and telecommunications equipment manufacturers, avionics suppliers, automotive electronics companies, makers of office equipment, power supply manufacturers, etc. In addition, Micrel serves major military subcontractors who impose SCD criteria for standard 883C Class $S$ or $B$ requirements or customized special screening. Standard Military Drawings (SMDs) are also offered.

## Alphanumeric Index

Product

Description

Page

LM1575
LM1576
LM2574
LM2575
LM2576
LP2950
LP2951
LP2954
MIC1070
MIC1071
MIC1072
MIC1170
MIC1171
MIC1172
MIC1426
MIC1427
MIC1428
MIC18C42
MIC18C43
MIC18C44
MIC18C45
MIC18HC42
MIC18HC43
MIC18HC44
MIC18HC45
MIC2557
MIC2558
MIC2920A
MIC29201
MIC29202
MIC29203
MIC29204
MIC2937A
MIC29371
MIC29372
MIC29373
MIC2940A
MIC29401
MIC29402
MIC2941A
MIC2950
MIC2951
MIC2954
MIC3830
MIC38C42
MIC38C43
MIC38C44
MIC38C45
MIC38HC42
MIC38HC43
Simple 1.5A SMPS Regulator
6-96
Simple 3A SMPS Regulator 6-103
Simple 500mA SMPS Regulator 6-95
Simple 1.5A SMPS Regulator 6-96
Simple 3A SMPS Regulator 6-96
1....................................................................... 6-103
Adjustable Micropower Voltage Regulator
6-4
Adjustable Micropower Voltage Regulator
6-4
250mA Low Drop Out Voltage Regulator ........................................................... 6-18
5A SMPS Regulator 6-74
2.5A SMPS Regulator ..... 6-74
1.25A SMPS Regulator ..... 6-74
5A SMPS Regulator ..... 6-88
2.5A SMPS Regulator ..... 6-88
1.25A SMPS Regulator ..... 6-88
Dual/High Speed Low Side Power MOSFET Driver, 1.2A ..... 2-16
Dual/High Speed Low Side Power MOSFET Driver, 1.2A ..... 2-16
Dual/High Speed Low Side Power MOSFET Driver, 1.2A ..... 2-16
Monolithic SMPS Controller ..... 6-111
Monolithic SMPS Controller ..... 6-111
Monolithic SMPS Controller ..... 6-111
Monolithic SMPS Controller ..... 6-111
High Speed Monolithic SMPS Controller ..... 6-111
High Speed Monolithic SMPS Controller ..... 6-111
High Speed Monolithic SMPS Controller ..... 6-111
High Speed Monolithic SMPS Controller ..... 6-111
PCMCIA $V_{\text {PP }}$ Switching Matrix ..... 8-2
PCMCIA Dual $\mathrm{V}_{\mathrm{PP}}$ Switching Matrix ..... 8-8
400mA Low Drop-Out Voltage Regulator ..... 6-24
400mA Low Drop-Out Voltage Regulator ..... 6-24
400mA Low Drop-Out Voltage Regulator ..... 6-24
400mA Low Drop-Out Voltage Regulator ..... 6-24
400mA Low Drop-Out Voltage Regulator ..... 6-24
750mA Low Drop-Out Voltage Regulator ..... 6-33
750mA Low Drop-Out Voltage Regulator ..... 6-33
750mA Low Drop-Out Voltage Regulator ..... 6-33
750 mA Low Drop-Out Voltage Regulator ..... 6-33
1.25A Low Drop-Out Voltage Regulator ..... 6-42
1.25A Low Drop-Out Voltage Regulator ..... 6-42
1.25A Low Drop-Out Voltage Regulator ..... 6-42
1.25A Adjustable Low Drop-Out Voltage Regulator ..... 6-42
Improved 150mA Low Drop Out Voltage Regulator ..... 6-51
Improved 150mA Low Drop Out Voltage Regulator ..... 6-51
Improved 250mA Low Drop Out Voltage Regulator ..... 6-64
Compound Topology SMPS Controller ..... 6-117
Monolithic SMPS Controller ..... 6-111
Monolithic SMPS Controller ..... 6-111
Monolithic SMPS Controller ..... 6-111
Monolithic SMPS Controller ..... 6-111
High Speed Monolithic SMPS Controller ..... 6-111
High Speed Monolithic SMPS Controller ..... 6-111

## Alphanumeric Index

Product Description Page
MIC38HC44 High Speed Monolithic SMPS Controller ..... 6-111
MIC38HC45 High Speed Monolithic SMPS Controller ..... 6-111MIC426MIC427Dual High Speed Low Side Power MOSFET Driver, 1.5A2-5
Dual High Speed Low Side Power MOSFET Driver, 1.5A ..... 2-5
MIC428 Dual High Speed Low Side Power MOSFET Driver, 1.5A ..... 2-5
MIC4350 Counter, Latched Decoder and Display Driver ..... 4-4
MIC4401 6A Open Drain Power Switch ..... 7-3
MIC4402 6A Open Drain Power Switch ..... 7-3
MIC4403 High Speed Floating Load Driver ..... $7-7$
MIC4420 High Speed Low Side Power MOSFET Driver, 6A ..... 2-23
MIC4421 High Speed Low Side Power MOSFET Driver, 9A ..... 2-33
MIC4422 High Speed Low Side Power MOSFET Driver, 9A ..... 2-33
MIC4423 Dual High Speed Low Side Power MOSFET Driver, 3A ..... 2-43
MIC4424 Dual High Speed Low Side Power MOSFET Driver, 3A ..... 2-43
MIC4425 Dual High Speed Low Side Power MOSFET Driver, 3A ..... 2-43
MIC4426 Improved Dual High Speed Low Side Power MOSFET Driver, 1.5A ..... 2-55
MIC4427 Improved Dual High Speed Low Side Power MOSFET Driver, 1.5A ..... 2-55
MIC4428 Improved Dual High Speed Low Side Power MOSFET Driver, 1.5A ..... 2-55
MIC4429 High Speed Low Side Power MOSFET Driver, 6A ..... 2-23
MIC4451 High Speed Low Side Power MOSFET Driver, 12A ..... 2-63
MIC4452 High Speed Low Side Power MOSFET Driver, 12A ..... 2-63
MIC4467 Quad High Speed Low Side MOSFET Driver \& Logic, 1.2A ..... 2-73
MIC4468 Quad High Speed Low Side MOSFET Driver \& Logic, 1.2A ..... 2-73
MIC4469 Quad High Speed Low Side MOSFET Driver \& Logic, 1.2A ..... 2-73
MIC4604 Dual 1.5A Open Drain Power Switch ..... 7-10
MIC4605 Dual 1.5A Open Drain Power Switch ..... 7-10
MIC4606 Dual 3A Open Drain Power Switch ..... 7-14
MIC4607 Dual 3A Open Drain Power Switch ..... 7-14
MIC4608 9A Open Drain Power Switch ..... 7-18
MIC4609 9A Open Drain Power Switch ..... 7-18
MIC4610 12A Open Drain Power Switch ..... 7-22
MIC4611 12A Open Drain Power Switch ..... 7-22
MIC4807 80V, 8 Channel BCD, Addressable Low Side Driver ..... 3-3
MIC5002 4 Digit Counter/Display Decoder ..... 4-4
MIC5005 4 Digit Counter/Display Decoder (7 Segment) ..... 4-4
MIC5007 4 Digit Counter/Display Decoder (BCD) ..... 4-4
MIC5009 Counter/Time Base ..... 8-14
MIC5010 Full Featured High/Low Side MOSFET Driver ..... 2-78
MIC5011 Minimum Parts Count High/Low Side MOSFET Driver ..... 2-94
MIC5012 Dual High/Low Side MOSFET Driver ..... 2-105
MIC5013 Protected High/Low Side MOSFET Driver ..... 2-114
MIC5014 Minimum Parts Count High/Low Side MOSFET Driver ..... 2-128
MIC5015 Minimum Parts Count High/Low Side MOSFET Driver ..... 2-128
MIC5016 Dual High/Low Side MOSFET Driver ..... 2-138
MIC5017 Dual High/Low Side MOSFET Driver ..... 2-138
MIC5020 High Speed Low Side MOSFET Driver ..... 2-148
MIC5021 High Speed High Side MOSFET Driver ..... 2-150
MIC5022 High Speed Dual MOSFET Driver, Half H-Bridge ..... 2-152
MIC50395 6 Digit Counter/Display Decoder (to 9999 99) ..... 4-15
MIC50396 ..... 4-15

## Alphanumeric Index

Product Description ..... Page
MIC50397 6 Digit Counter/Display Decoder (to 59:59.99) ..... 4-15
MIC50398 6 Digit Counter/Display Decoder (7 Segment) ..... 4-21
MIC50399 6 Digit Counter/Display Decoder (BCD) ..... 4-21
MIC58P01 80V, 8 Channel Parallel Input Protected Latch Driver ..... 3-17
MIC58P42 80V, 8 Bit Serial Input Protected Latched Driver ..... 3-34
MIC5800 50V, 4 Channel Parallel Input Latched Driver ..... 3-11
MIC5801 50V, 8 Channel Parallel Input Latched Driver ..... 3-11
MIC5821 50V, 8 Bit Serial Input, Latched Driver ..... 3-22
MIC5822 80V, 8 Bit Serial Input Latched Driver ..... 3-22
MIC5841 50V, 8 Bit Serial Input Latched Driver ..... 3-27
MIC5842 80V, 8 Bit Serial Input Latched Driver ..... 3-27
MIC5890 50V, 8 Bit Serial Input Latched Source Driver ..... 3-39
MIC5891 80V, 8 Bit Serial Input Latched Source Driver ..... 3-39
MIC59P50 80V, 8 Channel Parallel Input Protected Latched Driver ..... 3-49
MIC59P60 80V, 8 Bit Serial Input Protected Latched Driver ..... 3-54
MIC5920 80V, High Speed Latched Driver ..... 3-43
MIC8010 Dichroic LCD Driver ..... 4-27
MIC8011 Dichroic LCD Driver ..... 4-33
MIC8012 Dichroic LCD Driver with Switching Regulator ..... 4-39
MIC8013 Dichroic LCD Driver ..... 4-46
MIC8014 Dichroic LCD Driver ..... 4-53
MIC8030 50V Dichroic LCD Driver ..... 4-60
MIC8031 100V Dichroic LCD Driver ..... 4-60
MM5450 LED Display Driver ..... 4-65
MM5451 LED Display Driver ..... 4-65
MPD8020 Semicustom High Voltage Array ..... 5-2

Ordering Information


Micrel Semiconductor<br>1849 Fortune Drive<br>San Jose, CA 95131<br>Telephone: (408) 944-0800<br>FAX: (408) 944-0970

## Industry Cross Reference Guide

Micrel Direct Replacement devices are shown in boldface.
Micrel Similar Replacement devices (some circuit modifications may be required) are shown in italics.

| Manufacturer | Micrel Replacement | Manufacturer | Micrel Replacement |
| :---: | :---: | :---: | :---: |
| Allegro |  | National Semiconductor, continued |  |
| UCN-4807 | MIC4807 | LP2954 | LP2954, MIC2954 |
| UCN-5800A | MIC5800 | MM5450 | MM5450 |
| UCN-5801A | MIC5801,58P01, MIC59P50 | MM5451 | MM5451 |
| UCN-5821A | MIC5821 | NHM0026 | MIC426, MIC1426, MIC4423, |
| UCN-5822A | MIC5822 |  | MIC4426 |
| UCN-5841A | MIC5841,58P42, MIC59P60 | SGS |  |
| UCN-5842A | MIC5842,58P42, MIC59P60 | M5450 | MM5450 |
| UCN-5890A | MIC5890 | M5451 | MM5451 |
| UCN-5891A | MIC5891 | SGS1626/2626/3626 | MIC426, MIC1426, MIC4423, MIC4426 |
| Gould AMI |  |  | MIC38C42/43/44/45 |
|  | MIC8030, MIC8031 | Silicon General |  |
| $\begin{aligned} & \hline \text { Holt } \\ & \text { HI-8010 } \end{aligned}$ |  | SG1626/2626/3626 | MIC426, MIC1426, MIC4423, <br> MIC4426 <br> MIC426, MIC1426, MIC4423, <br> MIC4426 |
|  | MIC8010 MIC8030 MIC8031 |  |  |
|  |  | SG1644/2644/3644 |  |
| ICL7667 | MIC426, MIC1426, MIC4423, MIC4426 | Siliconix | MIC426, MIC1426, MIC4423, MIC4426 |
| ICM7233 |  | SG1626/2626/3626 |  |
|  | MIC7233 | Teledyne |  |
| Lansdale |  | TSC426 <br> TSC427 <br> TSC428 | MIC426 |
| ML4350 | MIC4350 |  | MIC427 |
| Linear Technology |  |  | MIC428 |
| LT1070 | MIC1070 | TSC428 TSC1426 | MIC1426 |
| LT1071 | MIC1071 | TSC1427 | MIC1427 |
| LT1072 | MIC1072 | TSC1428 | MIC1428 |
| LT1170 | MIC1170 | TSC4401 | MIC4401 |
| LT1171 | MIC1171 | TSC4403 | MIC4403 |
| LT1172 | MIC1172 | $\begin{aligned} & \text { TSC4404 } \\ & \text { TSC4405 } \end{aligned}$ | MIC4604 |
| Maxim |  |  | MIC4605 |
| ICL7667 | MIC426, MIC1426, MIC4423, MIC4426 | $\begin{aligned} & \text { TSC4406 } \\ & \text { TSC4407 } \end{aligned}$ | MIC4606 |
|  |  |  | MIC4607 |
| ICM7233 | MIC7233 | TSC4408 | MIC4608 |
| TSC426 | MIC426, MIC1426, MIC4423, MIC4426 | $\begin{aligned} & \text { TSC4409 } \\ & \text { TSC4420 } \end{aligned}$ | MIC4609 <br> MIC4420 |
|  |  |  |  |
| Motorola |  | TSC4421 | MIC4421 |
| MC4350 | MIC4350 | TSC4422 | MIC4422 |
| MH0026 | MIC426, MIC1426, MIC4423, MIC4426 | $\begin{array}{\|l\|l} \hline \text { TSC4423 } \\ \text { TSC4424 } \end{array}$ | MIC4423 |
|  |  |  | MIC4424 |
| National Semiconductor |  | TSC4425 | MIC4425 |
| DS0026 | MIC426, MIC1426, MIC4423, MIC4426 | $\begin{aligned} & \text { TSC4426 } \\ & \text { TSC4427 } \end{aligned}$ | MIC4426MIC4427 |
|  |  |  |  |
| LM1574 | MIC1574 | $\begin{aligned} & \text { TSC4427 } \\ & \text { TSC4428 } \end{aligned}$ | MIC4428 |
| LM1575 | MIC1575 | TSC4429 | MIC4429 |
| LM1576 | MIC1576 | TSC4467 | MIC4467 |
| LM2574 | MIC2574 | TSC4468 | MIC4468 |
| LM2575 | $\begin{aligned} & \text { MIC2575 } \\ & \text { MIC2576 } \end{aligned}$ | TSC4469 | MIC4469 |
| LM2576 |  | Toshiba |  |
| LM2937 | MIC2937A | TC5002B MIC5002 |  |
| LM2940 | MIC2940A | Unitrode |  |
| LM2941 | MIC2941A | UC1842/3/4/5 | MIC18C42/3/4/5 |
| LP2950 | LP2950, MIC2950 LP2951, MIC2951 | UC2842/3/4/5 | MIC28C42/3/4/5 MIC38C42/3/4/5 |
| LP2951 |  | UC3842/3/4/5 |  |



## Quality/Reliability Program

## Our Philosophy

Product quality and reliability are two of the most critical elements for achieving success in today's semiconductor industry. Micrel has attained success as a semiconductor supplier by designing and processing parts that meet the most strenuous applications and most adverse environments. Micrel has accomplished this by never wavering from the philosophy that quality must be built into each and every device and process.

Micrel considers product reliability to be an expression of the quality philosophy extended over the expected life of each product. Micrel's philosophy begins in the design stage and continues, under strict monitoring and control, throughout the development, production, testing and packaging of each product.

Micrel's specific goal is to produce devices that are without defect from their given specifications for performance and product life. Product testing and comparative studies are ongoing activities at Micrel as we continue our search for new and more effective methods for manufacturing products with built-in quality. The Micrel quality program is in full compliance with MIL-I-45208, MIL-STD-883 paragraph 1.2.1 compliant non-JAN devices, and equipment calibration meets all requirements of MIL-STD-45662.

## Quality Program Elements

Quality and reliability in Micrel products are obtained through a number of quality assurance program elements, most of which contain multiple levels of requirements and procedures. These program elements comprise the Micrel Quality Assurance Program.

## I. Supplier requirements

Vendor certification of compliance to published specifications is required for process materials, gasses, substrates, masks, etc., as well as for components, parts and materials used in assembly.

## II. Fabrication QA is based on a Statistical Process Control (SPC) Program including:

1. Test procedures
2. Document control

Specifications/recipes
Process change notice (PCN)
Engineering change notice (ECN)
3. Critical process-step monitoring

Particulates
Critical dimensions
Electrical performance
4. Extended SPC programs

Process Limit Control (PLC)
Process on Exception (POE)
5. Outgoing QA

Visual Inspection
To Micrel Standards
To Mil-883 Class B or Class S Requirements

## III. Vendor Requirements

Certification of compliance to published Micrel or customer specifications is required for processes, materials, and services from third-party vendors.

## IV. Assembly QA Program

1. Test procedures
2. Document control

Specifications
Control systems
Engineering change notices (ECN)
3. Critical-step monitoring

Assembly processes
Critical dimensions
Environmental processes
4. Acceptance Test Procedure

Electrical performance
Component marking
5. Outgoing QA

Visual Inspection
To Micrel Standards
To Mil-883 Class B or Class S Requirements

## Organization

At Micrel, quality assurance management reports directly to the President of the corporation. All quality and reliability issues are independent of the production organizations.

The QA Manager's responsibilities are to establish and maintain effective controls for monitoring Micrel manufacturing and test services, equipment and processes (as well as our suppliers and contractors), to report the findings to the President, and to initiate statistically valid techniques to further improve Micrel quality and reliability levels.

The QA Manager is responsible for implementation and administration of multiple quality-related programs and systems for both commercial and military grade processes and products. Activities under the QA Manager's control include: incoming inspection, in-process quality control, qualification testing, conformance testing, document control, specification review, failure analysis, internal audit, quality procedures training, and ongoing vendor qualification and performance appraisal.

## Statistical Process Control

Foremost of the Micrel quality assurance programs is their Statistical Process Control (SPC) methodology. Because of the company's unique mix of proprietary, custom and foundry products, SPC at Micrel is approached on two levels.
Level 1 Traditional SPC utilizing process capability studies, design of experiments, Paretto analysis, histograms and X-bar R charting of critical process steps.

Level 2 Extended SPC methodology adds Process Limit Control (PLC) and Process on Exception (POE) programs as sub-sets to the standard SPC programs.

Micrel's Process Limit Control (PLC) program provides absolute control of wafer runs during processing. Parameters are measured and recorded at every process steps against established limits. When any measurement value is found to exceed a specification limit, the run is immediately stopped and process engineering is notified. Before the run can proceed, engineering must evaluate the data and determine the run disposition during that production shift.

The Process on Exception (POE) program monitors and controls wafers during electrical testing. Wafer probe results are compared against specifications. Any exceptions to either absolute, preferred, or target specifications are noted and detailed reports are generated. Engineering may then exercise some influence over yield issues by determining which electrical performance criteria are critical.

The results of SPC, PLC and POE performance monitoring are reviewed on a monthly basis. Trends are charted, corrective actions are evaluated and process improvements are implemented as a result of the data.

## Document Control

Document control is an integral part of the Micrel quality assurance program. It is designed to assure that operating procedures and customer requirements are translated into regulatory written instructions. Document control is responsible for initiating, approving, distributing, revising, recalling, and archiving internal control systems in the form of product run sheets (recipes), process and test specifications, etc.

Micrel's two main specification control methodologies utilize engineering change notice (ECN) and process change notice (PCN) systems.
ECN The engineering change notice system follows standard industry procedures for process and test specifications, travelers, forms, and drawings.

PCN The process change notice system is an extension of Micrel's unique, highly-detailed product run sheet (recipe) control system. PCN mechanisms meet the extreme demands for accuracy required in wafer processing.

Packaged product quality is controlled by a detailed set of instructions that are issued and controlled as part of the ECN system. These instructions cover all assembly and back-end processing steps and include the build-diagram, burn-in drawing, test set-up specification, test traveler, etc.

## Inspection and Test Points

The flow charts accompanying this section describe the sequential steps of semiconductor processing and fabrication, and the associated test or inspection procedures and documentation.

## Equipment Calibration

Micrel maintains a calibration system that conforms to MIL-STD-45662 and ensures measurement accuracy of equipment used to determine product workmanship and acceptability. Major provisions of the program include:

- Qualification of external calibration services,
- References traceable to National Institute of Standards and Technology (NIST). Identification of measurement and test equipment for type (electrical, mechanical, and optical) and frequency of calibration
- Certification history of equipment calibration and recall
- Recall status report history
- Audit history (calibration date stickers and recall designation)


## Quality Control

The quality control program includes multiple inspections of material in-process, as well as final acceptance inspection of outgoing finished products. The QC system comprises product integrity characterizations of dimensional, structural, electrical and visual parameters. It also includes environmental and procedural monitoring checks.

The program elements include, but are not necessarily limited to:

- Particulate monitoring
- Temperature and relative humidity monitoring
- Electrostatic discharge monitoring and control
- Specification compliance reviews
- Random monitoring of wafers in-process
- Critical dimension qualification of product lot samples
- Wafer/die electrical sort
- Performance/trend data analysis
- Storage, handling, packaging and identification of raw materials, work-in-progress, and finished goods
- Returned material analysis

Finished product is inspected and tested prior to its shipment to the customer. Random sampling methodology is used to check deliverable wafer, die or part quality against published Micrel workmanship standards and customer specifications.

This final-product quality control program includes systems and procedures that assure the following:

- Correlation and qualification of test equipment to internal and customer specifications
- Manufacturing test operations are proper and complete
- Product lots conform to detailed test requirements for visual, mechanical and electrical performance criteria
- Documentation for each product/lot is proper and complete


## New Products and Processes

New products or major process changes must undergo complete evaluation before they are certified at Micrel. Quality Assurance participation and approval is required in new product design reviews, product characterization and reliability studies, and documentation preparation.

Certification is granted to new products or processes only after rigorous stress-testing, thorough monitoring of critical dimensions, careful failure analysis, and full process/trend data review. New packages are qualified and released for production only after Quality Assurance has determined that all environmental, mechanical and electrical tests are satisfactorily completed.

Complete and proper documentation of all material, process, procedure or packaging changes is required for final Quality Assurance certification.

## Summary

The Micrel Quality Assurance philosophy — that quality must be built into every process and product - is realized by the company's thorough implementation of the policies, procedures and processes required to ensure that our products and services meet the highest standards for material and workmanship.

## Micrel Quality Flow for Semiconductor Circuit Manufacturing



## Micrel Quality Flow for Semiconductor Assembly



## Customer Returns

Perform analysis, answer and/or generate corrective action request, make disposition of return.

## Specification Review

Review internal specifications, verify agreement to customer requirements, issue specification to production.

## Reliability Assurance

Qualification - Test each device family in accordance with MIL-STD-883, Method5004 and5005, Class B reequirements.

Certification - New products and major process changes subjected to accelerated test and process analysis.

Failure Analysis-Performed on all Qualification and Process Monitor failures and customer returns as needed.

Document Control - Maintains files of all latest drawings and specifications, controls and issues wafer run-sheets, specifications, drawings and ECN numbers, distributes copies to specification control books and user groups.

## SECTION 2: MOSFET DRIVERS

MOSFET Driver Selection Guide ..... 2-2
MIC426/427/428 Dual 1.5A Low Side MOSFET Driver ..... 2-5
MIC1426/1427/1428 Dual 1.2A Low Side MOSFET Driver ..... 2-17
MIC4420/4429 High Speed, High Current Low Side MOSFET Driver ..... 2-23
MIC4421/4422 High Speed, 9A Low Side MOSFET Driver ..... 2-33
MIC4423/4424/4425 Dual 3A Low Side MOSFET Driver ..... 2-43
MIC4426/4427/4428 Dual 1.5A Low Side MOSFET Driver ..... 2-55
MIC4451/4452 High Speed, 12A Low Side MOSFET Driver ..... 2-63
MIC4467/4468/4469 Power Logic CMOS Quad 1.2A Low Side MOSFET Driver ..... 2-73
MIC5010 Full Featured High and Low Side MOSFET Predriver ..... 2-78
MIC5011 Minimum Parts Count High and Low Side MOSFET Predriver ..... 2-94
MIC5012 Dual High and Low Side MOSFET Predriver ..... 2-105
MIC5013 Protected 8-Pin High and Low Side MOSFET Predriver ..... 2-114
MIC5014/5015 High \& Low Side MOSFET Predriver ..... 2-128
MIC5016/5017 Dual High \& Low Side MOSFET Predriver ..... 2-138
MIC5020 High Speed Low Side MOSFET PreDriver ..... 2-148
MIC5021 High Speed High Side MOSFET PreDriver ..... 2-150
MIC5022 Dual MOSFET PreDriver, Half H-Bridge ..... 2-152
Application Note 1 MIC5011 Design Techniques ..... 2-154
Application Note 3 Driving Halogen Lamps ..... 2-158
Application Note 4 Using the MIC5010 Family in Automobile Alarm Systems ..... 2-163
Application Note 5 Solid State Circuit Breakers ..... 2-167
Application Hint 5 Logic Controlled Power Switch ..... 2-174
Application Hint 9 Low Voltage Operation of the MIC5014 Family ..... 2-177


Drives a hex 6-hex 7 size MOSFET: 1500 pF to $16,000 \mathrm{pF}$

MIC4420/4429

- 6A Peak Output
- $2.5 \Omega$ Output Impedance
- 4.5 V to 18 V Supply
- $25 n$ S into $2500 p F$
- Latch-up Protected
- Withstands 5V Negative Swing
- Surface Mount and High Power Package Available


MIC4429

MIC4420


1500 pF to $47,000 \mathrm{pF}$

MIC4421/4422

- 9A Peak Output
- $1.0 \Omega$ Output Impedance
- $25 n$ S into $10,000 \mathrm{pF}$
- 4.5 V to 18 V Supply
- Latch-up Protected
- Withstands 5V Negative Swing
- Surface Mount and High Power Package Available

MIC4421

MIC4422


1500 pF to $62,000 \mathrm{pF}$

MIC4451/4452

- 12A Peak Output
- $0.8 \Omega$ Output Impedance
- 25 nS into $15,000 \mathrm{pF}$
- 4.5 V to 18 V Supply
- Latch-up Protected
- Withstands 5V Negative Swing
- Surface Mount and High Power Package Available

MIC426/427/428

- 1.5A Peak Output
- $6 \Omega$ Output Impedance
- 30 nS into 1000 pF
- 4.5 V to 18 V Supply
- Surface Mount Available

Drives a hex 0-hex 3 size MOSFET: 400 pF to 3000 pF


MIC4452
MIC4451


Drives a hex 0-hex 3 size
MOSFET: 400pF to 3000 pF

MIC1426/1427/1428

- 1.2A Peak Output
- $8 \Omega$ Output Impedance
- 38 nS into 1000 pF
- 4.75 V to 16 V Supply
- Low Cost Predriver
- Surface Mount Available


MIC1428


MOSFET Driver Selection Guide


Drives a hex 0-hex 3 size MOSFET: 400pF to 3000 pF

MIC4426/4427/4428

- 1.5A Peak Output
- $7 \Omega$ Output Impedance
- 25 nS into 1000 pF
- 4.5 V to 18 V Supply
- Latch-up Protected
- Withstands 5V Negative Swing
- Surface Mount Available


Drives a hex 4-hex 5 size MOSFET: 6000pF to $12,000 \mathrm{pF}$

MIC4423/4424/4425

- 3A Peak Output
- $3.5 \Omega$ Output Impedance
- 25 nS into 1800 pF
- 4.5 V to 18 V Supply
- Latch-up Protected
- Withstands 5V Negative Swing
- Surface Mount Available


Drives a hex 0-hex 3 size MOSFET: 400 pF to 3000 pF

MIC4467/4468/4469

- 1.2A Peak Output
- $10 \Omega$ Output Impedance
- $25 n \mathrm{n}$ into 470 pF
- 4.5 V to 18 V Supply
- Latch-up Protected
- Withstands 5V Negative Swing
- Surface Mount Available
- Three Logic Choices


MIC4469

|  | MIC5020 |  |
| :---: | :---: | :---: |
| 4 | $\mathrm{V}_{\mathrm{DD}}$ | Gate |
| $\square$ | Input | Source |
| 4 | Fault | Sense |
| 4 | $\mathrm{C}_{\top}$ | Gnd |

MIC5020/5021

- 7 to 40V Supply
- Programmable Overcurrent Shutdown
- Internal Charge Pump
- Surface Mount Available

MIC4468
MIC4467

MIC4426

MIC4427

MIC4428

MIC4423

MIC4424

MIC4425


MIC5022

- 7 to 40V Supply
- Programmable Overcurrent Shutdown
- Internal Charge Pump
- Surface Mount Available


High Side Driver



## General Description

The MIC426/427/428 are dual high speed drivers. A TTL/ CMOS input voltage level is translated into an output voltage level swing equalling the supply. The DMOS output will be within 25 mV of ground or positive supply. Bipolar designs are capable of swinging only within 1 volt of the supply.

The low impedance high current driver outputs will swing a 1000 pF load 18 V in 30 nS . The unique current and voltage drive qualities make the MIC426/427/428 ideal powerMOSFET drivers, line drivers and DC to DC converter building blocks.

Input logic signals may equal the power supply voltage. Input current is a low $1 \mu \mathrm{~A}$ making direct interface to CMOS/BIPOLAR switch mode power supply control integrated circuits possible as well as open collector analog comparators.

## Features

- High Speed Switching $\left(\mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF}\right)$..................30nS
- High Peak Output Current ..................................... 1.5A
- High Output Voltage Swing ......................... $\mathrm{V}_{\mathrm{S}}-25 \mathrm{mV}$ GND +25 mV
- Low Input Current (Logic " 0 " or " 1 ") $1 \mu \mathrm{~A}$
- TTL/CMOS Input Compatible
- Available in Inverting \& Non-Inverting Configurations
- Wide Operating Supply Voltage 4.5V to 18 V
- Low Power Consumption
(Inputs Low) 0.4 mA
(Inputs High) 8 mA
- Single Supply Operation
- Low Output Impedance $6 \Omega$
- Pin Out Equivalent to DS0026 \& MMH0026


## Pin Configuration



## Functional Diagram



Quiescent powersupply current is 8mA maximum. The MIC426 requires $1 / 5$ the current of the pin compatible bipolar DS0026 device. This is important in DC to DC converter applications with power efficiency constraints and high frequency switch mode power supply applications. Quiescent current is typically

6 mA when driving a 1000 pF load 18 V at 100 kHz .
The inverting MIC426 driver is pin compatible with the bipolar DS0026 and MMH0026 devices. The MIC427 is non-inverting; the MIC428 contains an inverting and non-inverting driver.

Ordering Information

| Part Number | Temperature Range | Package | Configuration |
| :---: | :---: | :---: | :---: |
| MIC426CM <br> MIC426BM | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | 8 -pin SOIC | Dual Inverting |
| MIC426CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 -pin plastic DIP | Dual Inverting |
| MIC426BJ <br> MIC426AJ <br> MIC426AJBQ* | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | 8 -pin CerDIP | Dual Inverting <br> SMD\#5962-8850301PX |
| MIC426CY | - | CHIP | Dual Inverting |
| $\begin{aligned} & \text { MIC427CM } \\ & \text { MIC427BM } \\ & \hline \end{aligned}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | 8 -pin SOIC | Dual Non-Inverting |
| MIC427CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 -pin plastic DIP | Dual Non-Inverting |
| MIC427BJ <br> MIC427AJ MIC427AJBQ* | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | 8 -pin CerDIP | Dual Non-Inverting SMD\#5962-8850302PX |
| MIC427CY | - | CHIP | Dual Non-Inverting |
| $\begin{aligned} & \text { MIC428CM } \\ & \text { MIC428BM } \end{aligned}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | 8 -pin SOIC | Non-Inv. \& Inverting |
| MIC428CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 -pin plastic DIP | Non-Inv. \& Inverting |
| MIC428BJ MIC428AJ MIC428AJBQ* | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | 8 -pin CerDIP | Non-Inv. \& Inverting <br> SMD\#5962-8850303PX |
| MIC428CY | - | CHIP | Non-Inv. \& Inverting |

* AJB indicates units screen to MIL-STD 883, Method 5004, condition B, and burned-in for 1 week.


## Absolute Maximum Ratings (Notes 1, 2, and 3)

If Military/Aerospace specified devices are required, contact Micrel for availability and specifications.

| Supply Voltage | 20 V |
| :---: | :---: |
| Input Voltage Any Terminal | $\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}$ to GND -0.3 V |
| Maximum Chip Temperature | $150^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead Temperature (10 sec) | $300^{\circ} \mathrm{C}$ |
| Package Thermal Resistance |  |
| CerDIP R өJ-A $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 150 |
| CerDIP R $\mathrm{\theta JJ-C}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 50 |
| PDIP R $\mathrm{\theta JJ-A}^{\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)}$ | 125 |
| PDIP R $\mathrm{\theta jJ-C}^{\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)}$ | 42 |
| SOIC R $\mathrm{R}_{\text {JJ-A }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 250 |
| SOIC R $\left.\mathrm{RJJC}^{( }{ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 75 |
| Operating Temperature Range |  |
| C Version | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| B Version | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| A Version | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

MIC426 Electrical Characteristics: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |  |
| 1 | $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| 2 | $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| 3 | In | Input Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {S }}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |  |
| 4 | $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $V_{S}-0.025$ |  |  | V |
| 5 | $\mathrm{V}_{\mathrm{OL}}$ | Low Output Voltage |  |  |  | 0.025 | V |
| 6 | Ro | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V} \\ & \mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 10 | 15 | $\Omega$ |
| 7 | $\mathrm{RO}_{0}$ | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V} \\ & \mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 6 | 10 | $\Omega$ |
| 8 | IPK | Peak Output Current |  |  | 1.5 |  | A |

## SWITCHING TIME

| 9 | $\mathrm{~T}_{\mathrm{R}}$ | Rise Time | Test Figure 1 |  |  | 30 |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| 10 | $\mathrm{~T}_{\mathrm{F}}$ | Fall Time | Test Figure 1 |  |  | 20 |
| 11 | $\mathrm{~T}_{\mathrm{D} 1}$ | Delay TIme | Test Flgure 1 |  |  | 40 |
| 12 | $\mathrm{~T}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  |  | nS |

POWER SUPPLY

| 13 | Is | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3.0 \mathrm{~V}$ (Both Inputs) |  |  | 8.0 | mA |
| :---: | :---: | :--- | :--- | :--- | :--- | :--- | :---: |
| 14 | Is | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ (Both Inputs) |  |  | 0.4 | mA |

## MIC426 Electrical Characteristics:

Over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |  |
| 1 | $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| 2 | $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| 3 | IIN | Input Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {S }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |

## MIC426 Electrical Characteristics:

Over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified (Continued).

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## OUTPUT

| 4 | $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $V_{S}-0.025$ |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | V OL | Low Output Voltage |  |  |  | 0.025 | V |
| 6 | Ro | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V} \\ & \mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 13 | 20 | $\Omega$ |
| 7 | $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V} \\ & \mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 8 | 15 | $\Omega$ |

SWITCHING TIME

| 8 | $T_{R}$ | Rise Time | Test Figure 1 |  | 60 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 9 | $\mathrm{~T}_{\mathrm{F}}$ | Fall Time | Test Figure 1 |  |  | 40 |
| 10 | $\mathrm{~T}_{\mathrm{D} 1}$ | Delay Time | Test Figure 1 |  |  | 60 |
| 11 | $\mathrm{~T}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 | nS |  |  |

POWER SUPPLY

| 12 | IS | Power Supply Current | $V_{I N}=3.0 \mathrm{~V}$ (Both Inputs) |  | 12.0 | mA |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| 13 | IS | Power Supply Current | $V_{I N}=0.0 \mathrm{~V}$ (Both Inputs) | mA |  |  |

MIC427 Electrical Characteristics: $T_{A}=25^{\circ} \mathrm{C}$ with $4.5 \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |  |
| 1 | $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| 2 | VIL | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| 3 | IN | Input Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {S }}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |  |
| 4 | $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $V_{S}-0.025$ |  |  | V |
| 5 | VOL | Low Output Voltage |  |  |  | 0.025 | V |
| 6 | $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V} \\ & \mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 10 | 15 | $\Omega$ |
| 7 | Ro | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V} \\ & \mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 6 | 10 | $\Omega$ |
| 8 | IPK | Peak Output Current |  |  | 1.5 |  | A |

MIC427 Electrical Characteristics: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified. (Continued)

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |

SWITCHING TIME

| 9 | $T_{R}$ | Rise Time | Test Figure 1 |  | 30 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| 10 | $\mathrm{~T}_{\mathrm{F}}$ | Fall Time | Test Figure 1 |  |  | 20 |
| 11 | $\mathrm{~T}_{\mathrm{D} 1}$ | Delay Tlme | Test Figure 1 |  |  | 40 |
| 12 | $\mathrm{~T}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 | nS |  |  |

POWER SUPPLY

| 13 | Is | Power Supply Current | $\mathrm{V}_{I N}=3.0 \mathrm{~V}$ (Both Inputs) |  |  | 8.0 | mA |
| :---: | :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| 14 | Is | Power Supply Current | $\mathrm{V}_{1 \mathrm{~N}}=0.0 \mathrm{~V}$ (Both Inputs) |  |  | 0.4 | mA |

MIC427 Electrical Characteristics:
Over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |  |
| 1 | $V_{I H}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| 2 | $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| 3 | $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{S}}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |

OUTPUT

| 4 | $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{S}}-0.025$ |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | VOL | Low Output Voltage |  |  |  | 0.025 | V |
| 6 | Ro | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 13 | 20 | $\Omega$ |
| 7 | Ro | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V} \\ & \mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 8 | 15 | $\Omega$ |

## SWITCHING TIME

| 8 | $T_{R}$ | Rise Time | Test Figure 1 |  | 60 | nS |  |
| :---: | :---: | :--- | :--- | :--- | :--- | :--- | :---: |
| 9 | $\mathrm{~T}_{\mathrm{F}}$ | Fall Time | Test Figure 1 |  |  | 40 | nS |
| 10 | $\mathrm{~T}_{\mathrm{D} 1}$ | Delay Tlme | Test Flgure 1 |  |  | 60 | nS |
| 11 | $\mathrm{~T}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  |  | 120 | nS |

POWER SUPPLY

| 12 | Is | Power Supply Current | $\mathrm{V}_{I N}=3.0 \mathrm{~V}$ (Both Inputs) |  |  | 12.0 | mA |
| :---: | :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| 13 | IS | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ (Both Inputs) |  |  | 0.6 | mA |

MIC428 Electrical Characteristics: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |  |
| 1 | $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| 2 | $\mathrm{V}_{\mathrm{IL}}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| 3 | IN | Input Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {S }}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |  |
| 4 | $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{S}}-0.025$ |  |  | V |
| 5 | VOL | Low Output Voltage |  |  |  | 0.025 | V |
| 6 | Ro | Output Resistance | Output High IOUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 10 | 15 | $\Omega$ |
| 7 | Ro | Output Resistance | Output High $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 6 | 10 | $\Omega$ |
| 8 | IPK | Peak Output Current |  |  | 1.5 |  | A |

SWITCHING TIME

| 9 | $\mathrm{~T}_{\mathrm{R}}$ | Rise Time | Test Figure 1 |  | 30 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| 10 | $\mathrm{~T}_{\mathrm{F}}$ | Fall Time | Test Figure 1 |  |  | 20 |
| 11 | $\mathrm{~T}_{\mathrm{D} 1}$ | Delay Tlme | Test Flgure 1 |  |  | 40 |
| 12 | $\mathrm{~T}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 | nS |  |  |

## POWER SUPPLY

| 13 | Is | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3.0 \mathrm{~V}$ (Both Inputs) |  |  | 8.0 | mA |
| :---: | :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| 14 | IS | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ (Both Inputs) |  |  | 0.4 | mA |

## MIC428 Electrical Characteristics:

Over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{S} \leq 18 \mathrm{~V}$ unless otherwise specified.

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |  |
| 1 | $V_{I H}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| 2 | $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| 3 | $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{S}}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |

## MIC428 Electrical Characteristics:

Over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT |  |  |  |  |  |  |  |
| 4 | V OH | High Output Voltage |  | $V_{S}-0.025$ |  |  | V |
| 5 | VOL | Low Output Voltage |  |  |  | 0.025 | V |
| 6 | $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | Output High $\mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 13 | 20 | $\Omega$ |
| 7 | $\mathrm{RO}_{0}$ | Output Resistance | Output High $\text { IOUT }=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 8 | 15 | $\Omega$ |

SWITCHING TIME

| 8 | $T_{R}$ | Rise Time | Test Figure 1 |  |  | 60 |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| 9 | $T_{F}$ | Fall Time | Test Figure 1 |  |  | 40 |
| 10 | $T_{D 1}$ | Delay TIme | Test Flgure 1 |  |  | 60 |
| 11 | $T_{D 2}$ | Delay Time | Test Figure 1 |  |  | 120 |

## POWER SUPPLY

| 12 | IS | Power Supply Current | $V_{I N}=3.0 \mathrm{~V}$ (Both Inputs) |  |  | 12.0 |
| :---: | :---: | :--- | :--- | :--- | :--- | :---: |
| 13 | IS | Power Supply Current | $V_{I N}=0.0 \mathrm{~V}$ (Both Inputs) |  |  | 0.6 |

Note 1: Functional operation above the absolute maximum stress ratings is not implied.
Note 2: Static Sensitive device (above 2 kV ). Unused devices must be stored in conductive material to protect devices from static discharge and static fields.
Note 3: Switching times guaranteed by design.

## Switching Time Test Circuits



Figure 1. Inverting Driver Switching Time


Figure 2. Non-Inverting Driver Switching Time

## Typical Characteristic Curves



Delay Time vs Temperature


Supply Current vs Frequency


Delay Time vs Supply Voltage


Supply Current vs Capacitive Load


High Output vs Current


Rise and Fall Time vs Temperature


Rise and Fall Time vs Capacitive Load


Typical Characteristic Curves (Continued)


Delay Time vs Supply Voltage


Supply Current vs Frequency


Delay Time vs Temperature


Supply Current vs Capacitive Load


High Output Current


Rise and Fall Time vs Temperature


Rise and Fall Time vs Capacitive Load


Low Output Current


## Typical Characteristic Curves (Continued)



## Supply Bypassing

Charging and discharging large capacitive loads quickly requires large currents. For example, changing a 1000 pF load 18 volts in 25 nS requires a 0.8 A current from the device power supply.

To guarantee low supply impedance over a wide frequency range, a parallel capacitor combination is recommended for supply bypassing. Low inductance ceramic disk capacitors with short lead lengths (< 0.5 inch) should be used. A $4.7 \mu \mathrm{~F}$ solid tantalum capacitor in parallel with one or two $0.1 \mu \mathrm{~F}$ ceramic disk capacitors normally provides adequate bypassing.

## Grounding

The MIC426 and MIC428 contain inverting drivers. Ground potential drops developed in common ground impedances from input to output will appear as negative feedback and degrade switching speed characteristics.

Individual ground returns for the input and output circuits or a ground plane should be used.

## Input Stage

The input voltage level changes the no load or quiescent supply current. The N channel MOSFET input stage transistor drives a 2.5 mA current source load. With a logic " 1 " input, the maximum quiescent supply current is 8 mA . Logic " 0 " input level signals reduce quiescent current to $400 \mu \mathrm{~A}$ maximum. Minimum power dissipation occurs for logic " 0 " inputs for the MIC426/427/428; unused driver inputs must be grounded or tied to the positive supply.

The drivers are designed with 100 mV of hysteresis. This provides clean transitions and minimizes output stage current spiking when changing states. Input voltage thresholds are approximately 1.5 V making the device TTL compatible over the 4.5 V to 18 V operating supply range. Input current is less than $1 \mu \mathrm{~A}$ over this range.

The MIC426/427/428 may be directly driven by the TL494, SG1526/1527, SG1524, SE5560 and similar switch mode power supply integrated circuits.

## Power Dissipation

The supply current vs. frequency and supply current vs. capacitive load characteristic curves will aid in performing power dissipation calculations.

The MIC426/427/428 CMOS drivers have greatly reduced quiescentDCpowerconsumption. Maximum quiescent current is 8 mA compared to the DS0026 40 mA specification. For a 15 V supply, power dissipation is typically 40 mW .

Two other power dissipation components are:

- Output stage AC and DC load power.
- Transition state power.

Output stage power is:

$$
\begin{aligned}
P_{O} & =P_{D C}+P_{A C} \\
& =V_{O}\left(I_{D C}\right)+f C_{L} V_{S}{ }^{2}
\end{aligned}
$$

Where: $\quad V_{O}=D C$ output voltage
$I_{D C}=D C$ output load current
$\mathrm{f}=$ Switching frequency
$V_{S}=$ Supply voltage
In power MOSFET drive applications, the PDC term is negligible. MOSFET power transistors are high impedance, capacitive input devices. In applications where resistive loads or relays are driven, the PDC component will normally dominate.

The magnitude of $\mathrm{P}_{A C}$ is readily estimated for several cases:
A. 1. $f=200 \mathrm{kHz}$
B. 1. $\mathrm{f}=200 \mathrm{kHz}$
2. $C_{L}=1000 \mathrm{pF}$
2. $C_{L}=1000 \mathrm{pF}$
3. $\mathrm{V}_{\mathrm{S}}=18 \mathrm{~V}$
3. $V_{S}=15 \mathrm{~V}$
4. $\mathrm{P}_{\mathrm{AC}}=65 \mathrm{~mW}$
4. $\mathrm{P}_{\mathrm{AC}}=45 \mathrm{~mW}$

During output level state changes, a current surge will flow through the series connected N and P channel output

MOSFETs as one device is turning "ON" while the other is turning "OFF." The current spike flows only during output transitions. The input levels should not be maintained between the logic " 0 " and logic " 1 " levels. Unused driver inputs must
be tied to ground and not be allowed to float. Average power dissipation will be reduced by minimizing input rise times. As shown in the characteristic curves, average supply current is frequency dependent.

## Voltage Doubler



## Voltage Inverter




Voltage vs

OUTPUT VOLTAGE vs LOAD CURRENT


### 1.2A Dual High-Speed MOSFET Drivers

## Bipolar/CMOS/DMOS Process

## General Description

The MIC1426/27/28 are a family of 1.2A dual high-speed drivers. They are ideal for high-volume OEM manufacturers, with latch-up protection, and ESD protection. BiCMOS/DMOS fabrication is used for low power consumption and high efficiency.

These devices are fabricated using an epitaxial layer to effectively short out the intrinsic parasitic transistor responsible for CMOS latch-up. They incorporate a number of other design and process refinements to increase their long-term reliability.

The MIC1426 is compatible with the bipolar DS0026, but only draws $1 / 5$ of the quiescent current. The MIC1426/27/28 are also compatible with the MIC426/27/28, but with 1.2A peak output current rather than the 1.5A of the MIC426/27/28 devices.

The high-input impedance MIC1426/27/28 drivers are CMOS/ TTL input-compatible, do not require the speed-up needed by the bipolar devices, and can be directly driven by most PWM ICs.

This family of devices is available in inverting and noninverting versions. Specifications have been optimized to achieve low-cost and high-performance devices, well-suited for the high-volume manufacturer.

## Features

- Low Cost
- Latch-Up Protected: Will Withstand 500 mA Reverse Output Current
- ESD Protected $\pm 2 k V$
- High Peak Output Current .............................1.2A Peak
- High Capacitive Load Drive Capability 1000pF in 38nS
- Wide Operating Range ..............................4.75V to 16 V
- Low Delay Time 75nS Max
- Logic Input Threshold Independent of Supply Voltage
- Output Voltage Swing to Within 25 mV of Ground or $\mathrm{V}_{\mathrm{S}}{ }^{+}$
- Low Output Impedance


## Applications

- Power MOSFET Drivers
- Switched Mode Power Supplies
- Pulse Transformer Drive
- Small Motor Controls
- Print Head Drive

Functional Diagram


## Ordering Information

| Part No. | Temperature <br> Range | Package | Configuration |
| :--- | :---: | :--- | :--- |
| MIC1426CM | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8-Pin SO | Dual-Inverting |
| MIC1426CN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8-Pin <br> Plastic DIP | Dual-Inverting |
| MIC1427CM | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8-Pin SO | Dual <br> Non-Inverting |
| MIC1427CN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8-Pin <br> Plastic DIP | Dual <br> Non-Inverting |
| MIC1428CM | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8-Pin SO | Inverting and <br> Non-Inverting |
| MIC1428CN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8-Pin <br> Plastic DIP | Inverting and <br> Non-Inverting |

Test Circuits


Figure 1. Inverting Driver Switching Time

## Pin Configurations



Figure 2. Non-Inverting Driver Switching Time

## Absolute Maximum Ratings (Notes 1, 2 and 3)

| Power Dissipation |  |
| :--- | ---: |
| Plastic DIP | 1 W |
| SOIC | 500 mW |
| Derating Factor |  |
| Plastic DIP | $8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| SOIC | $4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Supply Voltage | 18 V |

Input Voltage, Any Terminal $\quad \mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}$ to GND -0.3 V
Operating Temperature: C Version $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Maximum Chip Temperature $+150^{\circ} \mathrm{C}$
Storage Temperature $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature ( 10 sec ) $+300^{\circ} \mathrm{C}$
NOTES: 1. Functional operation above the absolute maximum stress ratings is not implied.
2. Static-sensitive device (above 2 kV ). Unused devices must be stored in conductive material to protect devices from static discharge.
3. Switching times guaranteed by design.

Electrical Characteristics: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}{ }^{+}<16 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $V_{I H}$ | Logic 1, Input Voltage |  | 3 |  |  | $V$ |
| $V_{I L}$ | Logic 0, Input Voltage |  |  |  | 0.8 | $V$ |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{S}}$ | -1 |  | 1 | $\mu \mathrm{~A}$ |

## OUTPUT

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | Test Figures 1 and 2 | $\mathrm{V}_{\mathrm{S}}-0.025$ |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Output Voltage | Test Figures 1 and 2 |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=16 \mathrm{~V} \end{aligned}$ |  | 12 | 18 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=16 \mathrm{~V} \end{aligned}$ |  | 8 | 12 | $\Omega$ |
| $\mathrm{I}_{\text {PK }}$ | Peak Output Current |  |  | 1.2 |  | A |
| 1 | Latch-Up Current | Withstand Reverse Current | >500 |  |  | mA |

## SWITCHING TIME

| $t_{R}$ | Rise Time | Test Figures 1 and 2 |  | 35 | nS |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Test Figures 1 and 2 |  |  | 25 |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Test Figures 1 and 2 | nS |  |  |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Test Figures 1 and 2 |  | 75 | nS |

POWER SUPPLY

| IS | Power Supply Current |
| :--- | :--- |

$\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ (Both Inputs)
$\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ (Both Inputs)

## Electrical Characteristics:

Over operating temperature range with $4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}{ }^{+}<16 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1, Input Voltage |  | 3 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0, Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $\mathrm{OV}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{S}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | Test Figures 1 and 2 | $\mathrm{V}_{\mathrm{S}}-0.025$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Output Voltage | Test Figures 1 and 2 |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=16 \mathrm{~V} \end{aligned}$ |  | 15 | 23 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=16 \mathrm{~V} \end{aligned}$ |  | 10 | 18 | $\Omega$ |
| 1 | Latch-Up Current | Withstand Reverse Current | >500 |  |  | mA |
| SWITCHING TIME |  |  |  |  |  |  |


| $t_{R}$ | Rise Time | Test Figures 1 and 2 |  | 60 | nS |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Test Figures 1 and 2 |  |  | 40 |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Test Figures 1 and 2 | nS |  |  |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Test Figures 1 and 2 |  | 125 | nS |

POWER SUPPLY

| $I_{S}$ | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ (Both Inputs) |  |  | 13 | mA |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{I}_{\mathrm{S}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ (Both Inputs) |  |  | 0.7 | mA |

## Supply Bypassing

Large currents are required to charge and discharge large capacitive loads quickly. For example, changing a 1000pF load 16 V in 25 nS , requires a 0.8 A current from the device power supply.

To guarantee low supply impedance over a wide frequency range, a parallel capacitor combination is recommended for supply bypassing. Low-inductance ceramic MLC capacitors with short lead lengths (<0.5in.) should be used. A $1.0 \mu \mathrm{~F}$ film capacitor in parallel with one or two $0.1 \mu \mathrm{~F}$ ceramic MLC capacitors normally provides adequate bypassing.

## Grounding

The MIC1426 and MIC1428 contain inverting drivers. Ground potential drops developed in common ground impedances from input to output will appear as negative feedback and degrade switching speed characteristics.

Individual ground returns for the input and output circuits or a ground plane should be used.

## Input Stage

The input voltage level changes the no-load or quiescent supply current. The N -channel MOSFET input stage transistor drives a 2.5 mA current source load. With a logic "1" input, the maximum quiescent supply current is 9 mA . Logic " 0 " input level signals reduce quiescent current to $500 \mu \mathrm{~A}$ maximum. Unused driver inputs must be connected to $\mathbf{V}_{\mathbf{S}}{ }^{+}$or GND. Minimum power dissipation occurs for logic "0" inputs for the MIC1426/27/28.
The drivers are designed with 100 mV of hysteresis. This provides clean transitions and minimizes output stage current spiking when changing states. Input voltage thresholds are approximately 1.5 V , making logic " 1 " input any voltage greater than 1.5 V up to $\mathrm{V}_{S}{ }^{+}$. Input current is less than $1 \mu \mathrm{~A}$ over this range.
The MIC1426/27/28 may be directly driven by the TL494, SG1526/27, MIC38C42, TSC170 and similar switch-mode power supply integrated circuits.

## MIC1426/7/8 Typical Characteristic Curves





Rise and Fall Times vs Temperature



Supply Current vs Capacitive Load


Rise Time vs Capacitive Load


Fall Time vs Capacitive Load


Supply Current vs Frequency


## MIC1426/7/8 Typical Characteristic Curves (Cont.)



Quiescent Power Supply Current vs Supply Voltage



Quiescent Power Supply Current vs Supply Voltage



Crossover Energy Loss


## MIC4420/4429

High-Speed, High-Current MOSFET Driver
Bipolar/CMOS/DMOS Process

## General Description

MIC4420 and MIC4429 MOSFET drivers are tough, efficient, and easy to use. The MIC4429 is an inverting driver, while the MIC4420 is a non-inverting driver.

Both versions are capable of 6A (peak) output and can drive the largest MOSFETs with an improved safe operating margin. The MIC4420/4429 accepts any logic input from 2.4V to $\mathrm{V}_{\mathrm{DD}}$ without external speed-up capacitors or resistor networks. Proprietary circuits allow the input to swing negative by as much as 5 V without damaging the part. Additional circuits protect against damage from electrostatic discharge.

MIC4420/4429 drivers can replace three or more discrete components, reducing PCB area requirements, simplifying product design, and reducing assembly cost.
Modern BiCMOS/DMOS construction guarantees freedom from latch-up. The rail-to-rail swing capability insures adequate gate voltage to the MOSFET during power up/ down sequencing.

## Features

- CMOS Construction
- Latch-Up Protected: Will Withstand >500mA Reverse Output Current
- Logic Input Will Withstand Negative Swing of Up to 5 V
- Matched Rise and Fall Times .25nS
- High Peak Output Current ................................6A Peak
- Wide Operating Range ...............................4.5V to 18 V
- High Capacitive Load Drive ........................... 10,000pF
- Low Delay Time .............................................55nS Typ
- Logic High Input for Any Voltage From 2.4V to $V_{D D}$
- Low Supply Current $\qquad$ $450 \mu \mathrm{~A}$ With Logic 1 Input
- Low Output Impedance $\qquad$ $.2 .5 \Omega$
- Output Voltage Swing to Within 25 mV of Ground or $V_{D D}$
- MIL-STD-883 Method 5004/5005 version available


## Applications

- Switch Mode Power Supplies
- Motor Controls
- Pulse Transformer Driver
- Class D Switching Amplifiers


## Functional Diagram



Ordering Information

| Part No. | Temperature Range | Package | Configuration |
| :---: | :---: | :---: | :---: |
| MIC429AJBQ* | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Inverting |
| MIC4420CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin PDIP | Non-Inverting |
| MIC4420BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin PDIP | Non-Inverting |
| MIC4420CM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin SOIC | Non-Inverting |
| MIC4420BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin SOIC | Non-Inverting |
| MIC4420BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Non-Inverting |
| MIC4420AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Non-Inverting |
| MIC4420AJB ${ }^{+}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Non-Inverting |
| MIC4420AF | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Pin Flat Pack | Non-Inverting |
| MIC4420CT | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 5-Pin TO-220 | Non-Inverting |
| MIC4429CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin PDIP | Inverting |
| MIC4429BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin PDIP | Inverting |
| MIC4429CM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin SOIC | Inverting |
| MIC4429BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Pin SOIC | Inverting |
| MIC4429BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Inverting |
| MIC4429AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Inverting |
| MIC4429AJB ${ }^{+}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Inverting |
| MIC4429AF | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Pin Flat Pack | Inverting |
| MIC4429CT | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 5-Pin TO-220 | Inverting |

* SMD\#5962-8877001PX
${ }^{\dagger}$ AJB indicates units screened to MIL-STD 883, Method 5004, condition B, and burned-in for 1 week.


## Pin Configurations



| Absolute Maximum Ratings (Notes 1, 2 and 3) |  |  |  |
| :---: | :---: | :---: | :---: |
| Power Dissipation, $\mathrm{T}_{\text {AMBIENT }} \leq 25^{\circ} \mathrm{C}$ |  | Thermal Impedances (To Case) |  |
| PDIP | 1W | 5-Pin TO-220 R $\mathrm{\theta}_{\text {өJ-C }}$ | $10^{\circ} \mathrm{C} / \mathrm{W}$ |
| SOIC | 500 mW | Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| CerDIP | 800 mW | Operating Temperature (Chip) | $150^{\circ} \mathrm{C}$ |
| 5-Pin TO-220 | 1.5W | Operating Temperature (Ambient) |  |
| Power Dissipation, $\mathrm{T}_{\text {CASE }} \leq 25^{\circ} \mathrm{C}$ |  | C Version | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| 5-Pin TO-220 | 12.5W | B Version | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Derating Factors (To Ambient) |  | A Version | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| PDIP | $8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | Lead Temperature (10 sec) | $300^{\circ} \mathrm{C}$ |
| SOIC | $4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | Supply Voltage | 20 V |
| CerDIP | $6.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | Input Voltage | -5 V to $\mathrm{V}_{\text {D }}$ |
| 5-Pin TO-220 | $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | Input Current ( $\mathrm{V}_{\text {IN }}>\mathrm{V}_{\mathrm{DD}}$ ) | 50 mA |

If Military/Aerospace specified devices are required, contact Micrel for availability and specifications.

Electrical Characteristics: $\left(T_{A}=25^{\circ} \mathrm{C}\right.$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{1 H}$ | Logic 1 Input Voltage |  | 2.4 | 1.8 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  | 1.3 | 0.8 | V |
| $\mathrm{V}_{\text {IN }}(\mathrm{Max})$ | Input Voltage Range |  | -5 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| ${ }_{\text {IN }}$ | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{DD}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |

OUTPUT

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | See Figure 1 | $\mathrm{V}_{\mathrm{DD}}^{-0.025}$ |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage | See Figure 1 |  |  | 0.025 |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output Low | IOUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ | V |  |  |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output High | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ | 2.1 | 2.8 | $\Omega$ |
| $\mathrm{I}_{\mathrm{PK}}$ | Peak Output Current | $\mathrm{V}_{\mathrm{DD}}=18 \mathrm{~V}$ (See Figure 5) | 1.5 | 2.5 | $\Omega$ |
| $\mathrm{I}_{\mathrm{R}}$ | Latch-Up Protection <br> Withstand Reverse Current |  | $>500$ | 6 |  |

## SWITCHING TIME (Note 3)

| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ |  | 25 | 35 | nS |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ |  | 25 | 35 | nS |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Test Figure 1 |  | 55 | 75 | nS |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  | 55 | 75 | nS |

Power Supply

| $\mathrm{I}_{\mathrm{S}}$ | Power Supply Current | $\mathrm{V}_{\text {IN }}=3 \mathrm{~V}$ <br> $\mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ |  | 0.45 | 1.5 | mA |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | 55 | 150 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{DD}}$ | Operating Input Voltage |  | 4.5 |  | 18 | V |

Electrical Characteristics: $\left(T_{A}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IN }}(\mathrm{Max})$ | Input Voltage Range |  | -5 |  | $>V_{D D}$ | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $\mathrm{OV} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{DD}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | Figure 1 | $\mathrm{V}_{\mathrm{DD}}{ }^{-0.025}$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Output Voltage | Figure 1 |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Output Low | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 3 | 5 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Output High | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 2.3 | 5 | $\Omega$ |
| SWITCHING TIME (Note 3) |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ |  | 32 | 60 | nS |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ |  | 34 | 60 | nS |
| ${ }^{\text {t }}$ 1 | Delay Time | Figure 1 |  | 50 | 100 | nS |
| ${ }^{\text {t }}$ 2 | Delay Time | Figure 1 |  | 65 | 100 | nS |
| POWER SUPPLY |  |  |  |  |  |  |
| $\mathrm{I}_{s}$ | Power Supply Current | $\begin{aligned} & V_{I N}=3 V \\ & V_{I N}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 0.45 \\ & 0.06 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {DD }}$ | Operating Input Voltage |  | 4.5 |  | 18 | V |

NOTE 1: Functional operation above the absolute maximum stress ratings is not implied.
NOTE 2: Static-sensitive device. Store only in conductive containers. Handling personnel and equipment should be grounded to prevent damage from static discharge.
NOTE 3: Switching times guaranteed by design.


Figure 1. Switching Time Test Circuit

## Typical Characteristic Curves



Rise Time vs Capacitive Load


Propagation Delay Time
vs Temperature


Fall Time vs Supply Voltage


Fall Time vs Capacitive Load


Rise and Fall Times vs Temperature


Propagation Delay Time vs Supply Voltage


## Typical Characteristic Curves (Cont.)



High-State Output Resistance


Effect of Input Amplitude on Propagation Delay


Quiescent Power Supply Current vs Temperature



Total nA•S Crossover


## Applications Information

## Supply Bypassing

Charging and discharging large capacitive loads quickly requires large currents. For example, changing a 2500 pF load to 18 V in 25 nS requires a 1.8 A current from the device power supply.

The MIC4420/4429 has double bonding on the supply pins, the ground pins and output pins This reduces parasitic lead inductance. Low inductance enables large currents to be switched rapidly. It also reduces internal ringing that can cause voltage breakdown when the driver is operated at or near the maximum rated voltage.

Internal ringing can also cause output oscillation due to feedback. This feedback is added to the input signal since it is referenced to the same ground.

To guarantee low supply impedance over a wide frequency range, a parallel capacitor combination is recommended for supply bypassing. Low inductance ceramic disk capacitors with short lead lengths ( $<0.5$ inch) should be used. A $1 \mu \mathrm{~F}$ low ESR film capacitor in parallel with two $0.1 \mu \mathrm{~F}$ low ESR ceramic capacitors, (such as AVX RAM GUARD®), provides adequate bypassing. Connect one ceramic capacitor directly between pins 1 and 4 . Connect the second ceramic capacitor directly between pins 8 and 5 .

## Grounding

The high current capability of the MIC4420/4429 demands careful PC board layout for best performance Since the MIC4429 is an inverting driver, any ground lead impedance will appear as negative feedback which can degrade switch-
ing speed. Feedback is especially noticeable with slow-rise time inputs. The MIC4429 input structure includes 300 mV of hysteresis to ensure clean transitions and freedom from oscillation, but attention to layout is still recommended.

Figure 5 shows the feedback effect in detail. As the MIC4429 input begins to go positive, the output goes negative and several amperes of current flow in the ground lead. As little as $0.05 \Omega$ of PC trace resistance can produce hundreds of millivolts at the MIC4429 ground pins. If the driving logic is referenced to power ground, the effective logic input level is reduced and oscillation may result.

To insure optimum performance, separate ground traces should be provided for the logic and power connections. Connecting the logic ground directly to the MIC4429 GND pins will ensure full logic drive to the input and ensure fast output switching. Both of the MIC4429 GND pins should, however, still be connected to power ground.


Figure 3. Direct Motor Drive

OUTPUT VOLTAGE vs LOAD CURRENT


Figure 4. Self Contained Voltage Doubler

## Input Stage

The input voltage level of the 4429 changes the quiescent supply current. The N channel MOSFET input stage transistor drives a $450 \mu \mathrm{~A}$ current source load. With a logic " 1 " input, the maximum quiescent supply current is $450 \mu \mathrm{~A}$. Logic " 0 " input level signals reduce quiescent current to $55 \mu \mathrm{~A}$ maximum.

The MIC4420/4429 input is designed to provide 300 mV of hysteresis. This provides clean transitions, reduces noise sensitivity, and minimizes output stage current spiking when changing states. Input voltage threshold level is approximately 1.5 V , making the device TTL compatible over the 4.5 V to 18 V operating supply voltage range. Input current is less than $10 \mu \mathrm{~A}$ over this range.

The MIC4429 can be directly driven by the TL494, SG1526/ 1527, SG1524, TSC170, MIC38HC42 and similar switch mode power supply integrated circuits. By offloading the power-driving duties to the MIC4420/4429, the power supply controller can operate at lower dissipation. This can improve performance and reliability.

The input can be greater than the $+\mathrm{V}_{\mathrm{S}}$ supply, however, current will flow into the input lead. The propagation delay for $T_{D 2}$ will increase to as much as 400 nS at room temperature. The input currents can be as high as 30 mA p-p $\left(6.4 \mathrm{~mA}_{\mathrm{RMS}}\right)$ with the input, 6 V greater than the supply voltage. No damage will occur to MIC4420/4429 however, and it will not latch.

The input appears as a 38pF capacitance, and does not change even if the input is driven from an AC source. Care should be taken so that the input does not go more than 5 volts below the negative rail.

## Power Dissipation

CMOS circuits usually permit the user to ignore power dissipation. Logic families such as 4000 and 74C have outputs which can only supply a few milliamperes of current, and even shorting outputs to ground will not force enough


Figure 5. Switching Time Degradation Due to Negative Feedback
current to destroy the device. The MIC4420/4429 on the other hand, can source or sink several amperes and drive large capacitive loads at high frequency. The package power dissipation limit can easily be exceeded. Therefore, some attention should be given to power dissipation when driving low impedance loads and/or operating at high frequency.

The supply current vs frequency and supply current vs capacitive load characteristic curves aid in determining power dissipation calculations. Table 1 lists the maximum safe operating frequency for several power supply voltages when driving a 2500 pF load. More accurate power dissipation figures can be obtained by summing the three dissipation sources.

Given the power dissipation in the device, and the thermal resistance of the package, junction operating temperature for any ambient is easy to calculate. For example, the thermal resistance of the 8-pin CerDIP package, from the data sheet, is $150^{\circ} \mathrm{C} / \mathrm{W}$. In a $25^{\circ} \mathrm{C}$ ambient, then, using a maximum junction temperature of $150^{\circ} \mathrm{C}$, this package will dissipate 800 mW .

Accurate power dissipation numbers can be obtained by summing the three sources of power dissipation in the device:

- Load Power Dissipation (PL)
- Quiescent power dissipation (PQ)
- Transition power dissipation (PT)

Calculation of load power dissipation differs depending on whether the load is capacitive, resistive or inductive.

## Resistive Load Power Dissipation

Dissipation caused by a resistive load can be calculated as:

$$
P_{L}=I^{2} R_{O} D
$$

where:
I = the current drawn by the load
$\mathrm{R}_{\mathrm{O}}=$ the output resistance of the driver when the output is high, at the power supply voltage used. (See data sheet)
$D=$ fraction of time the load is conducting (duty cycle)

Table 1: MIC4429 Maximum
Operating Frequency

| $\mathbf{V}_{\mathbf{S}}$ | Max Frequency |
| :---: | :---: |
| 18 V | 500 kHz |
| 15 V | 700 kHz |
| 10 V | 1.6 MHz |
| 5 V | 6.5 MHz |

Conditions: 1. CerDIP Package ( $\theta \mathrm{JA}=150^{\circ} \mathrm{C} / \mathrm{W}$ )
2. $T_{A}=25^{\circ} \mathrm{C}$
3. $C_{L}=2500 \mathrm{pF}$

## Capacitive Load Power Dissipation

Dissipation caused by a capacitive load is simply the energy placed in, or removed from, the load capacitance by the driver. The energy stored in a capacitor is described by the equation:

$$
E=1 / 2 C V^{2}
$$

As this energy is lost in the driver each time the load is charged or discharged, for power dissipation calculations the $1 / 2$ is removed. This equation also shows that it is good practice not to place more voltage on the capacitor than is necessary, as dissipation increases as the square of the voltage applied to the capacitor. For a driver with a capacitive load:

$$
\mathrm{P}_{\mathrm{L}}=\mathrm{FC}\left(\mathrm{~V}^{+} \mathrm{S}\right)^{2}
$$

where:

$$
\begin{aligned}
\mathrm{F} & =\text { Operating Frequency } \\
\mathrm{C} & =\text { Load Capacitance } \\
\mathrm{V}^{+} \mathrm{S} & =\text { Driver Supply Voltage }
\end{aligned}
$$

## Inductive Load Power Dissipation

For inductive loads the situation is more complicated. For the part of the cycle in which the driver is actively forcing current into the inductor, the situation is the same as it is in the resistive case:

$$
P_{L 1}=I^{2} R_{O} D
$$

However, in this instance the $\mathrm{R}_{\mathrm{O}}$ required may be either the on resistance of the driver when its output is in the high state, or its on resistance when the driver is in the low state, depending on how the inductor is connected, and this is still only half the story. For the part of the cycle when the inductor is forcing current through the driver, dissipation is best described as

$$
P_{L 2}=I V_{D}(1-D)
$$

where $V_{D}$ is the forward drop of the clamp diode in the driver (generally around 0.7 V ). The two parts of the load dissipation must be summed in to produce $\mathrm{P}_{\mathrm{L}}$

$$
P_{L}=P_{L 1}+P_{L 2}
$$

## Quiescent Power Dissipation

Quiescent power dissipation ( $\mathrm{P}_{\mathrm{Q}}$, as described in the input section) depends on whether the input is high or low. A low input will result in a maximum current drain (per driver) of $\leq 0.2 \mathrm{~mA}$; a logic high will result in a current drain of $\leq 2.0 \mathrm{~mA}$. Quiescent power can therefore be found from:

$$
P_{Q}=V^{+} S\left[D I_{H}+(1-D) I_{L}\right]
$$

where:
$\mathrm{I}_{\mathrm{H}}=$ quiescent current with input high
$\mathrm{I}_{\mathrm{L}}=$ quiescent current with input low
$D=$ fraction of time input is high (duty cycle)
$\mathrm{V}^{+} \mathrm{S}=$ power supply voltage

## Transition Power Dissipation

Transition power is dissipated in the driver each time its output changes state, because during the transition, for a very brief interval, both the N - and P -channel MOSFETs in the output totem-pole are ON simultaneously, and a current is conducted through them from $\mathrm{V}^{+} \mathrm{s}$ to ground. The transition power dissipation is approximately:

$$
P_{\mathrm{T}}=\mathrm{FV} \mathrm{~V}^{+} \mathrm{S}(\mathrm{~A} \cdot \mathrm{~S})
$$

where $(A \cdot S)$ is a time-current factor derived from Figure 7.
Total power ( $\mathrm{P}_{\mathrm{D}}$ ) then, as previously described is:

$$
P_{D}=P_{L}+P_{Q}+P_{T}
$$

## Definitions

$C_{L}=$ Load Capacitance in Farads.
$D=$ Duty Cycle expressed as the fraction of time the input to the driver is high.
$F=$ Operating Frequency of the driver in Hertz
$I_{H}=$ Power supply current drawn by a driver when both inputs are high and neither output is loaded.
$I_{L}=$ Power supply current drawn by a driver when both inputs are low and neither output is loaded.
$I_{D}=$ Output current from a driver in Amps.
$\mathrm{P}_{\mathrm{D}}=$ Total power dissipated in a driver in Watts.
$P_{L}=$ Power dissipated in the driver due to the driver's load in Watts.
$P_{Q}=$ Power dissipated in a quiescent driver in Watts.
$\mathrm{P}_{\mathrm{T}}=$ Power dissipated in a driver when the output changes states ("shoot-through current") in Watts. NOTE: The "shoot-through" current from a dual transition (once up, once down) for both drivers is stated in Figure 7 in ampere-nanoseconds. This figure must be multiplied by the number of repetitions per second (frequency) to find Watts.
$\mathrm{R}_{\mathrm{O}}=$ Output resistance of a driver in Ohms.
$\mathrm{V}^{+} \mathrm{S}=$ Power supply voltage to the IC in Volts.


Figure 6. Peak Output Current Test Circuit


Figure 7. Total A • nS Crossover

## General Description

MIC4421 and MIC4422 MOSFET drivers are rugged, efficient, and easy to use. The MIC4421 is an inverting driver, while the MIC4422 is a non-inverting driver.

Both versions are capable of 9A (peak) output and can drive the largest MOSFETs with an improved safe operating margin. The MIC4421/4422 accepts any logic input from 2.4 V to $\mathrm{V}_{\mathrm{DD}}$ without external speed-up capacitors or resistor networks. Proprietary circuits allow the input to swing negative by as much as 5 V without damaging the part. Additional circuits protect against damage from electrostatic discharge.

MIC4421/4422 drivers can replace three or more discrete components, reducing PCB area requirements, simplifying product design, and reducing assembly cost.

Modern Bipolar/CMOS/DMOS construction guarantees freedom from latch-up. The rail-to-rail swing capability of CMOS/DMOS insures adequate gate voltage to the MOSFET during power up/down sequencing. Since these devices are fabricated on a self-aligned process, they have very low crossover current, run cool, use little power, and are easy to drive.

## Features

- BiCMOS/DMOS Construction
- Latch-Up Proof: Fully Isolated Process is Inherently Immune to Any Latch-up.
- Input Will Withstand Negative Swing of Up to 5 V
- Matched Rise and Fall Times .25nS
- High Peak Output Current ................................9A Peak
- Wide Operating Range 4.5V to 18 V
- High Capacitive Load Drive ..47,000pF
- Low Delay Time 30nS Typ.
- Logic High Input for Any Voltage from 2.4 V to $\mathrm{V}_{\mathrm{DD}}$
- Low Supply Current $\qquad$ $450 \mu \mathrm{~A}$ With Logic 1 Input
- Low Output Impedance $1.5 \Omega$
- Output Voltage Swing to Within 25 mV of GND or $\mathrm{V}_{\mathrm{DD}}$
- MIL-STD-883 Method 5004/5005 Version Available


## Applications

- Switch Mode Power Supplies
- Motor Controls
- Pulse Transformer Driver
- Class D Switching Amplifiers
- Line Drivers
- Driving MOSFET or IGBT Parallel Chip Modules
- Local Power ON/OFF Switch
- Pulse Generators

Functional Diagram


## Ordering Information

| Part No. | Temperature Range | Package | Configuration |
| :---: | :---: | :---: | :---: |
| MIC4421CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 -Pin PDIP | Inverting |
| MIC4421BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Pin PDIP | Inverting |
| MIC4421CM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 -Pin SOIC | Inverting |
| MIC4421BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Pin SOIC | Inverting |
| MIC4421BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Pin CerDIP | Inverting |
| MIC4421AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Pin CerDIP | Inverting |
| MIC4421AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Pin CerDIP | Inverting |
| MIC4421AF | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10 -Pin Flat Pack | Inverting |
| MIC4421CT | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 5 -Pin TO-220 | Inverting |
| MIC4422CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 -Pin PDIP | Non-Inverting |
| MIC4422BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin PDIP | Non-Inverting |
| MIC4422CM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 -Pin SOIC | Non-Inverting |
| MIC4422BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Pin SOIC | Non-Inverting |
| MIC4422BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Pin CerDIP | Non-Inverting |
| MIC4422AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Pin CerDIP | Non-Inverting |
| MIC4422AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Pin CerDIP | Non-Inverting |
| MIC4422AF | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Pin Flat Pack | Non-Inverting |
| MIC4422CT | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 5 -Pin TO-220 | Non-Inverting |

* AJB indicates units screened to MIL-STD 883, Method 5004, condition B, and burned-in for 1 week.


## Pin Configurations



[^0]| Thermal Impedances (To Case) |  |
| :--- | ---: |
| 5-Pin TO-220 $\mathrm{R}_{\text {OJ-C }}$ | $10^{\circ} \mathrm{C} / \mathrm{W}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature (Chip) | $150^{\circ} \mathrm{C}$ |
| Operating Temperature (Ambient) |  |
| C Version | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| B Version | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| A Version | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Lead Temperature (10 sec) | $300^{\circ} \mathrm{C}$ |
| Supply Voltage | 20 V |
| Input Voltage |  |
| Input Current $\left(\mathrm{V}_{I N}>\mathrm{V}_{\mathrm{DD}}\right)$ | $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ to $\mathrm{GND}-5 \mathrm{~V}$ |
|  | 50 mA |

Electrical Characteristics: $\left(T_{A}=25^{\circ} \mathrm{C}\right.$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| INPUT |  |  |  |  |  |  |


| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ (Max) | Input Voltage Range |  | -5 |  | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |

OUTPUT

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | See Figure 1 | $\mathrm{~V}_{\mathrm{DD}}-0.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage | See Figure 1 |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output Low | IOUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 0.9 | 1.7 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output High | IOUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 1.0 | 2.5 | $\Omega$ |
| $\mathrm{I}_{\mathrm{PK}}$ | Peak Output Current | $\mathrm{V}_{\mathrm{DD}}=18 \mathrm{~V}($ See Figure 5) |  | 9 |  | A |
| $\mathrm{I}_{\mathrm{DC}}$ | Continuous Output Current |  | 2 |  |  | A |
| $\mathrm{I}_{\mathrm{R}}$ | Latch-Up Protection <br> Withstand Reverse Current | Duty Cycle $\leq 2 \%$ <br> $\mathrm{t} \leq 300 \mathrm{uS}$ | $>1500$ |  | mA |  |

SWITCHING TIME (Note 3)

| $t_{R}$ | Rise Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=10,000 \mathrm{pF}$ |  | 25 | 75 | nS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Test Figure 1, $\mathrm{C}_{L}=10,000 \mathrm{pF}$ |  | 25 | 75 | nS |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Test Figure 1 |  | 30 | 60 | nS |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  | 33 | 60 | nS |
| Power Supply |  |  |  |  |  |  |
| $\mathrm{I}_{S}$ | Power Supply Current | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \\ \hline \end{array}$ |  | $\begin{aligned} & 0.4 \\ & 80 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 150 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{DD}}$ | Operating Input Voltage |  | 4.5 |  | 18 | V |

Electrical Characteristics: (Over operating temperature range with $4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<18 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IN }}(\mathrm{Max})$ | Input Voltage Range |  | -5 |  | $>V_{D D}$ | V |
| $\mathrm{I}_{\text {IN }}$ | Input Current | $\mathrm{O} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |

OUTPUT

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | Figure 1 | $\mathrm{~V}_{\mathrm{DD}}-0.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage | Figure 1 |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output Low | IOUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 1.4 | 3.6 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output High | $I_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 1.5 | 2.7 | $\Omega$ |

SWITCHING TIME (Note 3)

| $t_{R}$ | Rise Time | Figure 1, $C_{L}=10,000 \mathrm{pF}$ |  | 30 | 120 | nS |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=10,000 \mathrm{pF}$ |  | 40 | 120 | nS |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Figure 1 |  | 30 | 80 | nS |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Figure 1 |  | 40 | 80 | nS |

POWER SUPPLY

| $\mathrm{I}_{\mathrm{S}}$ | Power Supply Current | $\mathrm{V}_{I N}=3 \mathrm{~V}$ <br> $\mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ |  | 0.6 | 3 | mA |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
|  |  |  |  | 0.1 | 0.2 | mA |
| $\mathrm{~V}_{\mathrm{DD}}$ | Operating Input Voltage |  |  | 18 | V |  |

NOTE 1: Functional operation above the absolute maximum stress ratings is not implied.
NOTE 2: Static-sensitive device. Store only in conductive containers. Handling personnel and equipment should be grounded to prevent damage from static discharge.
NOTE 3: Switching times guaranteed by design.


Figure 1. Switching Time Test Circuit

## Typical Characteristic Curves



Rise Time


Fall Time






## Typical Characteristic Curves (Cont.)



Propagation Delay vs. Supply Voltage


## Quiescent Supply Current




Propagation Delay vs. Input Amplitude


Low-State Output Resist.




High-State Output Resist.


## Applications Information

## Supply Bypassing

Charging and discharging large capacitive loads quickly requires large currents. For example, charging a $10,000 \mathrm{pF}$ load to 18 V in 50 nS requires 3.6 A .

The MIC4421/4422 has double bonding on the supply pins, the ground pins and output pins. This reduces parasitic lead inductance. Low inductance enables large currents to be switched rapidly. It also reduces internal ringing that can cause voltage breakdown when the driver is operated at or near the maximum rated voltage.

Internal ringing can also cause output oscillation due to feedback. This feedback is added to the input signal since it is referenced to the same ground.

To guarantee low supply impedance over a wide frequency range, a parallel capacitor combination is recommended for supply bypassing. Low inductance ceramic disk capacitors with short lead lengths (< 0.5 inch) should be used. A $1 \mu \mathrm{~F}$ low ESR film capacitor in parallel with two $0.1 \mu \mathrm{~F}$ low ESR ceramic capacitors, (such as AVX RAM GUARD®), provides adequate bypassing. Connect one ceramic capacitor directly between pins 1 and 4 . Connect the second ceramic capacitor directly between pins 8 and 5 .

## Grounding

The high current capability of the MIC4421/4422 demands careful PC board layout for best performance. Since the MIC4421 is an inverting driver, any ground lead impedance will appear as negative feedback which can degrade switching speed. Feedback is especially noticeable with slow-rise
time inputs. The MIC4421 input structure includes about 300 mV of hysteresis to ensure clean transitions and freedom from oscillation, but attention to layout is still recommended.

Figure 5 shows the feedback effect in detail. As the MIC4421 input begins to go positive, the output goes negative and several amperes of current flow in the ground lead. As little as $0.05 \Omega$ of PC trace resistance can produce hundreds of millivolts at the MIC4421 ground pins. If the driving logic is referenced to power ground, the effective logic input level is reduced and oscillation may result.

To insure optimum performance, separate ground traces should be provided for the logic and power connections. Connecting the logic ground directly to the MIC4421 GND pins will ensure full logic drive to the input and ensure fast output switching. Both of the MIC4421 GND pins should, however, still be connected to power ground.


Figure 3. Direct Motor Drive


OUTPUT VOLTAGE vs LOAD CURRENT


Figure 4. Self Contained Voltage Doubler

## Input Stage

The input voltage level of the MIC4421 changes the quiescent supply current. The N channel MOSFET input stage transistor drives a $320 \mu \mathrm{~A}$ current source load. With a logic " 1 " input, the maximum quiescent supply current is $400 \mu \mathrm{~A}$. Logic "0" input level signals reduce quiescent current to $80 \mu \mathrm{~A}$ typical.

The MIC4421/4422 input is designed to provide 300 mV of hysteresis. This provides clean transitions, reduces noise sensitivity, and minimizes output stage current spiking when changing states. Input voltage threshold level is approximately 1.5 V , making the device TTL compatible over the full temperature and operating supply voltage ranges. Input current is less than $\pm 10 \mu \mathrm{~A}$.

The MIC4421 can be directly driven by the TL494, SG1526/ 1527, SG1524, TSC170, MIC38C42, and similar switch mode power supply integrated circuits. By offloading the power-driving duties to the MIC4421/4422, the power supply controller can operate at lower dissipation. This can improve performance and reliability.

The input can be greater than the $\mathrm{V}_{\mathrm{DD}}$ supply, however, current will flow into the input lead. The input currents can be as high as 30 mA p-p ( $6.4 \mathrm{~mA}_{\text {RMS }}$ ) with the input. No damage will occur to MIC4421/4422 however, and it will not latch.

The input appears as a 7 pF capacitance and does not change even if the input is driven from an AC source. While the device will operate and no damage will occur up to 25 V below the negative rail, input current will increase up to $1 \mathrm{~mA} / \mathrm{V}$ due to the clamping action of the input, ESD diode, and $1 \mathrm{k} \Omega$ resistor.

## Power Dissipation

CMOS circuits usually permit the user to ignore power dissipation. Logic families such as 4000 and 74C have outputs which can only supply a few milliamperes of current, and even shorting outputs to ground will not force enough current to destroy the device. The MIC4421/4422 on the


Figure 5. Switching Time Degradation Due to Negative Feedback
other hand, can source or sink several amperes and drive large capacitive loads at high frequency. The package power dissipation limit can easily be exceeded. Therefore, some attention should be given to power dissipation when driving low impedance loads and/or operating at high frequency.

The supply current vs. frequency and supply current vs capacitive load characteristic curves aid in determining power dissipation calculations. Table 1 lists the maximum safe operating frequency for several power supply voltages when driving a 10,000 pF load. More accurate power dissipation figures can be obtained by summing the three dissipation sources.

Given the power dissipation in the device, and the thermal resistance of the package, junction operating temperature for any ambient is easy to calculate. For example, the thermal resistance of the 8-pin CerDIP package, from the data sheet, is $150^{\circ} \mathrm{C} / \mathrm{W}$. In a $25^{\circ} \mathrm{C}$ ambient, then, using a maximum junction temperature of $150^{\circ} \mathrm{C}$, this package will dissipate 800 mW .

Accurate power dissipation numbers can be obtained by summing the three sources of power dissipation in the device:

- Load Power Dissipation ( $\mathrm{P}_{\mathrm{L}}$ )
- Quiescent power dissipation $\left(\mathrm{P}_{\mathrm{Q}}\right)$
- Transition power dissipation ( $\mathrm{P}_{\mathrm{T}}$ )

Calculation of load power dissipation differs depending on whether the load is capacitive, resistive or inductive.

## Resistive Load Power Dissipation

Dissipation caused by a resistive load can be calculated as:

$$
P_{L}=I^{2} R_{O} D
$$

where:
I = the current drawn by the load
$R_{O}=$ the output resistance of the driver when the output is high, at the power supply voltage used. (See data sheet)
$D=$ fraction of time the load is conducting (duty cycle)

Table 1: MIC4421 Maximum Operating Frequency

| $\mathbf{V}_{\mathbf{S}}$ | Max Frequency |
| :---: | :---: |
| 18 V | 220 kHz |
| 15 V | 300 kHz |
| 10 V | 640 kHz |
| 5 V | 2 MHz |

Conditions: 1. CerDIP Package ( $\theta_{\mathrm{JA}}=150^{\circ} \mathrm{C} / \mathrm{W}$ )
2. $T_{A}=25^{\circ} \mathrm{C}$
3. $C_{L}=10,000 \mathrm{pF}$

## Capacitive Load Power Dissipation

Dissipation caused by a capacitive load is simply the energy placed in, or removed from, the load capacitance by the driver. The energy stored in a capacitor is described by the equation:

$$
E=1 / 2 C V^{2}
$$

As this energy is lost in the driver each time the load is charged or discharged, for power dissipation calculations the $1 / 2$ is removed. This equation also shows that it is good practice not to place more voltage in the capacitor than is necessary, as dissipation increases as the square of the voltage applied to the capacitor. For a driver with a capacitive load:

$$
\mathrm{P}_{\mathrm{L}}=\mathrm{FC}\left(\mathrm{~V}^{+} \mathrm{S}\right)^{2}
$$

where:

$$
\begin{aligned}
\mathrm{F} & =\text { Operating Frequency } \\
\mathrm{C} & =\text { Load Capacitance } \\
\mathrm{V}^{+} \mathrm{S} & =\text { Driver Supply Voltage }
\end{aligned}
$$

## Inductive Load Power Dissipation

For inductive loads the situation is more complicated. For the part of the cycle in which the driver is actively forcing current into the inductor, the situation is the same as it is in the resistive case:

$$
P_{L 1}=I^{2} R_{O} D
$$

However, in this instance the $R_{O}$ required may be either the on resistance of the driver when its output is in the high state, or its on resistance when the driver is in the low state, depending on how the inductor is connected, and this is still only half the story. For the part of the cycle when the inductor is forcing current through the driver, dissipation is best described as

$$
P_{L 2}=I V_{D}(1-D)
$$

where $V_{D}$ is the forward drop of the clamp diode in the driver (generally around 0.7 V ). The two parts of the load dissipation must be summed in to produce $\mathrm{P}_{\mathrm{L}}$

$$
P_{L}=P_{L 1}+P_{L 2}
$$

## Quiescent Power Dissipation

Quiescent power dissipation $\left(\mathrm{P}_{\mathrm{Q}}\right.$, as described in the input section) depends on whether the input is high or low. A low input will result in a maximum current drain (per driver) of $\leq 0.2 \mathrm{~mA}$; a logic high will result in a current drain of $\leq 3.0 \mathrm{~mA}$. Quiescent power can therefore be found from:

$$
P_{Q}=V^{+} S\left[D I_{H}+(1-D) I_{L}\right]
$$

where:

$$
\begin{aligned}
I_{H} & =\text { quiescent current with input high } \\
I_{L} & =\text { quiescent current with input low } \\
D & =\text { fraction of time input is high (duty cycle) } \\
\mathrm{V}^{+} & =\text {power supply voltage }
\end{aligned}
$$

## Transition Power Dissipation

Transition power is dissipated in the driver each time its output changes state, because during the transition, for a very brief interval, both the N - and P -channel MOSFETs in the output totem-pole are ON simultaneously, and a current is conducted through them from $\mathrm{V}^{+} \mathrm{s}$ to ground. The transition power dissipation is approximately:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{F}^{+}{ }_{\mathrm{S}}(\mathrm{~A} \cdot \mathrm{~S})
$$

where $(A \cdot S)$ is a time-current factor derived from the typical characteristic curve "Crossover Energy vs. Supply Voltage."
Total power $\left(P_{D}\right)$ then, as previously described is just

$$
P_{D}=P_{L}+P_{Q}+P_{T}
$$

## Definitions

$C_{L}=$ Load Capacitance in Farads.
$D=$ Duty Cycle expressed as the fraction of time the input to the driver is high.
$F=$ Operating Frequency of the driver in Hertz
$I_{H}=$ Power supply current drawn by a driver when both inputs are high and neither output is loaded.
$I_{L}=$ Power supply current drawn by a driver when both inputs are low and neither output is loaded.
$I_{D}=$ Output current from a driver in Amps.
$P_{D}=$ Total power dissipated in a driver in Watts.
$P_{L}=$ Power dissipated in the driver due to the driver's load in Watts.
$P_{Q}=$ Power dissipated in a quiescent driver in Watts.
$\mathrm{P}_{\mathrm{T}}=$ Power dissipated in a driver when the output changes states ("shoot-through current") in Watts. NOTE: The "shoot-through" current from a dual transition (once up, once down) for both drivers is stated in Figure 7 in ampere-nanoseconds. This figure must be multiplied by the number of repetitions per second (frequency) to find Watts.
$R_{O}=$ Output resistance of a driver in Ohms.
$\mathrm{V}^{+} \mathrm{S}=$ Power supply voltage to the IC in Volts.


Figure 6. Peak Output Current Test Circuit

## MIC4423/4424/4425

## 3A Dual High Speed MOSFET Driver

## Bipolar/CMOS/DMOS Process

## General Description

The MIC4423/4424/4425 family of parts are CMOS buffer/ drivers built using a highly reliable BCD process. They are higher output current versions of the new MIC4426 family of buffer/drivers, which, in turn, are improved versions of the MIC426/427/428 family. All three families are pin-compatible. The MIC4423/24/25 drivers are capable of giving reliable service in far more demanding electrical environments than their antecedents. They will not latch under any conditions within their power and voltage ratings. They are not subject to damage when up to 5 V of noise spiking, of either polarity, occurs on the ground pin. They can accept, without either damage or logic upset, up to half an amp of reverse current (of either polarity) being forced back into their outputs. All terminals are fully protected against up to 2 kV of electrostatic discharge.

As a result, the MIC4423/24/25 series drivers are much easier to use, more flexible in operation, and much more forgiving than any other driver, CMOS or bipolar, currently available. Because they are fabricated in $\mathrm{BiCMOS} / \mathrm{DMOS}$, they dissipate a minimum of power, and provide rail-to-rail voltage swings to better insure the logic state of any load they drive.

Although primarily intended for driving power MOSFETs, the $4423 / 4424 / 4425$ series drivers are equally well suited to driving any other load (capacitive, resistive, or inductive) which requires a low-impedance driver capable of high peak currents and fast switching times. For example, heavily loaded clock lines, coaxial cables, or piezoelectric transducers all can be driven from the MIC4423/24/25. The only known limitation on loading is that total power dissipated in the driver must be kept within the maximum power dissipation limits of the package.

## Features

- Built using reliable, low power Bipolar/CMOS/DMOS process
- Latch-UpProtected: Withstands $>500 \mathrm{~mA}$ Reverse Current
- Logic Input Will Withstand Negative Swing to -5V
- ESD Protected .2kV
- High Peak Output Current ................................3APeak
- Wide Operating Range 4.5 V to 18 V
- High Capacitive Load Drive Capability 1800pF in 25 nS
- Short Delay Times ...................................... <40nS typ.
- Consistent Delay Times with Changes in Supply Voltage
- Matched Rise and Fall Times
- Logic High Input for Any Voltage From 2.4 V to $\mathrm{V}_{\mathrm{S}}{ }^{+}$
- Logic Input Threshold Independent of Supply Voltage
- Low Supply Current
3.5 mA with Logic 1 Input
$350 \mu \mathrm{~A}$ with Logic 0 Input
- Low Output Impedance $3.5 \Omega$ typ.
- Output Voltage Swing to Within 25 mV of Ground or $\mathrm{V}_{\mathrm{S}}{ }^{+}$
- Pin-Out Same as MIC426/427/428
- Available in Inverting, Non-Inverting, and Differential Configurations
- MIL-STD-883 Method 5004/5005 version available

As MOSFET drivers, the MIC4423/24/25 can easily switch 1000 pF gate capacitances in under 30 nS , and provide low enough impedances in both the ON and OFF states to assure that a MOSFET's intended state will not be affected even by large transients.

## Functional Diagram



Ordering Information
$\left.\begin{array}{|l|c|c|c|}\hline \text { Part Number } & \text { Temperature Range } & \text { Package } & \text { Configuration } \\ \hline \text { MIC4423CWM } & \begin{array}{c}0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\end{array} & \text { 16-Pin SO Wide } & \text { Dual Inverting } \\ \text { MIC4423BWM } & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} & \text { 8-Pin Plastic DIP } & \text { Dual Inverting } \\ \hline \text { MIC4423CN } & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\end{array}\right]$

* AJB indicates units screened to MIL-STD 883, Method 5004, condition B, and burned-in for 1-week.


## Absolute Maximum Ratings

(Notes 1, 2, and 3)
If Military/Aerospace specified devices are required, contact Micrel for availability and specifications.

| Supply Voltage | 22 V |
| :---: | :---: |
| Maximum Chip Temperature | $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead Temperature ( 10 sec .) | $300^{\circ} \mathrm{C}$ |
| Package Thermal Resistance |  |
| CERDIP $\mathrm{R}_{\text {өJ-A }}$ | $150^{\circ} \mathrm{C} / \mathrm{W}$ |
| CERDIP R өj-C | $50^{\circ} \mathrm{C} / \mathrm{W}$ |
| PDIP $\mathrm{R}_{\text {өJ-A }}$ | $125^{\circ} \mathrm{C} / \mathrm{W}$ |
| PDIP $\mathrm{R}_{\text {өJ }} \mathrm{C}$ | $42^{\circ} \mathrm{C} / \mathrm{W}$ |
| SOIC R өJ-A | $250^{\circ} \mathrm{C} / \mathrm{W}$ |
| SOIC R өJ-C | $75^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Temperature Range |  |
| C Version | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| B Version | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| A Version | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

## Package Power Dissipation



## MIC4423/4424/4425 Electrical Characteristics:

Specifications measured at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $V_{I H}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| $V_{I L}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $-5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{S}}$ | -1 |  | 1 | $\mu \mathrm{~A}$ |
| OUTPUT |  |  |  |  |  |  |


| $V_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{S}}-0.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage |  |  |  | 0.025 | V |
| RO | Output Resistance HI State | IOUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 2.8 | 5 | $\Omega$ |
| RO | Output Resistance LO State | IOUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 3.5 | 5 | $\Omega$ |
| IPK | Peak Output Current |  |  | 3 |  | A |
| I | Latch-Up Protection <br> Withstand Reverse Current |  |  | mA |  |  |

## SWITCHING TIME

| $T_{R}$ | Rise Time | Test Figure $1, \mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 23 | 35 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{T}_{\mathrm{F}}$ | Fall Time | Test Figure $1, \mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 25 | 35 | nS |
| $\mathrm{T}_{\mathrm{D} 1}$ | Delay TIme | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 33 | 75 | nS |
| $\mathrm{T}_{\mathrm{D} 2}$ | Delay Time | Test Figure $1, \mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 38 | 75 | nS |

POWER SUPPLY

| IS | Power Supply Current | $V_{I N}=3.0 \mathrm{~V}$ (Both Inputs) |  | 1.5 | 2.5 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| IS | Power Supply Current | $\mathrm{V}_{\text {IN }}=0.0 \mathrm{~V}$ (Both Inputs) |  | 0.15 | 0.25 | mA |

## MIC4423/4424/4425 Electrical Characteristics:

Specifications measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| VIL | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| IIN | Input Current | $-5 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {S }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| V OH | High Output Voltage |  | $V_{S}-0.025$ |  |  | V |
| V OL | Low Output Voltage |  |  |  | 0.025 | V |

## MIC4423/4424/4425 Electrical Characteristics:

Specifications measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| OUTPUT |  |  |  |  |  |  |
| RO | Output Resistance, Output High | V IN $=0.8 \mathrm{~V}$ <br> IOUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 3.7 | 8 | $\Omega$ |
| RO | Output Resistance, Output Low | $\mathrm{V} \mathrm{V}=2.4 \mathrm{~V}$ <br> IOUT $=10 \mathrm{~mA}, \mathrm{~V}_{S}=18 \mathrm{~V}$ |  | 4.3 | 8 | $\Omega$ |

## SWITCHING TIME

| $T_{R}$ | Rise Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 28 | 60 | nS |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{F}}$ | Fall Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 32 | 60 | nS |
| $\mathrm{T}_{\mathrm{D} 1}$ | Delay TIme | Test Figure $1, \mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 32 | 100 | nS |
| $\mathrm{T}_{\mathrm{D} 2}$ | Delay Time | Test Figure $1, \mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 38 | 100 | nS |

POWER SUPPLY

| IS | Power Supply Current | $V_{I N}=3.0 \mathrm{~V}$ (Both Inputs) |  | 20 | 3.5 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| IS | Power Supply Current | $\mathrm{V}_{I N}=0.0 \mathrm{~V}$ (Both Inputs) |  | 0.20 | 0.3 | mA |

Note 1: Functional operation above the absolute maximum stress ratings is not implied.
Note 2: Static Sensitive device. Unused devices must be stored in conductive material to protect devices from static discharge and static fields.
Note 3: Switching times guaranteed by design.


Figure 1. Switching Time Test Circuit


Rise Time vs Capacitive Load



Fall Time vs Supply Voltage


Fall Time vs Capacitive Load


Propagation Delay vs Input Amplitude


Typical Characteristic Curves (Continued)





Supply Current vs Frequency


Supply Current vs Frequency


Typical Characteristic Curves (Continued)


Quiescent Supply Current vs Voltage


Output Resistance (Output High) vs Supply Voltage


Delay Time vs Temperature



Output Resistance (Output Low) vs Supply Voltage


## Application Information

Although the MIC4423/24/25 drivers have been specifically constructed to operate reliably under any practical circumstances, there are nonetheless details of usage which will provide better operation of the device.

## Supply Bypassing

Charging and discharging large capacitive loads quickly requires large currents. For example, charging 2000pF from 0 to 15 volts in 20 nS requires a constant current of 1.5 A . In practice, the charging current is not constant, and will usually peak at around 3A. In order to charge the capacitor, the driver must be capable of drawing this much current, this quickly, from the system power supply. In turn, this means that as far as the driver is concerned, the system power supply, as seen by the driver, must have a VERY low impedance.

As a practical matter, this means that the power supply bus must be capacitively bypassed at the driver with at least 100X the load capacitance in order to achieve optimum driving speed. It also implies that the bypassing capacitor must have very low internal inductance and resistance at all frequencies of interest. Generally, this means using two capacitors, one a high-performance low ESR film, the other a low internal resistance ceramic, as together the valleys in their two impedance curves allow adequate performance over a broad enough band to get the job done. PLEASE NOTE that many film capacitors can be sufficiently inductive as to be useless for this service. Likewise, many multilayer ceramic capacitors have unacceptably high internal resistance. Use capacitors intended for high pulse current service. (in-house we use WIMA ${ }^{\text {TM }}$ film capacitors and AVX Ramguard ${ }^{\text {TM }}$ ceramics. Several other manufacturers of equivalent devices exist.) The high pulse current demands of capacitive drivers also mean that the bypass capacitors must be mounted very close to the driver in order to prevent the effects of lead inductance or PCB land inductance from nullifying what you are trying to accomplish. For optimum results the sum of the lengths of the leads and the lands from the capacitor body to the driver body should total 2.5 cm or less.

Bypass capacitance, and its close mounting to the driver serves two purposes. Not only does it allow optimum performance from the driver, it minimizes the amount of lead length radiating at high frequency during switching, (due to the large $\Delta I$ ) thus minimizing the amount of EMI later available for system disruption and subsequent cleanup. It should also be noted that the actual frequency of the EMI produced by a driver is not the clock frequency at which it is driven, but is related to the highest rate of change of current produced during switching, a frequency generally one or two orders of magnitude higher, and thus more difficult to filter if you let it permeate your system. Good bypassing practice is essential to proper operation of high speed driver ICs.

## Grounding

Both proper bypassing and proper grounding are necessary for optimum driver operation. Bypassing capacitance only allows a driver to turn the load ON. Eventually (except in rare
circumstances) it is also necessary to turn the load OFF. This requires attention to the ground path. Two things other than the driver affect the rate at which it is possible to turn a load off: The adequacy of the grounding available for the driver, and the inductance of the leads from the driver to the load. The latter will be discussed in a separate section.

Best practice for a ground path is obviously a well laid out ground plane. However, this is not always practical, and a poorly-laid out ground plane can be worse than none. Attention to the paths taken by return currents even in a ground plane is essential. In general, the leads from the driver to its load, the driver to the power supply, and the driver to whatever is driving it should all be as low in resistance and inductance as possible. Of the three paths, the ground lead from the driver to the logic driving it is most sensitive to resistance or inductance, and ground current from the load are what is most likely to cause disruption. Thus, these ground paths should be arranged so that they never share a land, or do so for as short a distance as is practical.

To illustrate what can happen, consider the following: The inductance of a 2 cm long land, $1.59 \mathrm{~mm}\left(0.062^{\prime \prime}\right)$ wide on a PCB with no ground plane is approximately 45 nH . Assuming a dl/dt of $0.3 \mathrm{~A} / \mathrm{nS}$ (which will allow a current of 3 A to flow after 10 nS , and is thus slightly slow for our purposes) a voltage of 13.5 Volts will develop along this land in response to our postulated $\Delta \mathrm{I}$. For a 1 cm land, (approximately 15 nH ) 4.5 Volts is developed. Either way, anyone using TTL-level input signals to the driver will find that the response of their driver has been seriously degraded by a common ground path for input to and output from the driver of the given dimensions. Note that this is before accounting for any resistive drops in the circuit. The resistive drop in a 1.59 mm (0.062") land of 2oz. Copper carrying 3 A will be about $4 \mathrm{mV} / \mathrm{cm}(10 \mathrm{mV} / \mathrm{in})$ at $D C$, and the resistance will increase with frequency as skin effect comes into play.

The problem is most obvious in inverting drivers where the input and output currents are in phase so that any attempt to raise the driver's input voltage (in order to turn the driver's load off) is countered by the voltage developed on the common ground path as the driver attempts to do what it was supposed to. It takes very little common ground path, under these circumstances, to alter circuit operation drastically.

## Output Lead Inductance

The same descriptions just given for PCB land inductance apply equally well for the output leads from a driver to its load, except that commonly the load is located much further away from the driver than the driver's ground bus.

Generally, the best way to treat the output lead inductance problem, when distances greater than $4 \mathrm{~cm}\left(2^{\prime \prime}\right)$ are involved, requires treating the output leads as a transmission line. Unfortunately, as both the output impedance of the driver and the input impedance of the MOSFET gate are at least an order of magnitude lower than the impedance of common coax, using coax is seldom a cost-effective solution. A twisted pair works about as well, is generally lower in cost, and allows use of a wider variety of connectors. The second wire of the
twisted pair should carry common from as close as possible to the ground pin of the driver directly to the ground terminal of the load. Do not use a twisted pair where the second wire in the pair is the output of the other driver, as this will not provide a complete current path for either driver. Likewise, do not use a twisted triad with two outputs and a common return unless both of the loads to be driver are mounted extremely close to each other, and you can guarantee that they will never be switching at the same time.

For output leads on a printed circuit, the general rule is to make them as short and as wide as possible. The lands should also be treated as transmission lines: i.e. minimize sharp bends, or narrowings in the land, as these will cause ringing. For a rough estimate, on a 1.59 mm ( $0.062^{\prime \prime}$ ) thick G-10 PCB a pair of opposing lands each $2.36 \mathrm{~mm}\left(0.093^{\prime \prime}\right)$ wide translates to a characteristic impedance of about $50 \Omega$. Half that width suffices on a 0.787 mm ( $0.031^{\prime \prime}$ ) thick board. For accurate impedance matching with a MIC4423/24/25 driver, on a 1.59 mm ( $0.062^{\prime \prime}$ ) board a land width of 42.75 mm (1.683") would be required, due to the low impedance of the driver and (usually) its load. This is obviously impractical under most circumstances. Generally the tradeoff point between lands and wires comes when lands narrower than 3.18 mm ( $0.125^{\prime \prime}$ ) would be required on a 1.59 mm (0.062") board.

To obtain minimum delay between the driver and the load, it is considered best to locate the driver as close as possible to the load (using adequate bypassing). Using matching transformers at both ends of a piece of coax, or several matched lengths of coax between the driver and the load, works in theory, but is not optimum.

## Driving At Controlled Rates

Occasionally there are situations where a controlled rise or fall time (which may be considerably longer than the normal rise or fall time of the driver's output) is desired for a load. In such cases it is still prudent to employ best possible practice in terms of bypassing, grounding and PCB layout, and then reduce the switching speed of the load (NOT the driver) by adding a noninductive series resistor of appropriate value between the output of the driver and the load. For situations where only rise or only fall should be slowed, the resistor can be paralleled with a fast diode so that switching in the other direction remains fast. Due to the Schmitt-trigger action of the driver's input it is not possible to slow the rate of rise (or fall) of the driver's input signal to achieve slowing of the output.

## Input Stage

The input stage of the MIC4423/24/25 consists of a singleMOSFET class A stage with an input capacitance of $\leq 38 \mathrm{pF}$. This capacitance represents the maximum load from the driver that will be seen by its controlling logic. The drain load on the input MOSFET is a $-2 m A$ current source. Thus, the quiescent current drawn by the driver varies, depending on the logic state of the input.
Following the input stage is a buffer stage which provides $\sim 300 \mathrm{mV}$ of hysteresis for the input, to prevent oscillations
when slowly-changing input signals are used or when noise is present on the input. Input voltage switching threshold is 1.5 V which makes the driver directly compatible with TTL signals, or with CMOS powered from any supply voltage between 3 V and 15 V .

The MIC4423/24/25 drivers can also be driven directly by the SG1524/25/26/27, TL494/95, TL594/95, NE5560/61/62/68, TSC170, MIC38C42, and similar switch mode power supply ICs. By relocating the main switch drive function into the driver rather than using the somewhat limited drive capabilities of a PWM IC. The PWM IC runs cooler, which generally improves its performance and longevity, and the main switches switch faster, which reduces switching losses and increase system efficiency.

The input protection circuitry of the MIC4423/24/25, in addition to providing 2 kV or more of ESD protection, also works to prevent latchup or logic upset due to ringing or voltage spiking on the logic input terminal. In most CMOS devices when the logic input rises above the power supply terminal, or descends below the ground terminal, the device can be destroyed or rendered inoperable until the power supply is cycled OFF and ON. The MIC4423/24/25 drivers have been designed to prevent this. Input voltages excursions as great as 5 V below ground will not alter the operation of the device. Input excursions above the power supply voltage will result in the excess voltage being conducted to the power supply terminal of the IC. Because the excess voltage is simply conducted to the power terminal, if the input to the driver is left in a high state when the power supply to the driver is turned off, currents as high as 30 mA can be conducted through the driver from the input terminal to its power supply terminal. This may overload the output of whatever is driving the driver, and may cause other devices that share the driver's power supply, as well as the driver, to operate when they are assumed to be off, but it will not harm the driver itself. Excessive input voltage will also slow the driver down, and result in much longer internal propagation delays within the drivers. TD2, for example, may increase to several hundred nanoseconds. In general, while the driver will accept this sort of misuse without damage, proper termination of the line feeding the driver so that line spiking and ringing are minimized, will always result in faster and more reliable operation of the device, leave less EMI to be filtered elsewhere, be less stressful to other components in the circuit, and leave less chance of unintended modes of operation.

## Power Dissipation

CMOS circuits usually permit the user to ignore power dissipation. Logic families such as 4000 series and 74 Cxxx have outputs which can only source or sink a few milliamps of current, and even shorting the output of the device to ground or $\mathrm{V}_{\mathrm{CC}}$ may not damage the device. CMOS drivers, on the other hand, are intended to source or sink several Amps of current. This is necessary in order to drive large capacitive loads at frequencies into the megahertz range. Package power dissipation of driver ICs can easily be exceeded when driving large loads at high frequencies. Care must therefore be paid to device dissipation when operating in this domain.

The Supply Current vs Frequency and Supply Current vs Load characteristic curves furnished with this data sheet aid in estimating power dissipation in the driver. Operating frequency, power supply voltage, and load all affect power dissipation.

Given the power dissipation in the device, and the thermal resistance of the package, junction operating temperature for any ambient is easy to calculate. For example, the thermal resistance of the 8-pin CerDIP package, from the datasheet, is $150^{\circ} \mathrm{C} / \mathrm{W}$. In a $25^{\circ} \mathrm{C}$ ambient, then, using a maximum junction temperature of $150^{\circ} \mathrm{C}$, this package will dissipate 800 mW .

Accurate power dissipation numbers can be obtained by summing the three sources of power dissipation in the device:

- Load power dissipation (PL)
- Quiescent power dissipation ( $\mathrm{P}_{\mathrm{Q}}$ )
- Transition power dissipation ( $\mathrm{P}_{\mathrm{T}}$ )

Calculation of load power dissipation differs depending on whether the load is capacitive, resistive or inductive.

## Resistive Load Power Dissipation

Dissipation caused by a resistive load can be calculated as:

$$
P_{L}=I^{2} R_{O} D
$$

where:
$I=$ the current drawn by the load
$\mathrm{R}_{\mathrm{O}}=$ the output resistance of the driver when the output is high, at the power supply voltage used (See characteristic curves)
$D=$ fraction of time the load is conducting (duty cycle)

## Capacitive Load Power Dissipation

Dissipation caused by a capacitive load is simply the energy placed in, or removed from, the load capacitance by the driver. The energy stored in a capacitor is described by the equation:

$$
E=1 / 2 C V^{2}
$$

As this energy is lost in the driver each time the load is charged or discharged, for power dissipation calculations the $1 / 2$ is removed. This equation also shows that it is good practice not to place more voltage in the capacitor than is necessary, as dissipation increases as the square of the voltage applied to the capacitor. For a driver with a capacitive load:

$$
\mathrm{P}_{\mathrm{L}}=\mathrm{FC}\left(\mathrm{~V}^{+} \mathrm{S}\right)^{2}
$$

where:
$F=$ Operating Frequency
C = Load Capacitance
$V^{+} S=$ Driver Supply Voltage

## Inductive Load Power Dissipation

For inductive loads the situation is more complicated. For the part of the cycle in which the driver is actively forcing current into the inductor, the situation is the same as it is in the resistive case:

$$
P_{L 1}=I^{2} R_{O} D
$$

However, in this instance the Ro required may be either the on resistance of the driver when its output is in the high state, or its on resistance when the driver is in the low state, depending on how the inductor is connected, and this is still only half the story. For the part of the cycle when the inductor is forcing current through the driver, dissipation is best described as

$$
P_{L 2}=I V_{D}(1-D)
$$

where $V_{D}$ is the forward drop of the clamp diode in the driver (generally around 0.7 V ). The two parts of the load dissipation must be summed in to produce $\mathrm{P}_{\mathrm{L}}$

$$
P_{L}=P_{L 1}+P_{L 2}
$$

## Quiescent Power Dissipation

Quiescent power dissipation $\left(\mathrm{P}_{\mathrm{Q}}\right.$, as described in the input section) depends on whether the input is high or low. A low input will result in a maximum current drain (per driver) of $\leq 0.2 \mathrm{~mA}$; a logic high will result in a current drain of $\leq 2.0 \mathrm{~mA}$. Quiescent power can therefore be found from:

$$
P_{Q}=V+s\left[D I_{H}+(1-D) I_{L}\right]
$$

where:
$I_{H}=$ quiescent current with input high
$L_{L}=$ quiescent current with input low
$D=$ fraction of time input is high (duty cycle)
$\mathrm{V}^{+} \mathrm{S}=$ power supply voltage

## Transition Power Dissipation

Transition power is dissipated in the driver each time its output changes state, because during the transition, for a very brief interval, both the N - and P -channel MOSFETs in the output totem-pole are ON simultaneously, and a current is conducted through them from $V_{+S}$ to ground. The transition power dissipation is approximately:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{F} \mathrm{~V}{ }^{+} \mathrm{S}(\mathrm{~A} \cdot \mathrm{~S})
$$

where $(A \cdot S)$ is a time-current factor derived from the graph on page 12.

Total power (PD) then, as previously described is just

$$
P_{D}=P_{L}+P_{Q}+P_{T}
$$

Examples show the relative magnitude for each term.
EXAMPLE 1: A MIC4423 operating on a 12 V supply driving two capacitive loads of 3000 pF each, operating at 250 kHz , with a duty cycle of $50 \%$, in a maximum ambient of $60^{\circ} \mathrm{C}$.

First calculate load power loss:

$$
\begin{aligned}
\mathrm{P}_{\mathrm{L}} & =\mathrm{F} \times \mathrm{C} \times\left(\mathrm{V}^{+} \mathrm{S}\right)^{2} \\
\mathrm{P}_{\mathrm{L}} & =250,000 \times\left(3 \times 10^{-6}+3 \times 10^{-6}\right) \times 12^{2} \\
& =0.2160 \mathrm{~W}
\end{aligned}
$$

Then transition power loss:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{F} \times \mathrm{V}^{+} \mathrm{S} \times(\mathrm{A} \cdot \mathrm{~S})
$$

$$
=250,000 \cdot 12 \cdot 2.5 \times 10^{-8}=0.0750 \mathrm{~W}
$$

Then quiescent power loss:

$$
\begin{aligned}
P_{Q} & =V^{+} S \times\left[D \times I_{H}+(1-D) \times I_{L}\right] \\
& =12 \times[(0.5 \times 0.0035)+(0.5 \times 0.0003)] \\
& =0.0228 \mathrm{~W}
\end{aligned}
$$

Total power dissipation, then, is:

$$
\begin{aligned}
P_{D} & =0.2160+0.0750+0.0228 \\
& =0.3138 \mathrm{~W}
\end{aligned}
$$

Assuming a plastic package, with an $\mathrm{R}_{\Theta \mathrm{J}-\mathrm{A}}$ of $170^{\circ} \mathrm{C} / \mathrm{W}$, this will result in the junction running at:

$$
0.3138 \times 170=53.3^{\circ} \mathrm{C}
$$

above ambient, which, given a maximum ambient temperature of $60^{\circ} \mathrm{C}$, will result in a maximum junction temperature of $113.3^{\circ} \mathrm{C}$.

EXAMPLE 2: A MIC4424 operating on a 15 V input, with one driver driving a $50 \Omega$ resistive load at 1 MHz , with a duty cycle of $67 \%$, and the other driver quiescent, in a maximum ambient temperature of $40^{\circ} \mathrm{C}$ :

$$
P_{L}=I^{2} \times R_{O} \times D
$$

First, lo must be determined.

$$
\mathrm{I}_{\mathrm{O}}=\mathrm{V}^{+} \mathrm{S} /\left(\mathrm{R}_{\mathrm{O}}+\mathrm{R}_{\mathrm{LOAD}}\right)
$$

Given $\mathrm{R}_{\mathrm{O}}$ from the characteristic curves then,

$$
\begin{aligned}
& I_{O}=15 /(6.3+50) \\
& I_{O}=0.2664 A
\end{aligned}
$$

and:

$$
\begin{aligned}
\mathrm{P}_{\mathrm{L}} & =0.2664 \times 6.3 \times 0.67 \\
& =0.2996 \mathrm{~W} \\
\mathrm{P}_{\mathrm{T}} & =\mathrm{F} \times \mathrm{V}^{+} \mathrm{S} \times(\mathrm{A} \cdot \mathrm{~S}) / 2
\end{aligned}
$$

(because only one side is operating)

$$
\begin{aligned}
& =\left(1,000,000 \times 15 \times 3.3 \times 10^{-8}\right) / 2 \\
& =0.2475 \mathrm{~W}
\end{aligned}
$$

and:

$$
\begin{aligned}
\mathrm{P}_{\mathrm{Q}}= & 15 \times[(0.67 \times 0.00125)+(0.33 \times 0.000125)+ \\
& (1 \times 0.000125)]
\end{aligned}
$$

(this assumes that the unused side of the driver has its input grounded, which is more efficient)

$$
=0.0150 \mathrm{~W}
$$

then:

$$
\begin{aligned}
P_{D} & =0.2996+0.2475+0.0150 \\
& =0.5621 \mathrm{~W}
\end{aligned}
$$

In a ceramic package with an $\mathrm{R}_{\Theta J-\mathrm{A}}$ of $150^{\circ} \mathrm{C} / \mathrm{W}$, this amount of power results in a junction temperature given the maximum $40^{\circ} \mathrm{C}$ ambient of:

$$
(0.5621 \times 150)+40=124.3^{\circ} \mathrm{C}
$$

The actual junction temperature will be lower than calculated both because duty cycle is less than $100 \%$ and because the graph lists $R_{D S(o n)}$ at a $T_{j}$ of $150^{\circ} \mathrm{C}$ and the $R_{D S(o n)}$ at $125^{\circ} \mathrm{C}$ $T_{J}$ will be somewhat lower.

## Definitions

$C_{L}=$ Load Capacitance in Farads.
$D=$ Duty Cycle expressed as the fraction of time the input to the driver is high.

F = Operating Frequency of the driver in Hertz
$\mathrm{I}_{\mathrm{H}}=$ Power supply current drawn by a driver when both inputs are high and neither output is loaded.
$I_{L}=$ Power supply current drawn by a driver when both inputs are low and neither output is loaded.
$I_{D}=$ Output current from a driver in Amps.
$P_{D}=$ Total power dissipated in a driver in Watts.
$P_{L}=$ Power dissipated in the driver due to the driver's load in Watts.
$\mathrm{P}_{\mathrm{Q}}=$ Power dissipated in a quiescent driver in Watts.
$\mathrm{P}_{\mathrm{T}}=$ Power dissipated in a driver when the output changes states ("shoot-through current") in Watts. NOTE: The "shoot-through" current from a dual transition (once up, once down) for both drivers is stated in the graph on the following page in ampere-nanoseconds. This figure must be multiplied by the number of repetitions per second (frequency to find Watts).
$\mathrm{R}_{\mathrm{O}}=$ Output resistance of a driver in Ohms.
$\mathrm{V}^{+} \mathrm{S}=$ Power supply voltage to the IC in Volts.

## Crossover Energy Loss



NOTE: THE VALUES ON THIS GRAPH REPRESENT THE LOSS SEEN BY BOTH DRIVERS IN A PACKAGE DURING ONE COMPLETE CYCLE. FOR A SINGLE DRIVER DIVIDE THE STATED VALUES BY 2. FOR A SINGLE TRANSITION OF A SINGLE DRIVER, DIVIDE THE STATED VALUE BY 4.

## Pin Configuration








## General Description

The MIC4426/4427/4428 family of buffer/drivers are built using a new, highly reliable BiCMOS/DMOS process. They are improved versions of the MIC426/427/428 family of buffer/ drivers (with which they are pin compatible) and are capable of giving reliable service in far more demanding electrical environments: they will not latch under any conditions within their power and voltage ratings. They are not subject to damage when up to 5 V of noise spiking, of either polarity, occurs on the ground pin. They can accept, without either damage or logic upset, up to half an amp of reverse current (of either polarity) being forced back into their outputs. All terminals are fully protected against up to 2 kV of electrostatic discharge.

As a result, the MIC4426/27/28 series drivers are much easier to use, more flexible in operation, and much more forgiving than any other driver, CMOS or bipolar, currently available. Because they are fabricated in $\mathrm{BiCMOS} / \mathrm{DMOS}$, they dissipate a minimum of power, and provide rail-to-rail voltage swings to better insure the logic state of any load they are driving.

Although primarily intended for driving power MOSFETs, the 4426/4427/4428 series drivers are equally well suited to driving any other load (capacitive, resistive, or inductive) which requires a low-impedance driver capable of high peak currents and fast switching times. For example, heavily loaded clock lines, coaxial cables, or piezoelectric transducers all can be driven from the MIC4426/27/28. The only known limitation on loading is that total power dissipated in the driver must be kept within the maximum power dissipation limits of the package.

## Dual High Speed MOSFET Driver

Bipolar/CMOS/DMOS Process

## Features

- Built using reliable, low power Bipolar/CMOS/DMOS processes
- Latch-Up Protected: Withstands $>500 \mathrm{~mA}$ Reverse Current
- Logic Input Will Withstand Negative Swing Up to 5 V
- ESD Protected 2kV
- High Peak Output Current ............................1.5A Peak
- Wide Operating Range ................................ 4.5 V to 18 V
- High Capacitive Load

Drive Capability
1000 pF in 25 nS

- Short Delay Times .$<40 n S$ typ.
- Consistent Delay Times with Changes in Supply Voltage
- Matched Rise and Fall Times
- Logic High Input for Any Voltage From 2.4V to $\mathrm{V}_{\mathrm{s}}{ }^{+}$
- Logic Input Threshold Independent of Supply Voltage
- Low Supply Current 4 mA with Logic 1 Input $400 \mu \mathrm{~A}$ with Logic 0 Input
- Low Output Impedance
- Output Voltage Swing to Within 25 mV of Ground or $\mathrm{V}_{\mathrm{s}}{ }^{+}$
- Pin-Out Same as MIC426/427/428
- Available in Inverting, Non-Inverting, and Differential Configurations
- MIL-STD-883 Method 5004/5005 version available

As MOSFET drivers, the MIC4426/27/28 can easily switch 1000 pF gate capacitances in under 30 nS , and provide low enough impedances in both the ON and OFF states to assure that a MOSFET's intended state will not be affected even by large transients.

## Functional Diagram



## Ordering Information

| Part Number | Temperature Range | Package | Configuration |
| :---: | :---: | :---: | :---: |
| MIC4426CM MIC4426BM | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | 8-Pin SOIC | Dual Inverting |
| MIC4426CN MIC4426BN | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | 8-Pin Plastic DIP | Dual Inverting |
| MIC4426BJ MIC4426AJ MIC4426AJB* | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | 8-Pin CerDIP | Dual Inverting |
| MIC4427CM MIC4427BM | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | 8-Pin SOIC | Dual Non-Inverting |
| MIC4427CN <br> MIC4427BN | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | 8-Pin Plastic DIP | Dual Non-Inverting |
| $\begin{aligned} & \text { MIC4427BJ } \\ & \text { MIC4427AJ } \\ & \text { MIC4427AJB* } \end{aligned}$ | $\begin{gathered} -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | 8-Pin CerDIP | Dual Non-Inverting |
| $\begin{aligned} & \text { MIC4428CM } \\ & \text { MIC4428BM } \end{aligned}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | 8-Pin SOIC | Inverting + Non-Inverting |
| MIC4428CN MIC4428BN | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | 8-Pin Plastic DIP | Inverting + Non-Inverting |
| $\begin{aligned} & \text { MIC4428BJ } \\ & \text { MIC4428AJ } \\ & \text { MIC4428AJB* } \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | 8-Pin CerDIP | Inverting + Non-Inverting |
| MIC4426CY <br> MIC4426AY <br> MIC4427CY <br> MIC4427AY <br> MIC4428CY <br> MIC4428AY | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | Die <br> Die <br> Die <br> Die <br> Die <br> Die | Dual Inverting <br> Dual Inverting <br> Dual Non-Inverting <br> Dual Non-Inverting <br> Inverting + Non-Inverting <br> Inverting + Non-Inverting |

* AJB indicates units screened to MIL-STD 883, Method 5004, condition B, and burned-in for 1-week.


## Absolute Maximum Ratings (Notes 1 and 2)

If Military/Aerospace specified devices are required, contact Micrel for availability and specifications.

| Supply Voltage | 22 V |
| :---: | :---: |
| Maximum Chip Temperature | $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead Temperature ( 10 sec .) | $300^{\circ} \mathrm{C}$ |
| Package Thermal Resistance |  |
| CERDIP R ®J-A | $150^{\circ} \mathrm{C} / \mathrm{W}$ |
| CERDIP R өJ -C | $50^{\circ} \mathrm{C} / \mathrm{W}$ |
| PDIP $\mathrm{R}_{\text {өJ-A }}$ | $125^{\circ} \mathrm{C} / \mathrm{W}$ |
| PDIP $\mathrm{R}_{\text {өJ-C }}$ | $42^{\circ} \mathrm{C} / \mathrm{W}$ |
| SOIC R $\mathrm{f}_{\text {OJ-A }}$ | $250^{\circ} \mathrm{C} / \mathrm{W}$ |
| SOIC R $\mathrm{\theta}_{\text {өJ-C }}$ | $75^{\circ} \mathrm{C} / \mathrm{W}$ |

Operating Temperature Range

| C Version | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| B Version | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| A Version | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

C Version
A Version

$$
\begin{array}{r}
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\end{array}
$$

Package Power Dissipation


## MIC4426/4427/4428 Electrical Characteristics:

Specifications measured at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| VIL | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| IIN | Input Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {S }}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $V_{S}-0.025$ |  |  | V |
| VOL | Low Output Voltage |  |  |  | 0.025 | V |
| $\mathrm{R}_{0}$ | Output Resistance | $\mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{S}=18 \mathrm{~V}$ |  | 7 | 10 | $\Omega$ |
| IPK | Peak Output Current |  |  | 1.5 |  | A |
| 1 | Latch-Up Protection Withstand Reverse Current |  | >500 |  |  | mA |

## SWITCHING TIME

| $\mathrm{T}_{\mathrm{R}}$ | Rise Time | Test Figure 1 |  | 25 | 30 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{T}_{\mathrm{F}}$ | Fall Time | Test Figure 1 |  | 25 | 30 | nS |
| $\mathrm{T}_{\mathrm{D} 1}$ | Delay TIme | Test Flgure 1 |  |  | 30 | nS |
| $\mathrm{T}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  |  | 50 | nS |

POWER SUPPLY

| Is | Power Supply Current | $\mathrm{V}_{I N}=3.0 \mathrm{~V}$ (Both Inputs) |  |  | 4.5 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| IS | Power Supply Current | $\mathrm{V}_{I N}=0.0 \mathrm{~V}$ (Both Inputs) | mA |  |  |

## MIC4426/4427/4428 Electrical Characteristics:

Specifications measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $V_{I H}$ | Logic 1 Input Voltage |  | 2.4 |  |  |  |
| $V_{I L}$ | Logic 0 Input Voltage |  |  |  | 0.8 | $V$ |
| $I_{I N}$ | Input Current | $0 \leq V_{\text {IN }} \leq V_{S}$ | -1 |  | 1 | $\mu \mathrm{~A}$ |

## OUTPUT

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{S}}-0.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage |  |  |  | 0.025 | V |
| $\mathrm{RO}_{\mathrm{O}}$ | Output Resistance | IOUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 9 | 12 | $\Omega$ |

## MIC4426/4427/4428 Electrical Characteristics:

Specifications measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| OUTPUT |  |  |  |  |  |  |
| IPK | Peak Output Current |  |  | 1.5 |  | A |
| I | Latch-Up Protection <br> Withstand Reverse Current |  | $>500$ |  |  | mA |

## SWITCHING TIME

| $\mathrm{T}_{\mathrm{R}}$ | Rise Time | Test Figure 1 |  |  | 40 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{T}_{\mathrm{F}}$ | Fall Time | Test Figure 1 |  |  | 40 | nS |
| $\mathrm{T}_{\mathrm{D} 1}$ | Delay TIme | Test Flgure 1 |  |  | 40 | nS |
| $\mathrm{T}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  |  | 60 | nS |

POWER SUPPLY

| Is | Power Supply Current | $V_{I N}=3.0 \mathrm{~V}$ (Both Inputs) |  |  | 8 | mA |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| Is | Power Supply Current | $V_{I N}=0.0 \mathrm{~V}$ (Both Inputs) |  |  | 0.6 | mA |

Note 1: Functional operation above the absolute maximum stress ratings is not implied.
Note 2: Static Sensitive device (above 2 kV ). Store only in conductive containers. Handling personnel and equipment should be grounded to prevent static damage.


Figure 1. Switching Time Test Circuit

## Pin Configuration



## Typical Characteristic Curves



Rise Time vs Capacitive Load



Fall Time vs Supply Voltage


Fall Time vs Capacitive Load


Propagation Delay Time vs Supply Voltage


Typical Characteristic Curves (Continued)



Supply Current vs Capacitive Load


Supply Current vs Frequency


Supply Current vs Frequency


Supply Current vs Frequency


Typical Characteristic Curves (Continued)


Quiescent Supply Current vs Voltage


High State Output Resistance





## Crossover Energy Loss



Note 1: The values on this graph represent the loss seen by both drivers in a package during one complete cycle. For a single driver divide the stated values by 2 . For a single transition of a single driver, divide the stated value by 4 .

## General Description

MIC4451 and MIC4452 CMOS MOSFET drivers are tough, efficient, and easy to use. The MIC4451 is an inverting driver, while the MIC4452 is a non-inverting driver.

Both versions are capable of 12A (peak) output and can drive the largest MOSFETs with an improved safe operating margin. The MIC4451/4452 accepts any logic input from 2.4 V to $\mathrm{V}_{\mathrm{DD}}$ without external speed-up capacitors or resistor networks. Proprietary circuits allow the input to swing negative by as much as 5 V without damaging the part. Additional circuits protect against damage from electrostatic discharge.

MIC4451/4452 drivers can replace three or more discrete components, reducing PCB area requirements, simplifying product design, and reducing assembly cost.

Modern Bipolar/CMOS/DMOS construction guarantees freedom from latch-up. The rail-to-rail swing capability of CMOS/DMOS insures adequate gate voltage to the MOSFET during power up/down sequencing. Since these devices are fabricated on a self-aligned process, they have very low crossover current, run cool, use little power, and are easy to drive.

## Features

- BiCMOS/DMOS Construction
- Latch-Up Proof: Fully Isolated Process is Inherently Immune to Any Latch-up.
- Input Will Withstand Negative Swing of Up to 5 V
- Matched Rise and Fall Times ...............................25nS
- High Peak Output Current............................. 12A Peak
- Wide Operating Range ..............................4.5V to 18 V
- High Capacitive Load Drive ...........................62,000pF
- Low Delay Time ............................................30nS Typ.
- Logic High Input for Any Voltage from 2.4 V to $\mathrm{V}_{\mathrm{DD}}$
- Low Supply Current .............. $450 \mu \mathrm{~A}$ With Logic 1 Input
- Low Output Impedance .............................................. 1.0
- Output Voltage Swing to Within 25 mV of GND or $\mathrm{V}_{\mathrm{DD}}$
- MIL-STD-883 Method 5004/5005 Version Available


## Applications

- Switch Mode Power Supplies
- Motor Controls
- Pulse Transformer Driver
- Class D Switching Amplifiers
- Line Drivers
- Driving MOSFET or IGBT Parallel Chip Modules
- Local Power ON/OFF Switch
- Pulse Generators

Functional Diagram


Ordering Information

| Part No. | Temperature Range | Package | Configuration |
| :---: | :---: | :---: | :---: |
| MIC4451CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin PDIP | Inverting |
| MIC4451BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 8-Pin PDIP | Inverting |
| MIC4451CM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 -Pin SOIC | Inverting |
| MIC4451BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Pin SOIC | Inverting |
| MIC4451BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Inverting |
| MIC4451AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Inverting |
| MIC4451AJB* | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Inverting |
| MIC4451AF | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Pin Flat Pack | Inverting |
| MIC4451CT | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 5-Pin TO-220 | Inverting |
| MIC4452CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 -Pin PDIP | Non-Inverting |
| MIC4452BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin PDIP | Non-Inverting |
| MIC4452CM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 -Pin SOIC | Non-Inverting |
| MIC4452BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Pin SOIC | Non-Inverting |
| MIC4452BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Non-Inverting |
| MIC4452AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Non-Inverting |
| MIC4452AJB* | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Non-Inverting |
| MIC4452AF | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Pin Flat Pack | Non-Inverting |
| MIC4452CT | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 5-Pin TO-220 | Non-Inverting |

* AJB indicates units screened to MIL-STD 883, Method 5004, condition B, and burned-in for 1-week.


## Pin Configurations



## Absolute Maximum Ratings (Notes 1, 2 and 3 )

Power Dissipation, $\mathrm{T}_{\text {AMBIENT }} \leq 25^{\circ} \mathrm{C}$

PDIP
SOIC
CerDIP
5-Pin TO-220
Power Dissipation, $\mathrm{T}_{\text {CASE }} \leq 25^{\circ} \mathrm{C}$
5-Pin TO-220
Derating Factors (To Ambient)
PDIP
SOIC
CerDIP
5-Pin TO-220
$8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$6.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

Thermal Impedances (To Case) 5-Pin TO-220 R ${ }_{\theta J-C}$
$10^{\circ} \mathrm{C} / \mathrm{W}$
Storage Temperature
Operating Temperature (Chip)
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$150^{\circ} \mathrm{C}$
Operating Temperature (Ambient)
C Version
B Version
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\begin{array}{lr}\text { Lead Temperature }(10 \mathrm{sec}) & 300^{\circ} \mathrm{C} \\ \text { Supply Voltage } & 20 \mathrm{~V}\end{array}$
Input Voltage $\quad \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ to GND -5 V
Input Current $\left(\mathrm{V}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{DD}}\right)$. 50 mA

Electrical Characteristics: $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ (Max) | Input Voltage Range |  | -5 |  | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |

OUTPUT

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | See Figure 1 | $\mathrm{~V}_{\mathrm{DD}}-0.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage | See Figure 1 |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output Low | I OUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 0.9 | 1.5 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output High | I OUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ | 1.0 | 1.5 | $\Omega$ |  |
| $\mathrm{I}_{\mathrm{PK}}$ | Peak Output Current | $\mathrm{V}_{\mathrm{DD}}=18 \mathrm{~V}$ (See Figure 5) |  | 12 |  | A |
| $\mathrm{I}_{\mathrm{DC}}$ | Continuous Output Current |  | 2 |  |  | A |
| $\mathrm{I}_{\mathrm{R}}$ | Latch-Up Protection <br> Withstand Reverse Current | Duty Cycle $\leq 2 \%$ <br> $\mathrm{t} \leq 300$ uS | $>1500$ |  | mA |  |

SWITCHING TIME (Note 3)

| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=15,000 \mathrm{pF}$ |  | 40 | 75 | nS |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=15,000 \mathrm{pF}$ |  | 40 | 75 | nS |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Test Figure 1 |  | 30 | 60 | nS |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  | 33 | 60 | nS |

Power Supply

| $I_{S}$ | Power Supply Current | $V_{I N}=3 \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 0.4 <br> 80 | 1.5 <br> 150 | mA |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | 4.5 |  | 18 |
| $\mathrm{~V}_{\mathrm{DD}}$ | Operating Input Voltage |  | V |  |  |  |

Electrical Characteristics: (Over operating temperature range with $4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<18 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IN }}$ (Max) | Input Voltage Range |  | -5 |  | $>\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{I}_{\text {IN }}$ | Input Current | $\mathrm{OV} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{DD}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |

## OUTPUT

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | Figure 1 | $\mathrm{~V}_{\mathrm{DD}}-0.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage | Figure 1 |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output Low | IOUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 1.4 | 2.2 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output High | IOUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 1.5 | 2.2 | $\Omega$ |

SWITCHING TIME (Note 3)

| $t_{R}$ | Rise Time | Figure $1, C_{L}=15,000 \mathrm{pF}$ |  | 60 | 100 | nS |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=15,000 \mathrm{pF}$ |  | 60 | 100 | nS |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Figure 1 |  | 45 | 80 | nS |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Figure 1 |  | 45 | 80 | nS |

POWER SUPPLY

| $\mathrm{I}_{\mathrm{S}}$ | Power Supply Current | $\mathrm{V}_{1 \mathrm{~N}}=3 \mathrm{~V}$ <br> $\mathrm{~V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ |  | 0.6 | 3 | mA |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | 0.1 | 0.2 | mA |
| $\mathrm{~V}_{\mathrm{DD}}$ | Operating Input Voltage |  |  | 18 | V |  |

NOTE 1: Functional operation above the absolute maximum stress ratings is not implied.
NOTE 2: Static-sensitive device. Store only in conductive containers. Handling personnel and equipment should be grounded to prevent damage from static discharge.
NOTE 3: Switching times guaranteed by design.


Figure 1. Switching Time Test Circuit

## Typical Characteristic Curves



Rise Time
vs. Capacitive Load


Supply Current vs. Capacitive Load


Fall Time


Fall Time vs. Capacitive Load


Supply Current vs. Capacitive Load


Rise and Fall Times
vs. Temperature




## Typical Characteristic Curves (Cont.)





Supply Current vs. Frequency


Supply Current



Low-State Output Resist.



Propagation Delay
vs. Temperature


High-State Output Resist.


## Applications Information

## Supply Bypassing

Charging and discharging large capacitive loads quickly requires large currents. For example, changing a $10,000 \mathrm{pF}$ load to 18 V in 50 nS requires 3.6 A .

The MIC4451/4452 has double bonding on the supply pins, the ground pins and output pins. This reduces parasitic lead inductance. Low inductance enables large currents to be switched rapidly. It also reduces internal ringing that can cause voltage breakdown when the driver is operated at or near the maximum rated voltage.

Internal ringing can also cause output oscillation due to feedback. This feedback is added to the input signal since it is referenced to the same ground.

To guarantee low supply impedance over a wide frequency range, a parallel capacitor combination is recommended for supply bypassing. Low inductance ceramic disk capacitors with short lead lengths (< 0.5 inch) should be used. A $1 \mu \mathrm{~F}$ low ESR film capacitor in parallel with two $0.1 \mu \mathrm{~F}$ low ESR ceramic capacitors, (such as AVX RAM GUARD®), provides adequate bypassing. Connect one ceramic capacitor directly between pins 1 and 4 . Connect the second ceramic capacitor directly between pins 8 and 5 .

## Grounding

The high current capability of the MIC4451/4452 demands careful PC board layout for best performance. Since the MIC4451 is an inverting driver, any ground lead impedance will appear as negative feedback which can degrade switching speed. Feedback is especially noticeable with slow-rise
time inputs. The MIC4451 input structure includes 300 mV of hysteresis to ensure clean transitions and freedom from oscillation, but attention to layout is still recommended.

Figure 5 shows the feedback effect in detail. As the MIC4451 input begins to go positive, the output goes negative and several amperes of current flow in the ground lead. As little as $0.05 \Omega$ of PC trace resistance can produce hundreds of millivolts at the MIC4451 ground pins. If the driving logic is referenced to power ground, the effective logic input level is reduced and oscillation may result.

To insure optimum performance, separate ground traces should be provided for the logic and power connections. Connecting the logic ground directly to the MIC4451 GND pins will ensure full logic drive to the input and ensure fast output switching. Both of the MIC4451 GND pins should, however, still be connected to power ground.

## Input Stage



Figure 3. Direct Motor Drive


OUTPUT VOLTAGE vs LOAD CURRENT


Figure 4. Self Contained Voltage Doubler

The input voltage level of the MIC4451 changes the quiescent supply current. The N channel MOSFET input stage transistor drives a $320 \mu \mathrm{~A}$ current source load. With a logic " 1 " input, the maximum quiescent supply current is $400 \mu \mathrm{~A}$. Logic "0" input level signals reduce quiescent current to $80 \mu \mathrm{~A}$ typical.

The MIC4451/4452 input is designed to provide 300 mV of hysteresis. This provides clean transitions, reduces noise sensitivity, and minimizes output stage current spiking when changing states. Input voltage threshold level is approximately 1.5 V , making the device TTL compatible over the full temperature and operating supply voltage ranges. Input current is less than $\pm 10 \mu \mathrm{~A}$.
The MIC4451 can be directly driven by the TL494, SG1526/ 1527, SG1524, TSC170, MIC38C42, and similar switch mode power supply integrated circuits. By offloading the power-driving duties to the MIC4451/4452, the power supply controller can operate at lower dissipation. This can improve performance and reliability.
The input can be greater than the $\mathrm{V}_{\mathrm{DD}}$ supply, however, current will flow into the input lead. The input currents can be as high as 30 mA p-p $\left(6.4 \mathrm{~mA}_{\mathrm{RMS}}\right)$ with the input. No damage will occur to MIC4451/4452 however, and it will not latch.

The input appears as a 7 pF capacitance and does not change even if the input is driven from an AC source. While the device will operate and no damage will occur up to 25 V below the negative rail, input current will increase up to $1 \mathrm{~mA} / \mathrm{V}$ due to the clamping action of the input, ESD diode, and $1 \mathrm{k} \Omega$ resistor.

## Power Dissipation

CMOS circuits usually permit the user to ignore power dissipation. Logic families such as 4000 and 74 C have outputs which can only supply a few milliamperes of current, and even shorting outputs to ground will not force enough current to destroy the device. The MIC4451/4452 on the other hand, can source or sink several amperes and drive


Figure 5. Switching Time Degradation Due to Negative Feedback
large capacitive loads at high frequency. The package power dissipation limit can easily be exceeded. Therefore, some attention should be given to power dissipation when driving low impedance loads and/or operating at high frequency.

The supply current vs. frequency and supply current vs capacitive load characteristic curves aid in determining power dissipation calculations. Table 1 lists the maximum safe operating frequency for several power supply voltages when driving a $10,000 \mathrm{pF}$ load. More accurate power dissipation figures can be obtained by summing the three dissipation sources.
Given the power dissipation in the device, and the thermal resistance of the package, junction operating temperature for any ambient is easy to calculate. For example, the thermal resistance of the 8-pin CerDIP package, from the data sheet, is $150^{\circ} \mathrm{C} / \mathrm{W}$. In a $25^{\circ} \mathrm{C}$ ambient, then, using a maximum junction temperature of $150^{\circ} \mathrm{C}$, this package will dissipate 800 mW .

Accurate power dissipation numbers can be obtained by summing the three sources of power dissipation in the device:

- Load Power Dissipation (PL)
- Quiescent power dissipation ( $\mathrm{P}_{\mathrm{Q}}$ )
- Transition power dissipation ( $\mathrm{P}_{\mathrm{T}}$ )

Calculation of load power dissipation differs depending on whether the load is capacitive, resistive or inductive.

## Resistive Load Power Dissipation

Dissipation caused by a resistive load can be calculated as:

$$
P_{L}=I^{2} R_{O} D
$$

where:
$I=$ the current drawn by the load
$\mathrm{R}_{\mathrm{O}}=$ the output resistance of the driver when the output is high, at the power supply voltage used. (See data sheet)
$D=$ fraction of time the load is conducting (duty cycle)

## Capacitive Load Power Dissipation

Table 1: MIC4451 Maximum Operating Frequency

| $\mathbf{V}_{\mathbf{S}}$ | Max Frequency |
| :---: | :---: |
| 18 V | 220 kHz |
| 15 V | 300 kHz |
| 10 V | 640 kHz |
| 5 V | 2 MHz |

Conditions: 1. CerDIP Package $\left(\theta_{\mathrm{JA}}=150^{\circ} \mathrm{C} / \mathrm{W}\right)$
2. $T_{A}=25^{\circ} \mathrm{C}$
3. $C_{L}=10,000 p F$

Dissipation caused by a capacitive load is simply the energy placed in, or removed from, the load capacitance by the driver. The energy stored in a capacitor is described by the equation:

$$
E=1 / 2 C V^{2}
$$

As this energy is lost in the driver each time the load is charged or discharged, for power dissipation calculations the $1 / 2$ is removed. This equation also shows that it is good practice not to place more voltage on the capacitor than is necessary, as dissipation increases as the square of the voltage applied to the capacitor. For a driver with a capacitive load:

$$
P_{L}=F C\left(V^{+} S\right)^{2}
$$

where:

$$
\begin{aligned}
\mathrm{F} & =\text { Operating Frequency } \\
\mathrm{C} & =\text { Load Capacitance } \\
\mathrm{V}^{+} \mathrm{S} & =\text { Driver Supply Voltage }
\end{aligned}
$$

## Inductive Load Power Dissipation

For inductive loads the situation is more complicated. For the part of the cycle in which the driver is actively forcing current into the inductor, the situation is the same as it is in the resistive case:

$$
P_{L 1}=I^{2} R_{O} D
$$

However, in this instance the $R_{\mathrm{O}}$ required may be either the on resistance of the driver when its output is in the high state, or its on resistance when the driver is in the low state, depending on how the inductor is connected, and this is still only half the story. For the part of the cycle when the inductor is forcing current through the driver, dissipation is best described as

$$
P_{\mathrm{L} 2}=I V_{D}(1-D)
$$

where $V_{D}$ is the forward drop of the clamp diode in the driver (generally around 0.7 V ). The two parts of the load dissipation must be summed in to produce $\mathrm{P}_{\mathrm{L}}$

$$
P_{L}=P_{L 1}+P_{L 2}
$$

## Quiescent Power Dissipation

Quiescent power dissipation ( $\mathrm{P}_{\mathrm{Q}}$, as described in the input section) depends on whether the input is high or low. A low input will result in a maximum current drain (per driver) of $\leq 0.2 \mathrm{~mA}$; a logic high will result in a current drain of $\leq 3.0 \mathrm{~mA}$. Quiescent power can therefore be found from:

$$
\mathrm{P}_{\mathrm{Q}}=\mathrm{V}^{+} \mathrm{S}\left[\mathrm{D} \mathrm{I}_{\mathrm{H}}+(1-\mathrm{D}) \mathrm{I}_{\mathrm{L}}\right]
$$

where:

$$
\begin{aligned}
I_{H} & =\text { quiescent current with input high } \\
I_{L} & =\text { quiescent current with input low } \\
\mathrm{D} & =\text { fraction of time input is high (duty cycle) } \\
\mathrm{V}^{+} & =\text {power supply voltage }
\end{aligned}
$$

## Transition Power Dissipation

Transition power is dissipated in the driver each time its output changes state, because during the transition, for a very brief interval, both the N - and P-channel MOSFETs in the output totem-pole are ON simultaneously, and a current is conducted through them from $\mathrm{V}^{+}$s to ground. The transition power dissipation is approximately:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{F} \mathrm{~V}^{+} \mathrm{S}(\mathrm{~A} \cdot \mathrm{~S})
$$

where $(A \cdot S)$ is a time-current factor derived from the typical characteristic curve "Crossover Energy vs. Supply Voltage."
Total power ( $\mathrm{P}_{\mathrm{D}}$ ) then, as previously described is:

$$
P_{D}=P_{L}+P_{Q}+P_{T}
$$

## Definitions

$C_{L}=$ Load Capacitance in Farads.
$\mathrm{D}=$ Duty Cycle expressed as the fraction of time the input to the driver is high.
$\mathrm{F}=$ Operating Frequency of the driver in Hertz
$I_{H}=$ Power supply current drawn by a driver when both inputs are high and neither output is loaded.
$L_{L}=$ Power supply current drawn by a driver when both inputs are low and neither output is loaded.
$I_{D}=$ Output current from a driver in Amps.
$P_{D}=$ Total power dissipated in a driver in Watts.
$P_{L}=$ Power dissipated in the driver due to the driver's load in Watts.
$P_{Q}=$ Power dissipated in a quiescent driver in Watts.
$\mathrm{P}_{\mathrm{T}}=$ Power dissipated in a driver when the output changes states ("shoot-through current") in Watts. NOTE: The "shoot-through" current from a dual transition (once up, once down) for both drivers is stated in Figure 7 in ampere-nanoseconds. This figure must be multiplied by the number of repetitions per second (frequency) to find Watts.
$R_{O}=$ Output resistance of a driver in Ohms.
$\mathrm{V}^{+} \mathrm{S}=$ Power supply voltage to the IC in Volts.


Figure 6. Peak Output Current Test Circuit

## General Description

The MIC4467/8/9 family of 4-output CMOS buffer/drivers is an expansion from the earlier single- and dual-output drivers, to which they are functionally closely related. Because package pin count permitted it, each driver has been equipped with a 2 -input logic gate for added flexibility. Placing four highpower drivers in a single package also improves system reliability and reduces total system cost. In some applications, one of these drivers can replace not only two packages of single-input drivers, but some of the associated logic as well.

Although primarily intended for driving power MOSFETs, and similar highly capacitive loads, these drivers are equally well suited to driving any other load (capacitive, resistive, or inductive), which requires a high-efficiency, low-impedance driver capable of high peak currents, rail-to-rail voltage swings, and fast switching times. For example, heavily loaded clock lines, coaxial cables, and piezoelectric transducers can all be driven easily with MIC446X series drivers. The only limitation

## Features

- Built using reliable, low power CMOS processes
- Latchproof. Withstands 500mA Inductive Kickback
- 3 Input Logic Choices
- Symmetrical Rise and Fall Times ..........................25nS
- Short, Equal Delay Times ....................................... 75nS
- High Peak Output Current .......................................1.2A
- Wide Operating Range ................................... 4.5 to 18 V
- Inputs = Logic 1 for Any Input From 2.4V to $\mathrm{V}_{\mathrm{DD}}$
- $2 k V$ ESD Protection on All Pins


## Applications

- General-Purpose CMOS Logic Buffer
- Driving All 4 MOSFETs in an H-Bridge
- Direct Small-Motor Driver
- Relay or Peripheral Drivers
- Dual Differential Output Power Drivers
- CCD Driver
- Pin-Switching Network Driver


## Logic Diagrams


on loading is that total power dissipation in the IC must be kept within the power dissipation limits of the package．
The MIC446X series drivers are built using a very reliable new process．They will not latch under any conditions within their power and voltage ratings．They are not subject to
damage when up to 5 V of noise spiking（either polarity） occurs on the ground line．They can accept up to half an amp of inductive kickback current（either polarity）into their outputs without damage or logic upset．In addition，all terminals are protected against ESD to at least 2 kV ．

## Ordering Information

| Part No． | Package | Temp．Range |
| :--- | :--- | :--- |
| MIC44＊＊ CN | 14－Pin Plastic DIP | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ |
| MIC44＊＊ CWM | 16 －Pin Wide SOIC | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ |
| MIC44＊＊BN | 14 －Pin Plastic DIP | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ |
| MIC44＊＊BWM | 16 －Pin Wide SOIC | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ |
| MIC44＊＊BJ | 14 －Pin CerDIP | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ |
| MIC44＊＊ $\mathrm{AJB} *$ | 14 －Pin CerDIP | $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ |
| MIC44＊＊ AL | 20 －Pin LCC | $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ |
| MIC44＊＊ CY | Die | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ |

＊AJB indicates units screened to MIL－STD 883，Method 5004， condition B，and burned－in for 1－week．
＊＊Two digits must be added in this position to define the device logic：

$$
67 \text { - NAND } 68 \text { - AND }
$$

69 －AND with one inverting input

## Pin Configurations



## Absolute Maximum Ratings (Notes 1 and 2)

| Supply Voltage | 22V |
| :---: | :---: |
| Input Voltage (GND | $(\mathrm{GND}-5 \mathrm{~V})$ to $\left(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\right)$ |
| Maximum Chip Temperature |  |
| Operating | $150^{\circ} \mathrm{C}$ |
| Storage | $-65^{\circ}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Load Temperature ( 10 sec , for soldering) | $300^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature |  |
| C Version | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ |
| B Version | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ |
| A Version | $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ |
| Power Dissipation |  |
| P Package (14-Pin Plastic DIP) | DIP) $\quad 1.5 \mathrm{~W}$ |
| WM Package (16-Pin Wide SOIC) | SOIC) 1W |
| J Package (14-Pin CerDIP) | ) 1.25 W |
| L Package (20-Pin LCC) | 1W |

Package Thermal Resistance

| P Package (14-Pin Plastic DIP) | $\begin{aligned} & \mathrm{R}_{\theta \mathrm{J}-\mathrm{A}} \\ & \mathrm{R}_{\theta \mathrm{J}-\mathrm{C}} \end{aligned}$ | $\begin{aligned} & 20 \mathrm{~mW} /{ }^{\circ} \mathrm{C} \\ & 12 \mathrm{~mW} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| :---: | :---: | :---: |
| WM Package (16-Pin Wide SOIC) | $\mathrm{R}_{\theta \mathrm{J}-\mathrm{A}}$ | $31 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
|  | $\mathrm{R}_{\theta \mathrm{O}-\mathrm{C}}$ | $8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| J Package (14-Pin CerDIP) | $\mathrm{R}_{\theta \mathrm{J}-\mathrm{A}}$ | $45 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
|  | $\mathrm{R}_{\theta \mathrm{OJ}-\mathrm{C}}$ | $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| L Package (20-Pin LCC) | $\mathrm{R}_{\text {OJ-A }}$ | $40 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
|  | $\mathrm{R}_{\theta \mathrm{J}-\mathrm{C}}$ | $8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

Electrical Characteristics: Measured at $T_{A}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | $L_{\text {LOAD }}=10 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}^{-0.15}}$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Output Voltage | $\mathrm{L}_{\text {LOAD }}=10 \mathrm{~mA}$ |  |  | 0.15 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\text {DD }}=18 \mathrm{~V}$ |  | 10 | 15 | $\Omega$ |
| $\mathrm{I}_{\text {PK }}$ | Peak Output Current |  |  | 1.2 |  | A |
| 1 | Latch-Up Protection Withstand Reverse Current |  | >500 |  |  | mA |


| SWITCHING TIME |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{R}$ | Rise Time | Test Figure 1 |  |  | 25 | nS |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Test Figure 1 |  |  | 25 | nS |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Test Figure 1 |  |  | 75 | nS |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  |  | 75 | nS |
| POWER SUPPLY |      <br> $I_{S}$ Power Supply Current <br> Supply   4 |  |  |  |  |  |

## Electrical Characteristics:

Measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| VIL | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | $\mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}$ | $V_{D D^{-0.3}}$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Output Voltage | $\mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}$ |  |  | 0.3 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 20 | 30 | $\Omega$ |
| ${ }^{\text {PrK }}$ | Peak Output Current |  |  | 1.2 |  | A |
| 1 | Latch-Up Protection Withstand Reverse Current |  | 500 |  |  | mA |

## SWITCHING TIME

| $t_{R}$ | Rise Time | Test Figure 1 |  |  | 50 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{F}$ | Fall Time | Test Figure 1 |  |  | 50 | nS |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Test Figure 1 |  |  | 100 | nS |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  |  | 100 | nS |

POWER SUPPLY

| Is | Power Supply Current <br> Supply |  |  | 8 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- |

NOTE 1: Functional operation above the absolute maximum stress ratings is not implied.
NOTE 2: Static sensitive device (above 2 kV ). Store only in conductive containers. Handling personnel and equipment should be grounded to prevent static damage.

## Test Figure 1



## Package Power Dissipation



INVERTING INPUT


NON-INVERTING INPUT


Quad Driver Drives H Bridge to Control Motor Speed and Direction

## MIC5010

## General Description

The MIC5010 is the full-featured member of the Micrel MIC501X predriver family. These ICs are designed to drive the gate of an N -channel power MOSFET above the supply rail in high-side power switch applications. The MIC5010 is compatible with standard or current-sensing power FETs in both high- and low-side driver topologies.
The MIC5010 charges a 1 nF load in $60 \mu \mathrm{~S}$ typical and protects the MOSFET from over-current conditions. Faster switching is achieved by adding two 1 nF charge pump capacitors. The current sense trip point is fully programmable and a dynamic threshold allows high in-rush current loads to be started. A fault pin indicates when the MIC5010 has turned off the FET due to excessive current. Other members of the Micrel predriver family include the MIC5011 minimum parts count 8 pin predriver, MIC5012 dual predriver, and MIC5013 protected 8 pin predriver.

## Features

- 7 V to 32 V operation
- Less than $1 \mu \mathrm{~A}$ standby current in the "off" state
- Internal charge pump to drive the gate of an N -channel power FET above supply
- MIL-STD-883 Method 5004/5005 version available
- Available in small outline SOIC packages
- Internal zener clamp for gate protection
- $25 \mu \mathrm{~S}$ typical turn-on time to $50 \%$ gate overdrive
- Programmable over-current sensing
- Dynamic current threshold for high in-rush loads
- Fault output pin indicates current faults
- Implements high- or low-side switches


## Applications

- Lamp drivers
- Relay and solenoid drivers
- Heater switching
- Power bus switching
- Motion control
- Half or full H -bridge drivers


## Typical Application



## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :--- |
| MIC5010BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -pin Plastic DIP |
| MIC5010BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -pin Ceramic DIP |
| MIC5010BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -pin SOIC |
| MIC5010AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 -pin Ceramic DIP |
| MIC5010AJB ${ }^{*}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 -pin Ceramic DIP |
| MIC5010B | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Die |

* AJB indicates units screened to MIL-STD 883, Method 5004, condition B , and burned-in for 1 -week.

$$
\begin{aligned}
& R_{S}=\frac{S R\left(V_{T R I P}+100 \mathrm{mV}\right)}{R I_{L}-\left(V_{T R I P}+100 \mathrm{mV}\right)} \\
& R 1=\frac{V^{+} S R R_{S}}{100 \mathrm{mV}\left(S R+R_{S}\right)} \\
& R_{T H}=\frac{2200}{V_{\text {TRIP }}}-1000
\end{aligned}
$$

For this example:
$I_{L}=30 \mathrm{~A}$ (trip current)
$V_{\text {TRIP }}=100 \mathrm{mV}$

Figure 1. High-Side Driver with Current-Sensing MOSFET

Absolute Maximum Ratings (Note 1, 2)
Inhibit Voltage, Pin 1
Input Voltage, Pin 3
Threshold Voltage, Pin 4
Sense Voltage, Pin 5
Source Voltage, Pin 6
Current into Pin 6
Gate Voltage, Pin 8
Supply Voltage ( $\mathrm{V}^{+}$), Pin 13
Fault Output Current, Pin 14
Junction Temperature
-1 V to $\mathrm{V}+$
-10 V to $\mathrm{V}+$
-0.5 to +5 V
-10 V to $\mathrm{V}+$
-10 V to $\mathrm{V}+$
50 mA
-1 V to 50 V
-0.5 V to 36 V
-1 mA to +1 mA
$150^{\circ} \mathrm{C}$

Operating Ratings (Notes 1, 2)
Power Dissipation
$\theta_{J A}$ (Plastic DIP)
$\theta_{\text {JA }}$ (Ceramic DIP)
$\theta_{\text {JA }}$ (SOIC)
Ambient Temperature: $B$ version
Ambient Temperature: A version
Storage Temperature
Lead Temperature
(Soldering, 10 seconds)
Supply Voltage ( $\mathrm{V}^{+}$), Pin 13
1.56W $80^{\circ} \mathrm{C} / \mathrm{W}$ $105^{\circ} \mathrm{C} / \mathrm{W}$ $115^{\circ} \mathrm{C} / \mathrm{W}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $260^{\circ} \mathrm{C}$

7 V to 32 V high side 7 V to 15 V low side

Pin Description (Refer to Figures 1 and 2)

| Pin Number | Pin Name | Pin Function |
| :---: | :--- | :--- |
| 1 | Inhibit | Inhibits current sense function when connected to supply. Normally <br> grounded. |
| 3 | Input | Resets current sense latch and turns on power MOSFET when taken above <br> threshold (3.5V typical). Pin 3 requires $<1 \mu \mathrm{~A}$ to switch. |
| 4 | Threshold | Sets current sense trip voltage according to: |
|  |  | $\mathrm{V}_{\text {TRIP }}=\frac{2200}{\mathrm{R}_{\text {TH }}+1000}$ |

where $R_{T H}$ to ground is 3.3 k to $20 \mathrm{k} \Omega$. Adding capacitor $\mathrm{C}_{T H}$ increases the trip voltage at turn-on to 2 V . Use $\mathrm{C}_{\mathrm{TH}}=10 \mu \mathrm{~F}$ for a 10 mS turn-on time constant.
The sense pin causes the current sense to trip when $\mathrm{V}_{\text {SENSE }}$ is $\mathrm{V}_{\text {TRIP }}$ above $V_{\text {SOURCE }}$. Pin 5 is used in conjunction with a current shunt in the source of a 3 lead FET or a resistor $R_{S}$ in the sense lead of a current sensing FET.
Reference for the current sense voltage on pin 5 and return for the gate clamp zener. Connect to the load side of current shunt or kelvin lead of current sensing FET. Pins 5 and 6 can safely swing to -10 V when turning off inductive loads.

| 7 | Ground | off inductive loads. |
| :---: | :---: | :---: |
| 8 | Gate | Drives and clamps the gate of the power FET. Pin 8 will be clamped to <br> approximately -0.7 V by an internal diode when turning off inductive loads. |
| $9,10,11$ | $\mathrm{C} 2, \mathrm{Com}, \mathrm{C} 1$ | Optional 1nF capacitors reduce gate turn-on time; C2 has dominant effect. |

## Pin Configuration



Electrical Characteristics (Note 3) Test circuit. $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}_{1}=0 \mathrm{~V}, \mathrm{I}_{4}=\mathrm{I}_{5}=\mathrm{I}_{14}=0$, all switches open, unless otherwise specified.

| Parameter | Conditions |  |  | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current, $\mathrm{I}_{13}$ | $\mathrm{V}^{+}=32 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$, S4 closed |  |  | 0.1 | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {S }}=32 \mathrm{~V}, \mathrm{I}_{4}=200 \mu \mathrm{~A}$ |  |  | 8 | 20 | mA |
| Logic Input Voltage, $\mathrm{V}_{\mathrm{IN}}$ | $\mathrm{V}^{+}=4.75 \mathrm{~V}$ | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ low |  |  |  | 2 | V |
|  |  | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ high |  | 4.5 |  |  | V |
|  | $\mathrm{V}^{+}=15 \mathrm{~V}$ | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ high |  | 5.0 |  |  | V |
| Logic Input Current, $\mathrm{I}_{3}$ | $\mathrm{V}+=32 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | -1 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=32 \mathrm{~V}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | Pin 3 |  |  |  | 5 |  | pF |
| Gate Drive, $\mathrm{V}_{\text {GATE }}$ | S1, S2 closed, $\mathrm{V}_{\mathrm{S}}=\mathrm{V}+, \mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ | $\mathrm{V}^{+}=7 \mathrm{~V}, \mathrm{I}_{8}=0$ |  | 13 | 15 |  | V |
|  |  | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{I}_{8}=100 \mu \mathrm{~A}$ |  | 24 | 27 |  | V |
| Zener Clamp, <br> $\mathrm{V}_{\text {GATE }}-\mathrm{V}_{\text {SOURCE }}$ | S 2 closed, $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ | $\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=15 \mathrm{~V}$ |  | 11 | 12.5 | 15 | V |
|  |  | $\mathrm{V}^{+}=32 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=32 \mathrm{~V} 11$ |  | 13 | 16 | V |  |
| Gate Turn-on Time, $\mathrm{t}_{\mathrm{ON}}$ (Note 4) | $\mathrm{V}_{\text {IN }}$ switched from 0 to 5 V ; measure time for $\mathrm{V}_{\text {GATE }}$ to reach 20 V |  |  |  | 25 | 50 | $\mu \mathrm{S}$ |
| Gate Turn-off Time, $\mathrm{t}_{\text {OFF }}$ | $\mathrm{V}_{\text {IN }}$ switched from 5 to 0 V ; measure time for $\mathrm{V}_{\text {GATE }}$ to reach 1 V |  |  |  | 4 | 10 | $\mu \mathrm{S}$ |
| Threshold Bias Voltage, $\mathrm{V}_{4}$ | $\mathrm{I}_{4}=200 \mu \mathrm{~A}$ |  |  | 1.7 | 2 | 2.2 | V |
| Current Sense Trip Voltage,$V_{\text {SENSE }}-V_{\text {SOURCE }}$ | $\mathrm{S} 2 \text { closed, } \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V} \text {, }$ Increase I5 | $\begin{aligned} & \mathrm{V}^{+}=7 \mathrm{~V} \\ & \mathrm{I}_{4}=100 \mu \mathrm{~A} \end{aligned}$ | S4 closed | 75 | 105 | 135 | mV |
|  |  |  | $\mathrm{V}_{\mathrm{S}}=4.9 \mathrm{~V}$ | 70 | 100 | 130 | mV |
|  |  | $\begin{aligned} & \mathrm{V}^{+}=15 \mathrm{~V} \\ & \mathrm{I}_{4}=200 \mu \mathrm{~A} \end{aligned}$ | S4 closed | 150 | 210 | 270 | mV |
|  |  |  | $\mathrm{V}_{\mathrm{S}}=11.8 \mathrm{~V}$ | 140 | 200 | 260 | mV |
|  |  | $\begin{aligned} & \mathrm{V}^{+}=32 \mathrm{~V} \\ & \mathrm{I}_{4}=500 \mu \mathrm{~A} \end{aligned}$ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 360 | 520 | 680 | mV |
|  |  |  | $\mathrm{V}_{\mathrm{S}}=25.5 \mathrm{~V}$ | 350 | 500 | 650 | mV |
| Peak Current Trip Voltage, <br> $\mathrm{V}_{\text {SENSE }}-V_{\text {SOURCE }}$ | $\begin{aligned} & \text { S3, S4 closed, } \\ & \mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V} \end{aligned}$ |  |  |  | 1.6 | 2.1 | V |
| Fault Output Voltage, $\mathrm{V}_{14}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{I}_{14}=-100 \mu \mathrm{~A}$ |  |  | 0.4 | 1 | V |  |
|  | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{I}_{14}=100 \mu \mathrm{~A}$, current sense tripped |  |  | 14 | 14.6 |  | V |
| Current Sense Inhibit, $\mathrm{V}_{1}$ | $\mathrm{V}_{1}$ above which current sense is disabled |  |  |  | 7.5 | 13 | V |
|  | Minimum possible $\mathrm{V}_{1}$ |  |  |  | 1 |  | V |

Note 1 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2 The MIC5010 is ESD sensitive.
Note 3 Minimum and maximum Electrical Characteristics are $100 \%$ tested at $T_{A}=25^{\circ} \mathrm{C}$ and $T_{A}=85^{\circ} \mathrm{C}$, and $100 \%$ guaranteed over the entire range. Typicals are characterized at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.
Note 4 Test conditions reflect worst case high-side driver performance. Low-side and bootstrapped topologies are significantly faster-see Applications Information.

## Test Circuit



## Typical Characteristics




Typical Characteristics (Continued)


High-side Turn-on Time*


Charge Pump Output Current


High-side Turn-on Time*


High-side Turn-on Time*


Charge Pump Output Current


* Time for gate to reach $\mathrm{V}^{+}+5 \mathrm{~V}$ in test circuit with $\mathrm{VS}=\mathrm{V}^{+}-5 \mathrm{~V}$ (prevents gate clamp from interfering with measurement).

Typical Characteristics (Continued)



Low-side Turn-on Time for Gate $=10 \mathrm{~V}$


Turn-on Time



Low-side Turn-on Time for Gate $=10 \mathrm{~V}$


## Applications Information

## Functional Description (Refer to Block Diagram)

The various MIC5010 functions are controlled via a logic block connected to the input pin 3 . When the input is low all functions are turned off for low standby current, and the gate of the power MOSFET is also held low through $500 \Omega$ to an N -channel switch. When the input is taken above the turnon threshold ( 3.5 V typical), the N -channel switch turns off and the charge pump is turned on to charge the gate of the power FET. A bandgap type voltage regulator is also turned on which biases the current sense circuitry.
The charge pump incorporates a 100 kHz oscillator and onchip pump capacitors capable of charging 1 nF to 5 V above supply in $60 \mu \mathrm{~S}$ typical. With the addition of 1 nF capacitors at C 1 and C 2 , the turn-on time is reduced to $25 \mu \mathrm{~S}$ typical. The charge pump is capable of pumping thegate up to over twice the supply voltage. For this reason a zener clamp ( 12.5 V typical) is provided between the gate pin 8 and the source pin 6 to prevent exceeding the $\mathrm{V}_{\mathrm{GS}}$ rating of the MOSFET at high supplies.
The current sense operates by comparing the sense voltage at pin 5 to an offset version of the source voltage at pin 6. Current 14 flowing in threshold pin 4 is mirrored and returned to the source via a $1 \mathrm{k} \Omega$ resistor to set the offset or trip voltage. When $\left(\mathrm{V}_{\text {SENSE }}-\mathrm{V}_{\text {SOURCE }}\right)$ exceeds $\mathrm{V}_{\text {TRIP }}$, the current sense trips and sets the current sense latch to turn off the power FET. An integrating comparator is used to reduce sensitivity to spikes on pin 5 . The latch is reset to turn the FET back on by "recycling" the input pin 3 low and then high again.

A resistor $\mathrm{R}_{\text {TH }}$ from pin 4 to ground sets 14 , and hence $\mathrm{V}_{\text {TRIP }}$. An additional capacitor $\mathrm{C}_{\mathrm{TH}}$ from pin 4 to ground creates a higher trip voltage at turn-on, which is necessary to prevent high in-rush current loads such as lamps or capacitors from false-tripping the current sense.
When the current sense has tripped, the fault pin 14 will be high as long as the input pin 3 remains high. However, when the input is low the fault pin will also be low.

## Construction Hints

High current pulse circuits demand equipment and assembly techniques that are more stringent than normal, low current lab practices. The following are the sources of common pitfalls encountered while prototyping:Supplies: many bench power supplies have poor transient response. Circuits that are being pulse tested, or those that operate by pulse-width modulation will produce strange results when used with a supply that has poor ripple rejection, or a peaked transient response. Monitor the power supply voltage that appears at the drain of a high-side driver (or the supply side of the load in a low-side driver) with an oscilloscope. It is not uncommon to find bench power supplies in the 1 kW class that overshoot or undershoot by as much as $50 \%$ when pulse loaded. Not only will the load current and voltage measurements be affected, but it is possible to over-stress various components-especially electrolytic capacitors-with possibly catastrophic results. A $10 \mu \mathrm{~F}$ supply bypass capacitor at the chip is recommended.

## Block Diagram



## Applications Information (Continued)

Residual Resistances: Resistances in circuit connections may also cause confusing results. For example, a circuit may employ a $50 \mathrm{~m} \Omega$ power MOSFET for low drop, but careless construction techniques could easily add 50 to 100 $\mathrm{m} \Omega$ resistance. Do not use a socket for the MOSFET. If the MOSFET is a TO-220 type package, make high-current drain connections to the tab. Wiring losses have a profound effect on high-current circuits. A floating millivoltmeter can identify connections that are contributing excess drop under load.

## Circuit Topologies

The MIC5010 is suited for use in high- or low-side driver applications with over-current protection for both currentsensing and standard MOSFETs. In addition, the MIC5010 works well in applications where, for faster switching times, the supply is bootstrapped from the MOSFET source output. Low voltage, high-side drivers (such as shown in the Test Circuit) are the slowest; their speed is reflected in the gate turn-on time specifications. The fastest drivers are the low-side and bootstrapped high-side types. Load current switching times are often much faster than the time to full gate enhancement, depending on the circuit type, the MOSFET, and the load. Turn-off times are essentially the same for all circuits (less than $10 \mu \mathrm{~S}$ to $\mathrm{V}_{\mathrm{GS}}=1 \mathrm{~V}$ ). The choice of one topology over another is based on a combination of considerations including speed, voltage, and desired system characteristics. Each topology is described in this section. Note that $\mathrm{I}_{\mathrm{L}}$, as used in the design equations, is the load current that just trips the over-current comparator.
Low-Side Driver with Current Shunt (Figure2). The overcurrent comparator monitors $R_{S}$ and trips if $I_{L} \times R_{S}$ exceeds $\mathrm{V}_{\text {TRIP }} . \mathrm{R}_{\mathrm{TH}}$ is selected to produce the desired trip voltage.

As a guideline, keep $V_{\text {TRIP }}$ within the limits of 100 mV and $500 \mathrm{mV}\left(\mathrm{R}_{\mathrm{TH}}=3.3 \mathrm{k} \Omega\right.$ to $\left.20 \mathrm{k} \Omega\right)$. Thresholds at the high end offer the best noise immunity, but also compromise switch drop (especially in low voltage applications) and power dissipation.
The trip current is set higher than the maximum expected load current--typically twice that value. Trip point accuracy is a function of resistor tolerances, comparator offset (only a few millivolts), and threshold bias voltage $\left(\mathrm{V}_{4}\right)$. The values shown in Figure 2 are designed for a trip current of 20 amperes. It is important to ground pin 6 at the current shunt $R_{S}$, to eliminate the effects of ground resistance.
A key advantage of the low-side topology is that the load supply is limited only by the MOSFET BV DSS rating. Clamping may be required to protect the MOSFET drain terminal from inductive switching transients. The MIC5010 supply should be limited to 15 V in low-side topologies; otherwise, a large current will be forced through the gate clamp zener. Low-side drivers constructed with the MIC501X family are also fast; the MOSFET gate is driven to near supply immediately when commanded ON. Typical circuits achieve 10 V enhancement in $10 \mu \mathrm{~S}$ or less on a 12 to 15 V supply.
High-Side Driver with Current Shunt (Figure 3). The comparator input pins (source and sense) float with the current sensing resistor ( $\mathrm{R}_{\mathrm{S}}$ ) on top of the load. R1 and R2 add a small, additional potential to $V_{\text {TRIP }}$ to prevent falsetriggering of the over-current shutdown circuit with open or inductive loads. R1 is sized for a current flow of 1 mA , while R2 contributes a drop of 100 mV . The shunt voltage should be 200 to 500 mV at the trip point. The example of Figure 3 gives a 10A trip current when the output is near supply. The trip point is somewhat reduced when the output is at ground as the voltage drop across R1 (and therefore R2) is zero.


Figure 2. Low-Side Driver with
Current Shunt

## Applications Information (Continued)



Figure 3. High-Side Driver with Current Shunt

High-side drivers implemented with MIC501X predrivers are self-protected against inductive switching transients. During turn-off an inductive load will force the MOSFET source 5 V or more below ground, while the predriver holds the gate at ground potential. The MOSFET is forced into conduction, and it dissipates the energy stored in the load inductance. The MIC5010 source and sense pins (5 and 6) are designed to withstand this negative excursion without damage. External clamp diodes are unnecessary, but may be added to reduce power dissipation in the MOSFET.
Current Shunts $\left(R_{\mathrm{S}}\right)$. Low-valued resistors are necessary for use at $R_{S}$. Values for $R_{S}$ range from 5 to $50 \mathrm{~m} \Omega$, at 2 to 10 W . Worthy of special mention are Kelvin-sensed, "fourterminal" units supplied by a number of manufacturers ${ }^{\dagger}$. Kelvin-sensed resistors eliminate errors that are caused by lead and terminal resistances, and simplify product assembly. $10 \%$ tolerance is normally adequate, and with shunt potentials of 200 mV thermocouple effects are insignificant. Temperature coefficient is important; a linear, $500 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ change will contribute as much as $10 \%$ shift in the overcurrent trip point. Most power resistors designed for current shunt service drift less than $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
Low-Side Driver with Current Sensing MOSFET (Figure 4). Several manufacturers now supply power MOSFETs in which a small sampling of the total load current is diverted to a "sense" pin. One additional pin, called "Kelvin source," is included to eliminate the effects of resistance in the source bond wires. Current-sensing MOSFETs are specified with a sensing ratio " $S$ " which describes the relationship
between the on-resistance of the sense connection and the body resistance "R" of the main source pin. Current sensing MOSFETs eliminate the current shunt required by standard MOSFETs.
The design equations for a low-side driver using a current sensing MOSFET are shown in Figure 4. " S " is specified on the MOSFET's datasheet, and " $R$ " must be measured or estimated. $V_{\text {TRIP }}$ must be less than $R \times I_{L}$, or else $R_{S}$ will become negative. Substituting a MOSFET with higher onresistance, or reducing $\mathrm{V}_{\text {TRIP }}$ fixes this problem. $\mathrm{V}_{\text {TRIP }}=$ 100 to 200 mV is suggested. Although the load supply is limited only by MOSFET ratings, the MIC5010 supply should be limited to 15 V to prevent damage to the gate clamp zener. Output clamping is necessary for inductive loads.
"R" is the body resistance of the MOSFET, excluding bond resistances. $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ as specified on MOSFET data sheets includes bond resistances. A Kelvin-connected ohmmeter (using TAB and SOURCE for forcing, and SENSE and KELVIN for sensing) is the best method of evaluating "R." Alternatively, "R" can be estimated for large MOSFETs $\left(R_{D S(O N)} \leq 100 \mathrm{~m} \Omega\right)$ by simply halving the stated $R_{D S(O N)}$, or by subtracting 20 to $50 \mathrm{~m} \Omega$ from the stated $R_{D S(O N)}$ for smaller MOSFETs.
High-Side Driver with Current Sensing MOSFET (Figure 1). The design starts by determining the value of " $S$ " and " $R$ " for the MOSFET (use the guidelines described for the lowside version). Let $\mathrm{V}_{\text {TRIP }}=100 \mathrm{mV}$, and calculate RS for a

[^1]Dale Electronics, Inc., 2064 12th Ave., Columbus, NE 68601. Tel: (402) 564-3131
International Resistive Co., P.O. Box 1860, Boone, NC 28607-1860. Tel: (704) 264-8861
Kelvin, 14724 Ventura Blvd., Ste. 1003, Sherman Oaks, CA 91403-3501. Tel: (818) 990-1192
RCD Components, Inc., 520 E. Industrial Pk. Dr., Manchester, NH 03103. Tel: (603) 669-0054
Ultronix, Inc., P.O. Box 1090, Grand Junction, CO 81502. Tel: (303) 242-0810

## Applications Information (Continued)


$R_{S}=\frac{S R V_{\text {TRIP }}}{R I_{L}-V_{\text {TRIP }}}$
$R_{\text {TH }}=\frac{2200}{V_{\text {TRIP }}}-1000$

For this example:
$I_{L}=20 \mathrm{~A}$ (trip current)
$V_{\text {TRIP }}=100 \mathrm{mV}$

Figure 4. Low-Side Driver with Current-Sensing MOSFET
desired trip current. Next calculate $\mathrm{R}_{\mathrm{TH}}$ and R1. The trip point is somewhat reduced when the output is at ground as the voltage drop across R1 is zero. No clamping is required for inductive loads.

## Typical Applications

Start-up into a Dead Short. If the MIC5010 attempts to turn on a MOSFET when the load is shorted, a very high current flows. The over-current shutdown will protect the MOSFET, but only after a time delay of 5 to $10 \mu \mathrm{~S}$. The MOSFET must be capable of handling the overload; consult the device's SOA curve. If a short circuit cause the MOSFET to exceed its $10 \mu$ S SOA, a small inductance in series with the source can help limit di/dt to control the peak current during the 5 to $10 \mu \mathrm{~S}$ delay.
When testing short-circuit behavior, use a current probe rated for both the peak current and the high di/dt.
The over-current shutdown delay varies with comparator overdrive, owing to noise filtering in the comparator. A delay of up to $100 \mu \mathrm{~S}$ can be observed at the threshold of shutdown. A $20 \%$ overdrive reduces the delay to near minimum.
Incandescent Lamps. The cold filament of an incandescent lamp exhibits less than one-tenth as much resistance as when the filament is hot. The initial turn-on current of a \#6014 lamp is about 70A, tapering to 4.4A after a few hundred milliseconds. It is unwise to set the over-current trip point to 70A to accommodate such a load. A "resistive" short that draws less than 70A could destroy the MOSFET by allowing sustained, excessive dissipation. If the over-current trip point is set to less than 70A, the MIC5010 will not start a cold filament. The solution is to start the lamp with a high trip point, but reduce this to a reasonable value after the lamp is hot.
The MIC5010 over-current shutdown circuit is designed to handle this situation by varying the trip point with time (see Figure 5). $\mathrm{R}_{\mathrm{TH} 1}$ functions in the conventional manner,
providing a current limit of approximately twice that required by the lamp. $\mathrm{R}_{\mathrm{TH} 2}$ acts to increase the current limit at turnon to approximately 10 times the steady-state lamp current. The high initial trip point decays away according to a 20 mS time constant contributed by $\mathrm{C}_{\mathrm{TH}} \cdot \mathrm{R}_{\mathrm{TH} 2}$ could be eliminated with $\mathrm{C}_{\mathrm{TH}}$ working against the internal $1 \mathrm{k} \Omega$ resistor, but this results in a very high over-current threshold. As a rule of thumb design the over-current circuitry in the conventional manner, then add the $\mathrm{R}_{\mathrm{TH} 2} / \mathrm{C}_{\mathrm{TH}}$ network to allow for lamp start-up. Let $R_{T H 2}=\left(R_{T H 1} \div 10\right)-1 \mathrm{k} \Omega$, and choose a capacitor that provides the desired time constant working against $R_{T H 2}$ and the internal $1 \mathrm{k} \Omega$ resistor.
When the MIC5010 is turned off, the threshold pin (4) appears as an open circuit, and $\mathrm{C}_{\mathrm{TH}}$ is discharged through


Figure 5. Time-Variable Trip Threshold

## Applications Information (Continued)

$R_{T H 1}$ and $R_{T H 2}$. This is much slower than the turn-on time constant, and it simulates the thermal response of the filament. If the lamp is pulse-width modulated, the current limit will be reduced by the residual charge left in $\mathrm{C}_{\mathrm{TH}}$.
Modifying Switching Times. Do not add external capacitors to the gate to slow down the switching time. Add a resistor ( $1 \mathrm{k} \Omega$ to $51 \mathrm{k} \Omega$ ) in series with the gate of the MOSFET to achieve this result.
External capacitors can be added at C 1 and C 2 for faster switching times (see Block Diagram). Values of 100pF to 1 nF produce useful speed increases. If component count is critical, C2 (pins 9 to 10) can be used alone with only a small loss of speed compared to using both capacitors.
Bootstrapped High-Side Driver (Figure 6). The speed of a high-side driver can be increased to better than $10 \mu$ S by bootstrapping the supply off of the MOSFET source. This topology can be used where the load is pulse-width modulated $(100 \mathrm{~Hz}$ to 20 kHz$)$, or where it is energized for only a short period of time ( $\leq 25 \mathrm{mS}$ ). If the load is left energized for a long period of time ( $>25 \mathrm{mS}$ ), the bootstrap capacitor will discharge and the MIC5010 supply pin will fall to $\mathrm{V}^{+}=\mathrm{V}_{\mathrm{DD}}$ -1.4. Under this condition pins 5 and 6 will be held above $\mathrm{V}^{+}$and may false trigger the over-current circuit. A larger capacitor will lengthen the maximum "on" time; $1000 \mu \mathrm{~F}$ will hold the circuit up for 2.5 seconds, but requires more charge time when the circuit is turned off. The optional Schottky barrier diode improves turn-on time on supplies of less than 10V.
Since the supply current in the "off" state is only a small leakage, the 100 nF bypass capacitor tends to remain
charged for several seconds after the MIC5010 is turned off. In a PWM application the chip supply is actually much higher than the system supply, which improves switching time.


Figure 6. Bootstrapped High-Side Driver

Electronic Circuit Breaker (Figure 7). The MIC5010 forms the basis of a high-performance, fast-acting circuit breaker. By adding feedback from FAULT to INPUT the breaker can be made to automatically reset. If an over-current condition


Figure 7. 10-Ampere Electronic Circuit Breaker

## Applications Information (Continued)



Figure 8. Improved
Opto-Isolator Performance
occurs, the circuit breaker shuts off. The breaker tests the load every 18 mS until the short is removed, at which time the circuit latches ON. No reset button is necessary.
Opto-Isolated Interface (Figure 8). Although the MIC5010 has no special input slew rate requirement, the lethargic transitions provided by an opto-isolator may cause oscillations on the rise and fall of the output. The circuit shown accelerates the input transitions from a 4N35 opto-isolator by adding hysteresis. Opto-isolators are used where the control circuitry cannot share a common ground with the MIC5010 and high-current power supply, or where the control circuitry is located remotely. This implementation is intrinsically safe; if the control line is severed the MIC5010 will turn OFF.
Fault-Protected Industrial Switch (Figure 9). The most common manual control for industrial loads is a push button on/off switch. The "on" button is physically arranged in a recess so that in a panic situation the "off" button, which
extends out from the control box, is more easily pressed. This circuit is compatible with control boxes such as the CR2943 series (GE). The circuit is configured so that if both switches close simultaneously, the "off" button has precedence. If there is a fault condition the circuit will latch off, and it can be reset by pushing the "on" button.
This application also illustrates how two (or more) MOSFETs can be paralleled. This reduces the switch drop, and distributes the switch dissipation into multiple packages.
High-Voltage Bootstrap (Figure 10). Althoughthe MIC5010 is limited to operation on 7 to 32 V supplies, a floating bootstrap arrangement can be used to build a high-side switch that operates on much higher voltages. The MIC5010 and MOSFET are configured as a low-side driver, but the load is connected in series with ground. The high speed normally associated with low-side drivers is retained in this circuit.
Power for the MIC5010 is supplied by a charge pump. A 20 kHz square wave ( $15 \mathrm{Vp}-\mathrm{p}$ ) drives the pump capacitor and delivers current to a $100 \mu \mathrm{~F}$ storage capacitor. A zener diode limits the supply to 18 V . When the MIC5010 is off, power is supplied by a diode connected to a 15 V supply. The circuit of Figure 8 is put to good use as a barrier between low voltage control circuitry and the 90 V motor supply.
Half-Bridge Motor Driver (Figure 11). Closed loop control of motor speed requires a half-bridge driver. This topology presents an extra challenge since the two output devices should not cross conduct (shoot-through) when switching. Cross conduction increases output device power dissipation and, in the case of the MIC5010, could trip the overcurrent comparator. Speed is also important, since PWM control requires the outputs to switch in the 2 to 20 kHz range.
The circuit of Figure 11 utilizes fast configurations for both the top- and bottom-side drivers. Delay networks at each input provide a 2 to $3 \mu \mathrm{~S}$ dead time effectively eliminating


## Applications Information (Continued)


cross conduction. Both the top- and bottom-side drivers are protected, so the output can be shorted to either rail without damage.
The top-side driver is based on the bootstrapped circuit of Figure 6, and cannot be switched on indefinitely. The bootstrap capacitor $(1 \mu \mathrm{~F})$ relies on being pulled to ground by the bottom-side output to recharge. This limits the maximum duty cycle to slightly less than $100 \%$.
Two of these circuits can be connected together to form an H -bridge. If the H -bridge is used for locked antiphase control, no special considerations are necessary. In the case of sign/magnitude control, the "sign" leg of the Hbridge should be held low (PWM input held low) while the other leg is driven by the magnitude signal.
If current feedback is required for torque control, it is available in chopped form at the bottom-side driver's $22 \mathrm{~m} \Omega$ current-sensing resistor.
Time-Delay Relay (Figure 12). The MIC5010 forms the basis of a simple time-delay relay. As shown, the delay commences when power is applied, but the $100 \mathrm{k} \Omega / 1 \mathrm{~N} 4148$
could be independently driven from an external source such as a switch or another high-side driver to give a delay relative to some other event in the system.
Hysteresis has been added to guarantee clean switching at turn-on. Note that an over-current condition latches the relay in a safe, OFF condition. Operation is restored by either cycling power or by momentarily shorting pin 3 to ground.
Motor Driver with Stall Shutdown (Figure 13). Tachometer feedback can be used to shut down a motor driver circuit when a stall condition occurs. The control switch is a 3-way type; the "START" position is momentary and forces the driver ON. When released, the switch returns to the "RUN" position, and the tachometer's output is used to hold the MIC5010 input ON. If the motor slows down, the tach output is reduced, and the MIC5010 switches OFF. Resistor "R" sets the shutdown threshold. If the output current exceeds 30A, the MIC5010 shuts down and remains in that condition until the momentary "RESET" button is pushed. Control is then returned to the START/RUN/STOP switch.

Applications Information (Continued)


Figure 11. Half-Bridge Motor Driver

Applications Information (Continued)


Figure 12. Time-Delay Relay with 30A Over-Current Protection


Figure 13. Motor Stall Shutdown

## Applications Information (Continued)

## Gate Control Circuit

When applying the MIC5010, it is helpful to understand the operation of the gate control circuitry (see Figure 14). The gate circuitry can be divided into two sections: 1) charge pump (oscillator, Q1-Q5, and the capacitors) and 2) gate turn-off switch (Q6).
When the MIC5010 is in the OFF state, the oscillator is turned off, thereby disabling the charge pump. Q5 is also turned off, and Q6 is turned on. Q6 holds the gate pin (G) at ground potential which effectively turns the external MOSFET off.

Q6 is turned off when the MIC5010 is commanded on. Q5 pulls the gate up to supply (through 2 diodes). Next, the charge pump begins supplying current to the gate. The gate accepts charge until the gate-source voltage reaches 12.5 V and is clamped by the zener diode.
A 2-output, three-phase clock switches Q1-Q4, providing a quasi-tripling action. During the initial phase Q4 and Q2 are ON. C 1 is discharged, and C 2 is charged to supply through

Q5. For the second phase Q4 turns off and Q3 turns on, pushing pin C2 above supply (charge is dumped into the gate). Q3 also charges C1. On the third phase Q2 turns off and Q1 turns on, pushing the common point of the two capacitors above supply. Some of the charge in C1 makes its way to the gate. The sequence is repeated by turning Q2 and Q4 back on, and Q1 and Q3 off.
In a low-side application operating on a 12 to 15 V supply, the MOSFET is fully enhanced by the action of Q5 alone. On supplies of more than approximately 14 V , current flows directly from Q5 through the zener diode to ground. To prevent excessive current flow, the MIC5010 supply should be limited to 15 V in low-side applications.
The action of Q5 makes the MIC5010 operate quickly in low-side applications. In high-side applications Q5 precharges the MOSFET gate to supply, leaving the charge pump to carry the gate up to full enhancement 10 V above supply. Bootstrapped high-side drivers are as fast as lowside drivers since the chip supply is boosted well above the drain at turn-on.


Figure 14. Gate Control Circuit Detail

## Minimum Parts Count MOSFET Predriver

## General Description

The MIC5011 is the "minimum parts count" member of the Micrel MIC501X predriver family. These ICs are designed to drive the gate of an N -channel power MOSFET above the supply rail in high-side power switch applications. The 8-pin MIC5011 is extremely easy to use, requiring only a power FET and nominal supply decoupling to implement either a high- or low-side switch.
The MIC5011 charges a 1 nF load in $60 \mu$ S typical with no external components. Faster switching is achieved by adding two 1 nF charge pump capacitors. Operation down to 4.75 V allows the MIC5011 to drive standard MOSFETs in 5 V low-side applications by boosting the gate voltage above the logic supply. In addition, multiple paralleled MOSFETs can be driven by a single MIC5011 for ultra-high current applications.
Other members of the Micrel predriver family include the MIC5010 full-featured predriver, MIC5012 dual predriver, and MIC5013 protected 8-pin predriver.

## Features

- 4.75 V to 32 V operation
- Less than $1 \mu \mathrm{~A}$ standby current in the "off" state
- Internal charge pump to drive the gate of an N -channel power FET above supply
- MIL-STD-883 Method 5004/5005 version available
- Available in small outline SOIC packages
- Internal zener clamp for gate protection
- Minimum external parts count
- Can be used to boost drive to low-side power FETs operating on logic supplies
- $25 \mu$ S typical turn-on time with optional external capacitors
- Implements high- or low-side drivers


## Applications

- Lamp drivers
- Relay and solenoid drivers
- Heater switching
- Power bus switching


## Typical Applications



Figure 1. High Side Driver


Figure 2. Low Side Driver

## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :--- |
| MIC5011BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin Plastic DIP |
| MIC5011BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin Ceramic DIP |
| MIC5011BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin SOIC |
| MIC5011AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin Ceramic DIP |
| MIC5011AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin Ceramic DIP |

* AJB indicates units screened to MIL-STD 883, Method 5004, condition B, and burned-in for 1-week.

Note: The MIC5011 is ESD sensitive.

Protected under one or more of the following Micrel patents: patent \#4,951,101; patent \#4,914,546

## Absolute Maximum Ratings (Note 1, 2)

Supply Voltage ( $\mathrm{V}^{+}$), Pin 1 Input Voltage, Pin 2
Source Voltage, Pin 3
Current into Pin 3
Gate Voltage, Pin 5
Junction Temperature
-0.5 V to 36 V
-10 V to $\mathrm{V}^{+}$
-10 V to $\mathrm{V}^{+}$ 50 mA
-1 V to 50 V
$150^{\circ} \mathrm{C}$

Operating Ratings (Notes 1,2)

| Power Dissipation | 1.25 W |
| :--- | ---: |
| $\theta_{\text {JA }}$ (Plastic DIP) | $100^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{JA}}$ (Ceramic DIP) | $125^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{JA}}$ (SOIC) | $170^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ambient Temperature: B version | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Ambient Temperature: A version | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature | $260^{\circ} \mathrm{C}$ |
| (Soldering, 10 seconds) |  |
| Supply Voltage $\left(\mathrm{V}^{+}\right)$, Pin 1 | 7 V to 32 V high side |
|  | 4.75 V to 15 V low side |

Pin Description (Refer to Typical Applications)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | $\mathrm{~V}^{+}$ | Supply pin; must be decoupled to isolate from large transients caused by <br> the power FET drain. $10 \mu \mathrm{~F}$ is recommended close to pins 1 and 4. |
| 2 | Input | Turns on power MOSFET when taken above threshold (3.5V typical). Pin 2 <br> requires $<1 \mu \mathrm{~A}$ to switch. |
| 3 | Source | Connects to source lead of power FET and is the return for the gate clamp <br> zener. Pin 3 can safely swing to -10 V when turning off inductive loads. |
| 4 | Ground |  |
| 5 | Gate | Drives and clamps the gate of the power FET. Pin 5 will be clamped to <br> approximately -0.7 V by an internal diode when turning off inductive loads. |
| $6,7,8$ | $\mathrm{C}, \mathrm{Com}, \mathrm{C} 1$ | Optional 1nF capacitors reduce gate turn-on time; C2 has dominant effect. |

## Pin Configuration



Electrical Characteristics (Note 3) Test circuit. $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}^{+}=15 \mathrm{~V}$, all switches open, unless
otherwise specified.

| Parameter | Conditions |  | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current, $\mathrm{I}_{1}$ | $\mathrm{V}^{+}=32 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~S} 2$ closed |  | 0.1 | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=\mathrm{V}^{+}=32 \mathrm{~V}$ |  | 8 | 20 | mA |
|  | $\mathrm{V}^{+}=5 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~S} 2$ closed |  | 1.6 | 4 | mA |
| Logic Input Voltage | $\mathrm{V}^{+}=4.75 \mathrm{~V}$ | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ low |  |  | 2 | V |
|  |  | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ high | 4.5 |  |  | V |
|  | $\mathrm{V}^{+}=15 \mathrm{~V}$ | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ high | 5.0 |  |  | V |
| Logic Input Current, $\mathrm{I}_{2}$ | $\mathrm{V}^{+}=32 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -1 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=32 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | Pin 2 |  |  | 5 |  | pF |
| Gate Drive, $\mathrm{V}_{\mathrm{GATE}}$ | S1, S2 closed,$\mathrm{V}_{\mathrm{S}}=\mathrm{V}+, \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | $\mathrm{V}^{+}=4.75 \mathrm{~V}, \mathrm{I}_{5}=0, \mathrm{~V}_{1 \mathrm{I}}=4.5 \mathrm{~V}$ | 7 | 10 |  | V |
|  |  | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{I}_{5}=100 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{~N}}=5 \mathrm{~V}$ | 24 | 27 |  | V |
| Zener Clamp, | S2 closed, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=15 \mathrm{~V}$ | 11 | 12.5 | 15 | V |
| $V_{\text {GATE }}-V_{\text {SOURCE }}$ |  | $\mathrm{V}^{+}=32 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=32 \mathrm{~V}$ | 11 | 13 | 16 | V |
| Gate Turn-on Time, $\mathrm{t}_{\mathrm{ON}}$ (Note 4) | $\mathrm{V}_{\text {IN }}$ switched from 0 to 5 V ; measure time for $V_{\text {GATE }}$ to reach 20 V |  |  | 25 | 50 | $\mu \mathrm{S}$ |
| Gate Turn-off Time, ${ }_{\text {OFF }}$ | $\mathrm{V}_{\text {IN }}$ switched from 5 to 0 V ; measure time for $V_{\text {GATE }}$ to reach 1 V |  |  | 4 | 10 | $\mu \mathrm{S}$ |

Note 1 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2 The MIC5010 is ESD sensitive.
Note 3 Minimum and maximum Electrical Characteristics are $100 \%$ tested at $T_{A}=25^{\circ} \mathrm{C}$ and $T_{A}=85^{\circ} \mathrm{C}$, and $100 \%$ guaranteed over the entire range. Typicals are characterized at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.
Note 4 Test conditions reflect worst case high-side driver performance. Low-side and bootstrapped topologies are significantly faster-see Applications Information. Maximum value of switching speed seen at $125^{\circ} \mathrm{C}$, units operated at room temperature will reflect the typical values shown.
Note 5 Specially sorted units with $\mathrm{V}_{I N} \max$ (for a gate low output) of 3.5 V are available. Contact factory for more details.

## Test Circuit



Typical Characteristics (Continued)



High-side Turn-on Time*


* Time for gate to reach $\mathrm{V}^{+}+5 \mathrm{~V}$ in test circuit with $\mathrm{VS}=\mathrm{V}^{+}-5 \mathrm{~V}$.


High-side Turn-on Time*


High-side Turn-on Time*





Turn-off Time


Turn-on Time



Charge Pump Output Current

Charge Pump Output Current


## Block Diagram



## Applications Information

## Functional Description (Refer to Block Diagram)

The MIC5011 functions are controlled via a logic block connected to the input pin 2 . When the input is low, all functions are turned off for low standby current and the gate of the power MOSFET is also held low through $500 \Omega$ to an N -channel switch. When the input is taken above the turnon threshold ( 3.5 V typical), the N -channel switch turns off and the charge pump is turned on to charge the gate of the power FET.

The charge pump incorporates a 100 kHz oscillator and onchip pump capacitors capable of charging 1 nF to 5 V above supply in $60 \mu \mathrm{~S}$ typical. With the addition of 1 nF capacitors at C 1 and C 2 , the turn-on time is reduced to $25 \mu$ s typical (see Figure 3). The charge pump is capable of pumping the gate up to over twice the supply voltage. For this reason, a zener clamp ( 12.5 V typical) is provided between the gate pin 5 and source pin 3 to prevent exceeding the $\mathrm{V}_{\mathrm{GS}}$ rating of the MOSFET at high supplies

## Applications Information (Continued)

## Construction Hints

High current pulse circuits demand equipment and assembly techniques that are more stringent than normal, low current lab practices. The following are the sources of pitfalls most often encountered during prototyping. Supplies: many bench power supplies have poor transient response. Circuits that are being pulse tested, or those that operate by pulse-width modulation will produce strange results when used with a supply that has poor ripple rejection, or a peaked transient response. Always monitor the power supply voltage that appears at the drain of a highside driver (or the supply side of the load in a low-side driver) with an oscilloscope. It is not uncommon to find bench power supplies in the 1 kW class that overshoot or undershoot by as much as $50 \%$ when pulse loaded. Not only will the load current and voltage measurements be affected, but it is possible to over-stress various components-especially electrolytic capacitors-with possibly catastrophic results. A $10 \mu \mathrm{~F}$ supply bypass capacitor at the chip is recommended.
Residual Resistances: Resistances in circuit connections may also cause confusing results. For example, a circuit may employ a $50 \mathrm{~m} \Omega$ power MOSFET for low drop, but careless construction techniques could easily add 50 to $100 \mathrm{~m} \Omega$ resistance. Do not use a socket for the MOSFET. If the MOSFET is a TO-220 type package, make high-current drain connections to the tab. Wiring losses have a profound effect on high-current circuits. A floating millivoltmeter can identify connections that are contributing excess drop under load.

## Circuit Topologies

The MIC5011 is suited for use with standard MOSFETs in high- orlow-side driver applications. In addition, the MIC5011 works well in applications where, for faster switching times, the supply is bootstrapped from the MOSFET source output. Low voltage, high-side drivers (such as shown in Figure 1) are the slowest; their speed is reflected in the gate turnon time specifications. The fastest drivers are the low-side and bootstrapped high-side types (Figures 2 and 4). Load current switching times are often much faster than the time to full gate enhancement, depending on the circuit type, the MOSFET, and the load. Turn-off times are essentially the same for all circuits (less than $10 \mu \mathrm{~S}$ to $\mathrm{V}_{\mathrm{GS}}=1 \mathrm{~V}$ ). The choice of one topology over another is based on a combination of considerations including speed, voltage, and desired system characteristics.
High-Side Driver (Figure 1). The high-side topology works well down to $\mathrm{V}^{+}=7 \mathrm{~V}$ with standard MOSFETs. From 4.75 to 7 V supply, a logic-level MOSFET can be substituted since the MIC5011 will not reach 10V gate enhancement ( 10 V is the maximum rating for logic-compatible MOSFETs). High-side drivers implemented with MIC501X predrivers are self-protected against inductive switching transients. During turn-off an inductive load will force the MOSFET source 5 V or more below ground, while the MIC5011 holds
the gate at ground potential. The MOSFET is forced into conduction, and it dissipates the energy stored in the load inductance. The MIC5011 source pin (3) is designed to withstand this negative excursion without damage. External clamp diodes are unnecessary.
Low-Side Driver (Figure 2). A key advantage of the lowside topology is that the load supply is limited only by the MOSFET BVDSS rating. Clamping may be required to protect the MOSFET drain terminal from inductive switching transients. The MIC5011 supply should be limited to 15 V in low-side topologies, otherwise a large current will be forced through the gate clamp zener.
Low-side drivers constructed with the MIC501X family are also fast; the MOSFET gate is driven to near supply immediately when commanded ON. Typical circuits achieve 10 V enhancement in $10 \mu \mathrm{~S}$ or less on a 12 to 15 V supply.
Modifying Switching Times (Figure 3). High-side switching times can be improved by a factor of 2 or more by adding external charge pump capacitors of 1 nF each. In costsensitive applications, omit C1 (C2 has a dominant effect on speed).
Do not add external capacitors to the MOSFET gate. Add a resistor ( $1 \mathrm{k} \Omega$ to $51 \mathrm{k} \Omega$ ) in series with the gate to slow down the switching time.


Figure 3. High Side Driver with External Charge Pump Capacitors

Bootstrapped High-Side Driver (Figure 4). The speed of a high-side driver can be increased to better than $10 \mu \mathrm{~S}$ by bootstrapping the supply off of the MOSFET source. This topology can be used where the load is pulse-width modulated $(100 \mathrm{~Hz}$ to 20 kHz$)$, or where it is energized continuously. The Schottky barrier diode prevents the MIC5011 supply pin from dropping more than 200 mV below the drain supply, and it also improves turn-on time on supplies of less than 10V. Since the supply current in the "off" state is only a small leakage, the 100 nF bypass capacitor tends to remain charged for several seconds after the MIC5011 is turned off. In a PWM application the chip supply is sustained at a higher potential than the system supply, which improves switching time.

Applications Information (Continued)


High-Side Driver

Figure 5. Improved
Opto-Isolator Performance
ible with control boxes such as the CR2943 series (GE). The circuit is configured so that if both switches close simultaneously, the "off" button has precedence.
This application also illustrates how two (or more) MOSFETs can be paralleled. This reduces the switch drop, and distributes the switch dissipation into multiple packages.
High-Voltage Bootstrap (Figure 7). Although the MIC5011 is limited to operation on 4.75 to 32 V supplies, a floating bootstrap arrangement can be used to build a high-side switch that operates on much higher voltages. The MIC5011 and MOSFET are configured as a low-side driver, but the load is connected in series with ground.

Power for the MIC5011 is supplied by a charge pump. A 20 kHz square wave ( $15 \mathrm{Vp}-\mathrm{p}$ ) drives the pump capacitor and delivers current to a $100 \mu \mathrm{~F}$ storage capacitor. A zener


Opto-Isolated Interface (Figure 5). Although the MIC5011 has no special input slew rate requirement, the lethargic transitions provided by an opto-isolator may cause oscillations on the rise and fall of the output. The circuit shown accelerates the input transitions from a 4N35 opto-isolator by adding hysteresis. Opto-isolators are used where the control circuitry cannot share a common ground with the MIC5011 and high-current power supply, or where the control circuitry is located remotely. This implementation is intrinsically safe; if the control line is severed the MIC5011 will turn OFF.
Industrial Switch (Figure 6). The most common manual control for industrial loads is a push button on/off switch. The "on" button is physically arranged in a recess so that in a panic situation the "off" button, which extends out from the control box, is more easily pressed. This circuit is compat-

CR2943-NA102A
(GE)


Figure 6. 50-Ampere Industrial Switch

## Applications Information (Continued)

 Bootstrapped Driver
diode limits the supply to 18 V . When the MIC5011 is off, power is supplied by a diode connected to a 15 V supply. The circuit of Figure 5 is put to good use as a barrier between low voltage control circuitry and the 90 V motor supply.
Half-Bridge Motor Driver (Figure 8). Closed loop control of motor speed requires a half-bridge driver. This topology presents an extra challenge since the two output devices should not cross conduct (shoot-through) when switching.

Cross conduction increases output device power dissipation. Speed is also important, since PWM control requires the outputs to switch in the 2 to 20 kHz range.
The circuit of Figure 8 utilizes fast configurations for both the top- and bottom-side drivers. Delay networks at each input provide a 2 to $3 \mu$ S dead time effectively eliminating cross conduction. Two of these circuits can be connected together to form an H-bridge for locked antiphase or sign/ magnitude control.


Figure 8. Half-Bridge

## Motor Driver

## Applications Information (Continued)



Figure 9. 30 Ampere Time-Delay Relay

Time-Delay Relay (Figure 9). The MIC5011 forms the basis of a simple time-delay relay. As shown, the delay commences when power is applied, but the $100 \mathrm{k} \Omega / 1 \mathrm{~N} 4148$ could be independently driven from an external source such as a switch or another high-side driver to give a delay relative to some other event in the system. Hysteresis has been added to guarantee clean switching at turn-on.

Motor Driver with Stall Shutdown (Figure 10). Tachometer feedback can be used to shut down a motor driver circuit when a stall condition occurs. The control switch is a 3-way type; the "START" position is momentary and forces the driver ON. When released, the switch returns to the "RUN" position, and the tachometer's output is used to hold the MIC5011 input ON. If the motor slows down, the tach output is reduced, and the MIC5011 switches OFF. Resistor "R" sets the shutdown threshold.
Electronic Governor (Figure 11). The output of an ac tachometer can be used to form a PWM loop to maintain the speed of a motor. The tachometer output is rectified, partially filtered, and fed back to the input of the MIC5011. When the motor is stalled there is no tachometer output, and MIC5011 input is pulled high delivering full power to the motor. If the motor spins fast enough, the tachometer output is sufficient to pull the MIC5011 input low, shutting the output off. Since the rectified waveform is only partially filtered, the input oscillates around its threshold causing the MIC5011 to switch on and off at the frequency of the tachometer signal. A PWM action results since the average dc voltage at the input decreases as the motor spins faster. The $1 \mathrm{k} \Omega$ potentiometer is used to set the running speed of the motor. Loop gain (añă speed regulation) is increased by increasing the value of the 100 nF filter capacitor.
The performance of such a loop is imprecise, but stable and inexpensive. A more elaborate loop would consist of a PWM controller and a half-bridge.


Figure 10. Motor Stall Shutdown


Figure 11. Electronic Governor

## Applications Information (Continued)

## Gate Control Circuit

When applying the MIC5011, it is helpful to understand the operation of the gate control circuitry (see Figure 12). The gate circuitry can be divided into two sections: 1) charge pump (oscillator, Q1-Q5, and the capacitors) and 2) gate turn-off switch (Q6).
When the MIC5011 is in the OFF state, the oscillator is turned off, thereby disabling the charge pump. Q5 is also turned off, and Q6 is turned on. Q6 holds the gate pin (G) at ground potential which effectively turns the external MOSFET off.
Q6 is turned off when the MIC5011 is commanded on, and Q5 pulls the gate up to supply (through 2 diodes). Next, the charge pump begins supplying current to the gate. The gate accepts charge until the gate-source voltage reaches 12.5 V and is clamped by the zener diode.
A 2-output, three-phase clock switches Q1-Q4, providing a quasi-tripling action. During the initial phase Q4 and Q2 are

ON. C1 is discharged, and C 2 is charged to supply through Q5. For the second phase Q4 turns off and Q3 turns on, pushing pin C2 above supply (charge is dumped into the gate). Q3 also charges C1. On the third phase Q2 turns off and Q1 turns on, pushing the common point of the two capacitors above supply. Some of the charge in C1 makes its way to the gate. The sequence is repeated by turning Q2 and Q4 back on, and Q1 and Q3 off.
In a low-side application operating on a 12 to 15 V supply, the MOSFET is fully enhanced by the action of Q5 alone. On supplies of more than approximately 14 V , current flows directly from Q5 through the zener diode to ground. To prevent excessive current flow, the MIC5011 supply should be limited to 15 V in low-side applications.
The action of Q5 makes the MIC5011 operate quickly in low-side applications. In high-side applications Q5 precharges the MOSFET gate to supply, leaving the charge pump to carry the gate up to full enhancement 10 V above supply. Bootstrapped high-side drivers are as fast as lowside drivers since the chip supply is boosted well above the drain at turn-on.


Figure 12. Gate Control Circuit Detail

## MIC5012

## General Description

The MIC5012 is the dual member of the Micrel MIC501X predriver family. These ICs are designed to drive the gate of an N -channel power MOSFET above the supply rail in high-side power switch applications. The 14-pin MIC5012 is extremely easy to use, requiring only a power FET and nominal supply decoupling to implement either a high- or low-side switch.
The MIC5012 charges a 1 nF load in $60 \mu \mathrm{~S}$ typical. Operation down to 4.75 V allows the MIC5012 to drive standard MOSFETs in 5 V low-side applications by boosting the gate voltage above the logic supply. In addition, multiple, paralleled MOSFETs can be driven by a single MIC5012 for ultrahigh current applications.
Other members of the Micrel predriver family include the MIC5010 full-featured predriver, MIC5011 minimum parts count predriver, and MIC5013 protected 8-pin predriver.

## Features

- 4.75 V to 32 V operation
- 2 independent predrivers; implements high and low side drivers
- Less than $1 \mu \mathrm{~A}$ standby current in the "off" state per channel
- MIL-STD-883 Method 5004/5005 version available
- Available in small outline SOIC packages
- Internal charge pump to drive the gate of an N -channel power FET above supply
- Internal zener clamp for gate protection
- Minimum external parts count
- Can be used to boost drive to low-side power FETs operating on logic supplies
- Independent supply pins for half-bridge applications


## Applications

- Lamp drivers
- Motion Control
- Heater switching
- Power bus switching
- Half or full H -bridge drivers


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :--- |
| MIC5012BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -pin Plastic DIP |
| MIC5012BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -pin Ceramic DIP |
| MIC5012BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin Wide SOIC |
| MIC5012AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 -pin Ceramic DIP |
| MIC5012AJB ${ }^{*}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 -pin Ceramic DIP |

* AJB indicates units screened to MIL-STD 883, Method 5004, condition B, and burned-in for 1-week.


## Note: The MIC5012 is ESD sensitive.

## Absolute Maximum Ratings (Note 1, 2)

Supply Voltage ( $\mathrm{V}^{+}$), Pins 10, 12
Input Voltage, Pins 11, 14
Source Voltage, Pins 2, 5
Current into Pins 2, 5
Gate Voltage, Pins 4, 6
Junction Temperature
-0.5 V to 36 V
-10 V to $\mathrm{V}^{+}$
-10 V to $\mathrm{V}^{+}$ 50 mA
-1 V to 50 V $150^{\circ} \mathrm{C}$

Operating Ratings (Notes 1, 2)
Power Dissipation 1.56W
$\theta_{\text {JA }}$ (Plastic DIP) $\quad 80^{\circ} \mathrm{C} / \mathrm{W}$
$\theta_{\text {JA }}$ (Ceramic DIP) $105^{\circ} \mathrm{C} / \mathrm{W}$
$\theta_{\mathrm{JA}}$ (SOIC)
Ambient Temperature: B version $\quad-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Ambient Temperature: A version $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature
$260^{\circ} \mathrm{C}$
(Soldering, 10 seconds)
Supply Voltage ( $\mathrm{V}^{+}$), Pin 1

7 V to 32 V high side 4.75 V to 15 V low side

Pin Description (Refer to Typical Applications)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 12,10 | $\mathrm{~V}^{+}$ | Supply pin; must be decoupled to isolate from large transients caused by <br> the power FET drain. $10 \mu \mathrm{~F}$ is recommended close to pins 1 and 4. |
| 14,11 | Input | Turns on power MOSFET when taken above threshold (3.5V typical). Pin 2 <br> requires $<1 \mu \mathrm{~A}$ to switch. |
| 2,5 | Source | Connects to source lead of power FET and is the return for the gate clamp <br> zener. Pin 3 can safely swing to -10 V when turning off inductive loads. |
| 3 | Ground | Drives and clamps the gate of the power FET. Pin 5 will be clamped to <br> approximately -0.7 V by an internal diode when turning off inductive loads. |
| 4,6 | Gate |  |

## Pin Configuration



Electrical Characteristics (Note 3) Test circuit. $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}^{+}=15 \mathrm{~V}$, all switches open, unless
otherwise specified.

| Parameter | Conditions |  | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current (per section) | $\mathrm{V}^{+}=32 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~S} 2$ closed |  | 0.1 | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {S }}=32 \mathrm{~V}$ |  | 8 | 20 | mA |
|  | $\mathrm{V}^{+}=5 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~S} 2$ closed |  | 1.6 | 4 | mA |
| Logic Input Voltage | $\mathrm{V}^{+}=4.75 \mathrm{~V}$ | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ low |  |  | 2 | V |
|  |  | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ high | 4.5 |  |  | V |
|  | $\mathrm{V}^{+}=15 \mathrm{~V}$ | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ high | 5.0 |  |  | V |
| Logic Input Current, $\mathrm{I}_{2}$ | $\mathrm{V}^{+}=32 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | -1 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=32 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | Pins 11, 14 |  |  | 5 |  | pF |
| Gate Drive, $\mathrm{V}_{\text {GATE }}$ | S1, S2 closed,$\mathrm{V}_{\mathrm{S}}=\mathrm{V}+, \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | $\mathrm{V}^{+}=4.75 \mathrm{~V}, \mathrm{I}_{5}=0, \mathrm{~V}_{\text {IN }}=4.5 \mathrm{~V}$ | 7 | 10 |  | V |
|  |  | $\mathrm{V}^{+}=1_{5} \mathrm{~V}, \mathrm{I}_{5}=100 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V}$ | 24 | 27 |  | V |
| Zener Clamp, | S2 closed, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | $\mathrm{V}^{+}=1_{5} \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=15 \mathrm{~V}$ | 11 | 12.5 | 15 | V |
| $\mathrm{V}_{\text {GATE }}-\mathrm{V}_{\text {SOURCE }}$ |  | $\mathrm{V}^{+}=32 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=32 \mathrm{~V}$ | 11 | 13 | 16 | V |
| Gate Turn-on Time, $\mathrm{t}_{\mathrm{ON}}$ (Note 4) | $\mathrm{V}_{\text {IN }}$ switched from 0 to 5 V ; measure time for $V_{\text {GATE }}$ to reach 20 V |  |  | 25 | 50 | $\mu \mathrm{S}$ |
| Gate Turn-off Time, ${ }_{\text {toff }}$ | $\mathrm{V}_{\mathrm{IN}_{\mathrm{N}}}$ switched from 5 to 0 V ; measure time for $V_{\text {GATE }}$ to reach 1 V |  |  | 4 | 10 | $\mu \mathrm{S}$ |

Note 1 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2 The MIC5010 is ESD sensitive.
Note 3 Minimum and maximum Electrical Characteristics are $100 \%$ tested at $T_{A}=25^{\circ} \mathrm{C}$ and $T_{A}=85^{\circ} \mathrm{C}$, and $100 \%$ guaranteed over the entire range. Typicals are characterized at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.
Note 4 Test conditions reflect worst case high-side driver performance. Low-side and bootstrapped topologies are significantly faster-see Applications Information. Maximum value of switching speed seen at $125^{\circ} \mathrm{C}$, units operated at room temperature will reflect the typical values shown.
Note 5 Specially sorted units with $\mathrm{V}_{\mathbb{I N}} \max$ (for a gate low output) of 3.5 V are available. Contact factory for more details.

## Test Circuit



Typical Characteristics (Continued)


High-side Turn-on Time*


for Gate $=5 \mathrm{~V}$


High-side Turn-on Time*


Low-side Turn-on Time for Gate $=10 \mathrm{~V}$


* Time for gate to reach $\mathrm{V}^{+}+5 \mathrm{~V}$ in test circuit with $\mathrm{VS}=\mathrm{V}^{+}-5 \mathrm{~V}$.


## Typical Characteristics (Continued)

Turn-off Time


Charge Pump Output Current


## Applications Information

## Functional Description (Refer to Block Diagram)

The MIC5012 consists of two independent predrivers sharing a common ground. The functions are controlled via a logic block connected to the logic input. When the input is low, all functions are turned off for low standby current and the gate of the power MOSFET is also held low through $500 \Omega$ to an N -channel switch. When the input is taken above the turn-on threshold ( 3.5 V typical), the N -channel switch turns off and the charge pump is turned on to charge the gate of the power FET.
The charge pump incorporates a 100 kHz oscillator and onchip pump capacitors capable of charging 1 nF to 5 V above supply in $60 \mu \mathrm{~S}$ typical. The charge pump is capable of pumping the gate up to over twice the supply voltage. For this reason, a zener clamp ( 12.5 V typical) is provided between the gate pin and source pin to prevent exceeding

Turn-on Time


Block Diagram

the $\mathrm{V}_{\mathrm{GS}}$ rating of the MOSFET at high supplies.
Since the supply pins are independent, the two predrivers contained in the MIC5012 can be operated from separate supplies of different values (see Figure 6).

## Construction Hints

High current pulse circuits demand equipment and assembly techniques that are more stringent than normal, low current lab practices. The following are the sources of

## Applications Information (Continued)




Figure 4. Improved Opto-Isolator Performance

CR2943-NA102A
pitfalls most often encountered during prototyping: Supplies: many bench power supplies have poor transient response. Circuits that are being pulse tested, or those that operate by pulse-width modulation will produce strange results when used with a supply that has poor ripple rejection, or a peaked transient response. Always monitor the power supply voltage that appears at the drain of a highside driver (or the supply side of the load in a low-side driver) with an oscilloscope. It is not uncommon to find bench power supplies in the 1 kW class that overshoot or undershoot by as much as $50 \%$ when pulse loaded. Not only will the load current and voltage measurements be affected, but it is possible to over-stress various components-especially electrolytic capacitors-with possibly catastrophic results. A $10 \mu \mathrm{~F}$ supply bypass capacitor at the chip is recommended.
Residual Resistances: Resistances in circuit connections may also cause confusing results. For example, a circuit may employ a $50 \mathrm{~m} \Omega$ power MOSFET for low drop, but careless construction techniques could easily add 50 to $100 \mathrm{~m} \Omega$ resistance. Do not use a socket for the MOSFET. If the MOSFET is a TO-220 type package, make high-current drain connections to the tab. Wiring losses have a profound effect on high-current circuits. A floating millivoltmeter can identify connections that are contributing excess drop under load.

Figure 5. 50-Ampere Industrial Switch

## Circuit Topologies

The MIC5012 is suited for use with standard MOSFETs in high- or low-side driver applications. In addition, the MIC5012 works well in applications where, for faster switching times, the supply is bootstrapped from the MOSFET source output. Low voltage, high-side drivers (such as shown in Figure 1) are the slowest; their speed is reflected in the gate turnon time specifications. The fastest drivers are the low-side and bootstrapped high-side types (Figures 2 and 4). Load current switching times are often much faster than the time to full gate enhancement, depending on the circuit type, the MOSFET, and the load. Turn-off times are essentially the same for all circuits (less than $10 \mu$ s to $\mathrm{V}_{\mathrm{GS}}=1 \mathrm{~V}$ ). The choice of one topology over another is based on a combination of considerations including speed, voltage, and desired system characteristics.
High-Side Driver (Figure 1). The high-side topology works well down to $\mathrm{V}^{+}=7 \mathrm{~V}$ with standard MOSFETs. From 4.75 to 7 V supply, a logic-level MOSFET can be substituted since the MIC5012 will not reach 10V gate enhancement ( 10 V is the maximum rating for logic-compatible MOSFETs).

## Applications Information (Continued)

High-side drivers implemented with MIC501X predrivers are self-protected against inductive switching transients. During turn-off an inductive load will force the MOSFET source 5 V or more below ground, while the MIC5012 holds the gate at ground potential. The MOSFET is forced into conduction, and it dissipates the energy stored in the load inductance. The MIC5012 source pin is designed to withstand this negative excursion without damage. External clamp diodes are unnecessary.
Low-Side Driver (Figure 2). A key advantage of the lowside topology is that the load supply is limited only by the MOSFET $\mathrm{BV}_{\text {DSS }}$ rating. Clamping may be required to protect the MOSFET drain terminal from inductive switching transients. The MIC5012 supply should be limited to 15 V in low-side topologies; otherwise, a large current will be forced through the gate clamp zener. The switching speed to 10 V enhancement is $300 \mu \mathrm{~S}$ driving 1 nF on a 5 V supply. On a 15 V supply the turn-on time is less than $2 \mu \mathrm{~S}$ to 10 V Low-side drivers constructed with the MIC501X family are also fast; the MOSFET gate is driven to near supply immediately when commanded ON. Typical circuits achieve 10 V enhancement in $10 \mu \mathrm{~S}$ or less on a 12 to 15 V supply. Modifying Switching Times. Do not add external capacitors to the MOSFET gate. Add a resistor ( $1 \mathrm{k} \Omega$ to $51 \mathrm{k} \Omega$ ) in series with the gate to slow down the switching time.
Bootstrapped High-Side Driver (Figure 3). The speed of a high-side driver can be increased to better than $10 \mu \mathrm{~S}$ by bootstrapping the supply off of the MOSFET source. This topology can be used where the load is pulse-width modulated $(100 \mathrm{~Hz}$ to 20 kHz ), or where it is energized continu-
ously. The Schottky barrier diode prevents the MIC5012 supply pin from dropping more than 200 mV below the drain supply, and it also improves turn-on time on supplies of less than 10V. Since the supply current in the "off" state is only a small leakage, the 100 nF bypass capacitor tends to remain charged for several seconds after the MIC5012 is turned off. In a PWM application the chip supply is sustained at a higher potential than the system supply, which improves switching time.
Opto-Isolated Interface (Figure 4). Although the MIC5012 has no special input slew rate requirement, the lethargic transitions provided by an opto-isolator may cause oscillations on the rise and fall of the output. The circuit shown accelerates the input transitions from a 4N35 opto-isolator by adding hysteresis. Opto-isolators are used where the control circuitry cannot share a common ground with the MIC5012 and high-current power supply, or where the control circuitry is located remotely. This implementation is intrinsically safe; if the control line is severed the MIC5012 will turn OFF.

Industrial Switch (Figure 5). The most common manual control for industrial loads is a push button on/off switch. The "on" button is physically arranged in a recess so that in a panic situation the "off" button, which extends out from the control box, is more easily pressed. This circuit is compatible with control boxes such as the CR2943 series (GE). The circuit is configured so that if both switches close simultaneously, the "off" button has precedence.
This application also illustrates how two (or more) MOSFETs


Figure 6. Half-Bridge Motor Driver

## Applications Information (Continued)

can be paralleled. This reduces the switch drop, and distributes the switch dissipation into multiple packages.
Half-Bridge Motor Driver (Figure 6). Closed loop control of motor speed requires a half-bridge driver. This topology presents an extra challenge since the two output devices should not cross conduct (shoot-through) when switching. Cross conduction increases output device power dissipation. Speed is also important, since PWM control requires the outputs to switch in the 2 to 20 kHz range.
The circuit of Figure 6 utilizes fast configurations for both the top- and bottom-side drivers. Delay networks at each input provide a 2 to $3 \mu S$ dead time effectively eliminating cross conduction. Two of these circuits can be connected together to form an H-bridge for locked antiphase or sign/ magnitude control.
Time-Delay Relay (Figure 7). The MIC5012 forms the basis of a simple time-delay relay. As shown, the delay commences when power is applied, but the $100 \mathrm{k} \Omega / 1 \mathrm{~N} 4148$ could be independently driven from an external source such as a switch or another high-side driver to give a delay relative to some other event in the system. Hysteresis has been added to guarantee clean switching at turn-on.
Motor Driver with Stall Shutdown (Figure 8). Tachometer feedback can be used to shut down a motor driver circuit when a stall condition occurs. The control switch is a 3-way type; the "START" position is momentary and forces the driver ON. When released, the switch returns to the "RUN" position, and the tachometer's output is used to hold the MIC5012 input ON. If the motor slows down, the tach output is reduced, and the MIC5012 switches OFF. Resistor "R" sets the shutdown threshold.


Figure 8. Motor Stall Shutdown


Figure 7. 30 Ampere Time-Delay Relay

Electronic Governor (Figure 9). The output of an ac tachometer can be used to form a PWM loop to maintain the speed of a motor. The tachometer output is rectified, partially filtered, and fed back to the input of the MIC5012. When the motor is stalled there is no tachometer output, and MIC5012 input is pulled high delivering full power to the motor. If the motor spins fast enough, the tachometer output is sufficient to pull the MIC5012 input low, shutting the output off. Since the rectified waveform is only partially filtered, the input oscillates around its threshold causing the MIC5012 to switch on and off at the frequency of the tachometer signal. A PWM action results since the average dc voltage at the input decreases as the motor spins faster. The $1 \mathrm{k} \Omega$ potentiometer is used to set the running speed of the motor. Loop gain (and speed regulation) is increased by increasing the value of the 100 nF filter capacitor.
The performance of such a loop is imprecise, but stable and inexpensive. A more elaborate loop would consist of a PWM controller and a half-bridge.


Figure 9. Electronic Governor

## Applications Information (Continued)

## Gate Control Circuit

When applying the MIC5012, it is helpful to understand the operation of the gate control circuitry (see Figure 12). The gate circuitry can be divided into two sections: 1) charge pump (oscillator, Q1-Q5, and the capacitors) and 2) gate turn-off switch (Q6).
When the MIC5012 is in the OFF state, the oscillator is turned off, thereby disabling the charge pump. Q5 is also turned off, and Q6 is turned on. Q6 holds the gate pin (G) at ground potential which effectively turns the external MOSFET off.
Q6 is turned off when the MIC5012 is commanded on, and Q5 pulls the gate up to supply (through 2 diodes). Next, the charge pump begins supplying current to the gate. The gate accepts charge until the gate-source voltage reaches 12.5 V and is clamped by the zener diode.
A 2-output, three-phase clock switches Q1-Q4, providing a quasi-tripling action. During the initial phase Q4 and Q2 are $\mathrm{ON} . \mathrm{C} 1$ is discharged, and C 2 is charged to supply through

Q5. For the second phase Q4 turns off and Q3 turns on, pushing C2 above supply (charge is dumped into the gate). Q3 also charges C1. On the third phase Q2 turns off and Q1 turns on, pushing the common point of the two capacitors above supply. Some of the charge in C1 makes its way to the gate. The sequence is repeated by turning Q2 and Q4 back on, and Q1 and Q3 off.
In a low-side application operating on a 12 to 15 V supply, the MOSFET is fully enhanced by the action of Q5 alone. On supplies of more than approximately 14 V , current flows directly from Q5 through the zener diode to ground. To prevent excessive current flow, the MIC5012 supply should be limited to 15 V in low-side applications.
The action of Q5 makes the MIC5012 operate quickly in low-side applications. In high-side applications Q5 precharges the MOSFET gate to supply, leaving the charge pump to carry the gate up to full enhancement 10 V above supply. Bootstrapped high-side drivers are as fast as lowside drivers since the chip supply is boosted well above the drain at turn-on.


Figure 10. Gate Control Circuit Detail

## General Description

The MIC5013 is an 8 -pin MOSFET predriver with overcurrent shutdown and a fault flag. It is designed to drive the gate of an N -channel power MOSFET above the supply rail high-side power switch applications. The MIC5013 is compatible with standard or current-sensing power MOSFETs in both high- and low-side driver topologies.
The MIC5013 charges a 1 nF load in $60 \mu \mathrm{~S}$ typical and protects the MOSFET from over-current conditions. The current sense trip point is fully programmable and a dynamic threshold allows high in-rush current loads to be started. A fault pin indicates when the MIC5013 has turned off the FET due to excessive current.
Other members of the Micrel predriver family include the MIC5010 full-featured predriver, MIC5011 minimum parts count predriver, and MIC5012 dual predriver.

## Features

-7V to 32V operation

- Less than $1 \mu \mathrm{~A}$ standby current in the "off" state
- MIL-STD-883 Method 5004/5005 version available
- Available in small outline SOIC packages
- Internal charge pump to drive the gate of an N -channel power FET above supply
- Internal zener clamp for gate protection
- $60 \mu \mathrm{~S}$ typical turn-on time to $50 \%$ gate overdrive
- Programmable over-current sensing
- Dynamic current threshold for high in-rush loads
- Fault output pin indicates current faults
- Implements high- or low-side switches


## Applications

- Lamp drivers
- Relay and solenoid drivers
- Heater switching
- Power bus switching
- Motion control


## Typical Application



Figure 1. High-Side Driver with Current-Sensing MOSFET

Note: The MIC5013 is ESD sensitive.

Absolute Maximum Ratings (Note 1, 2)
Input Voltage, Pin 1
Threshold Voltage, Pin 2
Sense Voltage, Pin 3
Source Voltage, Pin 4
Current into Pin 4
Gate Voltage, Pin 6
Supply Voltage ( $\mathrm{V}^{+}$), Pin 7
Fault Output Current, Pin 8 Junction Temperature

Operating Ratings (Notes 1, 2)

$$
\begin{array}{r}
-10 \text { to } \mathrm{V}^{+} \\
-0.5 \text { to }+5 \mathrm{~V} \\
-10 \mathrm{~V} \text { to } \mathrm{V}^{+} \\
-10 \mathrm{~V} \text { to } \mathrm{V}^{+} \\
50 \mathrm{~mA} \\
-1 \mathrm{~V} \text { to } 50 \mathrm{~V} \\
-0.5 \mathrm{~V} \text { to } 36 \mathrm{~V} \\
-1 \mathrm{~mA} \text { to }+1 \mathrm{~mA} \\
150^{\circ} \mathrm{C}
\end{array}
$$

| Power Dissipation | 1.25 W |
| :--- | ---: |
| $\theta_{\mathrm{JA}}$ (Plastic DIP) | $100^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{JA}}$ (Ceramic DIP) | $125^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{JA}}$ (SOIC) | $170^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ambient Temperature: B version | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Ambient Temperature: A version | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature | $260^{\circ} \mathrm{C}$ |
| (Soldering, 10 seconds) |  |
| Supply Voltage $\left(\mathrm{V}^{+}\right)$, Pin 7 | 7 V to 32 V high side |
|  | 7 V to 15 V low side |

Pin Description (Refer to Figures 1 and 2)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1 | Input | Resets current sense latch and turns on power MOSFET when taken above threshold ( 3.5 V typical). Pin 1 requires $<1 \mu \mathrm{~A}$ to switch. |
| 2 | Threshold | Sets current sense trip voltage according to: $\mathrm{V}_{\mathrm{TRIP}}=\frac{2200}{\mathrm{R}_{\mathrm{TH}}+1000}$ <br> where $\mathrm{R}_{T H}$ to ground is 3.3 k to $20 \mathrm{k} \Omega$. Adding capacitor $\mathrm{C}_{T H}$ increases the trip voltage at turn-on to 2 V . Use $\mathrm{C}_{\mathrm{TH}}=10 \mu \mathrm{~F}$ for a 10 mS turn-on time constant. |
| 3 | Sense | The sense pin causes the current sense to trip when $\mathrm{V}_{\text {SENSE }}$ is $\mathrm{V}_{\text {TRIP }}$ above $V_{\text {SOURCE }}$. Pin 3 is used in conjunction with a current shunt in the source of a 3 lead FET or a resistor R $_{S}$ in the sense lead of a current sensing FET. |
| 4 | Source | Reference for the current sense voltage on pin 3 and return for the gate clamp zener. Connect to the load side of current shunt or kelvin lead of current sensing FET. Pins 3 and 4 can safely swing to -10 V when turning off inductive loads. |
| 5 | Ground |  |
| 6 | Gate | Drives and clamps the gate of the power FET. Pin 6 will be clamped to approximately -0.7 V by an internal diode when turning off inductive loads. |
| 7 | V ${ }^{\text {+ }}$ | Supply pin; must be decoupled to isolate from large transients caused by the power FET drain. $10 \mu \mathrm{~F}$ is recommended close to pins 7 and 5 . |
| 8 | Fault | Outputs status of protection circuit when pin 1 is high. Fault low indicates normal operation; fault high indicates current sense tripped. |

## Pin Configuration

| MIC5013 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 1 | Input | Fault | 8 |  |
| 2 | Thresh | V+ | 7 |  |
| 3 |  |  |  |  |
| 4 | Sense | Gate | 6 |  |
| 4 | Source | Gnd | 5 |  |
|  |  |  |  |  |

Electrical Characteristics (Note 3) Test circuit. $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}^{+}=15 \mathrm{~V}$, all switches open, unless
otherwise specified.

| Parameter | Conditions |  |  | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current, $\mathrm{I}_{7}$ | $\mathrm{V}^{+}=32 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~S} 4$ closed |  |  | 0.1 | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{S}}=32 \mathrm{~V}$ |  |  | 8 | 20 | mA |
| Logic Input Voltage, $\mathrm{V}_{\mathrm{IN}}$ | $\mathrm{V}^{+}=4.75 \mathrm{~V}$ | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ low |  |  |  | 2 | V |
|  |  | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ high |  | 4.5 |  |  | V |
|  | $\mathrm{V}^{+}=15 \mathrm{~V}$ | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ low |  | 5.0 |  |  | V |
| Logic Input Current, $1_{1}$ | $\mathrm{V}+=32 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | -1 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=32 \mathrm{~V}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | Pin 1 |  |  |  | 5 |  | pF |
| Gate Drive, $\mathrm{V}_{\text {GATE }}$ | S1, S2 closed,$\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{+}, \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | $\mathrm{V}^{+}=7 \mathrm{~V}, \mathrm{I}_{6}=0$ |  | 13 | 15 |  | V |
|  |  | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{I}_{6}=100 \mu \mathrm{~A}$ |  | 24 | 27 |  | V |
| Zener Clamp, <br> $V_{\text {GATE }}-V_{\text {SOURCE }}$ | S2 closed, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | $\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=15 \mathrm{~V}$ |  | 11 | 12.5 | 15 | V |
|  |  | $\mathrm{V}^{+}=32 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=32 \mathrm{~V}$ |  | 11 | 13 | 16 | V |
| Gate Turn-on Time, $\mathrm{t}_{\mathrm{ON}}$ (Note 4) | $\mathrm{V}_{\text {IN }}$ switched from 0 to 5 V ; measure time for $V_{\text {GATE }}$ to reach 20 V |  |  |  | 60 | 200 | $\mu \mathrm{S}$ |
| Gate Turn-off Time, $\mathrm{t}_{\text {OFF }}$ | $\mathrm{V}_{\text {IN }}$ switched from 5 to 0 V ; measure time for $\mathrm{V}_{\text {GATE }}$ to reach 1 V |  |  |  | 4 | 10 | $\mu \mathrm{S}$ |
| Threshold Bias Voltage, $\mathrm{V}_{2}$ | $\mathrm{I}_{2}=200 \mu \mathrm{~A}$ |  |  | 1.7 | 2 | 2.2 | V |
| Current Sense Trip Voltage, $\mathrm{V}_{\text {SENSE }}-\mathrm{V}_{\text {SOURCE }}$ | S2 closed, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$, Increase I3 | $\begin{aligned} & \mathrm{V}^{+}=7 \mathrm{~V}, \\ & \mathrm{I}_{2}=100 \mu \mathrm{~A} \end{aligned}$ | S4 closed | 75 | 105 | 135 | mV |
|  |  |  | $\mathrm{V}_{\mathrm{S}}=4.9 \mathrm{~V}$ | 70 | 100 | 130 | mV |
|  |  | $\begin{aligned} & \mathrm{V}^{+}=15 \mathrm{~V} \\ & \mathrm{I}_{2}=200 \mu \mathrm{~A} \end{aligned}$ | S4 closed | 150 | 210 | 270 | mV |
|  |  |  | $\mathrm{V}_{\mathrm{S}}=11.8 \mathrm{~V}$ | 140 | 200 | 260 | mV |
|  |  | $\begin{aligned} & \hline \mathrm{V}^{+}=32 \mathrm{~V} \\ & \mathrm{I}_{2}=500 \mu \mathrm{~A} \end{aligned}$ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 360 | 520 | 680 | mV |
|  |  |  | $\mathrm{V}_{\mathrm{S}}=25.5 \mathrm{~V}$ | 350 | 500 | 650 | mV |
| Peak Current Trip Voltage, $\mathrm{V}_{\text {SENSE }}-\mathrm{V}_{\text {SOURCE }}$ | $\begin{aligned} & \text { S3, S4 closed, } \\ & \mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V} \end{aligned}$ |  |  | 1.6 | 2.1 |  | V |
| Fault Output Voltage, $\mathrm{V}_{14}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{I}_{8}=-100 \mu \mathrm{~A}$ |  |  |  | 0.4 | 1 | V |
|  | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{I}_{8}=100 \mu \mathrm{~A}$, current sense tripped |  |  | 14 | 14.6 |  | V |

Note 1 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2 The MIC5010 is ESD sensitive.
Note 3 Minimum and maximum Electrical Characteristics are $100 \%$ tested at $T_{A}=25^{\circ} \mathrm{C}$ and $T_{A}=85^{\circ} \mathrm{C}$, and $100 \%$ guaranteed over the entire range. Typicals are characterized at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.
Note 4 Test conditions reflect worst case high-side driver performance. Low-side and bootstrapped topologies are significantly faster-see Applications Information.

## Test Circuit



## Typical Characteristics



High-side Turn-on Time*


High-side Turn-on Time*


* Time for gate to reach $\mathrm{V}^{+}+5 \mathrm{~V}$ in test circuit with $\mathrm{VS}=\mathrm{V}^{+}-5 \mathrm{~V}$ (prevents gate clamp from interfering with measurement).

Typical Characteristics (Continued)




Turn-on Time


Charge Pump Output Current


## Block Diagram



## Applications Information

## Functional Description (refer to block diagram)

The various MIC5013 functions are controlled via a logic block connected to the input pin 1 . When the input is low, all functions are turned off for low standby current and the gate of the power MOSFET is also held low through $500 \Omega$ to an N -channel switch. When the input is taken above the turnon threshold ( 3.5 V typical), the N -channel switch turns off and the charge pump is turned on to charge the gate of the power FET. A bandgap type voltage regulator is also turned on which biases the current sense circuitry.
The charge pump incorporates a 100 kHz oscillator and onchip pump capacitors capable of charging 1 nF to 5 V above supply in $60 \mu \mathrm{~S}$ typical. The charge pump is capable of pumping the gate up to over twice the supply voltage. For this reason, a zener clamp ( 12.5 V typical) is provided between the gate pin 6 and source pin 4 to prevent exceeding the $\mathrm{V}_{\mathrm{GS}}$ rating of the MOSFET at high supplies.
The current sense operates by comparing the sense voltage at pin 3 to an offset version of the source voltage at pin 4. Current I2 flowing in threshold pin 2 is mirrored and returned to the source via a $1 \mathrm{k} \Omega$ resistor to set the offset, or trip voltage. When ( $\mathrm{V}_{\text {SENSE }}-\mathrm{V}_{\text {SOURCE }}$ ) exceeds $\mathrm{V}_{\text {TRIP }}$, the current sense trips and sets the current sense latch to turn off the power FET. An integrating comparator is used to reduce sensitivity to spikes on pin 3. The latch is reset to turn the FET back on by "recycling" the input pin 1 low and then high again.
A resistor $\mathrm{R}_{\text {TH }}$ from pin 2 to ground sets 12 , and hence $\mathrm{V}_{\text {TRIP }}$. An additional capacitor $\mathrm{C}_{T H}$ from pin 2 to ground creates a higher trip voltage at turn-on, which is necessary to prevent high in-rush current loads such as lamps or capacitors from false-tripping the current sense.

When the current sense has tripped, the fault pin 8 will be high as long as the input pin 1 remains high. However, when the input is low the fault pin will also be low.

## Construction Hints

High current pulse circuits demand equipment and assembly techniques that are more stringent than normal low current lab practices. The following are the sources of pitfalls most often encountered during prototyping: Supplies: many bench power supplies have poor transient response. Circuits that are being pulse tested, or those that operate by pulse-width modulation will produce strange results when used with a supply that has poor ripple rejection, or a peaked transient response. Monitor the power supply voltage that appears at the drain of a highside driver (or the supply side of the load in a low-side driver) with an oscilloscope. It is not uncommon to find bench power supplies in the 1 kW class that overshoot or undershoot by as much as $50 \%$ when pulse loaded. Not only will the load current and voltage measurements be affected, but it is possible to over-stress various components-especially electrolytic capacitors-with possibly catastrophic results. A $10 \mu \mathrm{~F}$ supply bypass capacitor at the chip is recommended.
Residual Resistances: Resistances in circuit connections may also cause confusing results. For example, a circuit may employ a $50 \mathrm{~m} \Omega$ power MOSFET for low drop, but careless construction techniques could easily add 50 to $100 \mathrm{~m} \Omega$ resistance. Do not use a socket for the MOSFET. If the MOSFET is a TO-220 type package, make high-current drain connections to the tab. Wiring losses have a profound effect on high-current circuits. A floating millivoltmeter can identify connections that are contributing excess drop under load.

## Applications Information (Continued)



Figure 2. Low-Side Driver with
Current Shunt

## Circuit Topologies

The MIC5013 is suited for use in high- or low-side driver applications with over-current protection for both currentsensing and standard MOSFETs. In addition, the MIC5013 works well in applications where, for faster switching times, the supply is bootstrapped from the MOSFET source output. Low voltage, high-side drivers (such as shown in the Test Circuit) are the slowest; their speed is reflected in the gate turn-on time specifications. The fastest drivers are the low-side and bootstrapped high-side types. Load current switching times are often much faster than the time to full gate enhancement, depending on the circuit type, the MOSFET, and the load. Turn-off times are essentially the same for all circuits (less than $10 \mu \mathrm{~S}$ to $\mathrm{V}_{\mathrm{GS}}=1 \mathrm{~V}$ ). The choice of one topology over another is based on a combination of considerations including speed, voltage, and desired system characteristics. Each topology is described in this section. Note that $I_{\mathrm{L}}$, as used in the design equations, is the load current that just trips the over-current comparator.

Low-Side Driver with Current Shunt (Figure 2). The overcurrent comparator monitors $R S$ and trips if $\mathrm{I}_{\mathrm{L}} \times \mathrm{R}_{\mathrm{S}}$ exceeds $V_{\text {TRIP }}$. $R$ is selected to produce the desired trip voltage.
As a guideline, keep $V_{\text {TRIP }}$ within the limits of 100 mV and $500 \mathrm{mV}\left(\mathrm{R}_{\mathrm{TH}}=3.3 \mathrm{k} \Omega\right.$ to $\left.20 \mathrm{k} \Omega\right)$. Thresholds at the high end offer the best noise immunity, but also compromise switch drop (especially in low voltage applications) and power dissipation.
The trip current is set higher than the maximum expected load current-typically twice that value. Trip point accuracy is a function of resistor tolerances, comparator offset (only a few millivolts), and threshold bias voltage (V2). The values shown in Figure 2 are designed for a trip current of 20 amperes. It is important to ground pin 4 at the current shunt $R_{S}$, to eliminate the effects of ground resistance.
A key advantage of the low-side topology is that the load supply is limited only by the MOSFET BVDSS rating. Clamping may be required to protect the MOSFET drain


Figure 3. High-Side Driver with Current Shunt

## Applications Information (Continued)



Figure 4. Low-Side Driver with Current-Sensing MOSFET
terminal from inductive switching transients. The MIC5013 supply should be limited to 15 V in low-side topologies; otherwise, a large current will be forced through the gate clamp zener.
Low-side drivers constructed with the MIC501X family are also fast; the MOSFET gate is driven to near supply immediately when commanded ON. Typical circuits achieve 10 V enhancement in $10 \mu \mathrm{~S}$ or less on a 12 to 15 V supply.
High-Side Driver with Current Shunt (Figure 3). The comparator input pins (source and sense) float with the current sensing resistor $\left(R_{S}\right)$ on top of the load. R1 and R2 add a small, additional potential to $\mathrm{V}_{\text {TRIP }}$ to prevent falsetriggering of the over-current shutdown circuit with open or inductive loads. R1 is sized for a current flow of 1 mA , while R2 contributes a drop of 100 mV . The shunt voltage should be 200 to 500 mV at the trip point. The example of Figure 3 gives a 10A trip current when the output is near supply. The trip point is somewhat reduced when the output is at ground as the voltage drop across R1 (and therefore R2) is zero.
High-side drivers implemented with MIC5013 predrivers are self-protected against inductive switching transients. During turn-off an inductive load will force the MOSFET source 5 V or more below ground, while the predriver holds the gate at ground potential. The MOSFET is forced into conduction, and it dissipates the energy stored in the load inductance. The MIC5013 source and sense pins (3 and 4) are designed to withstand this negative excursion without damage. External clamp diodes are unnecessary.
Current Shunts ( $\mathrm{R}_{\mathrm{S}}$ ). Low-valued resistors are necessary for use at $R_{S}$.Values for $R_{S}$ range from 5 to $50 \mathrm{~m} \Omega$, at 2 to 10W. Worthy of special mention are Kelvin-sensed, "fourterminal" units supplied by a number of manufacturers ${ }^{\dagger}$
(see next page). Kelvin-sensed resistors eliminate errors caused by lead and terminal resistances, and simplify product assembly. 10\% tolerance is normally adequate, and with shunt potentials of 200 mV thermocouple effects are insignificant. Temperature coefficient is important; a linear, $500 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ change will contribute as much as $10 \%$ shift in the over-current trip point. Most power resistors designed for current shunt service drift less than 100 ppm/ ${ }^{\circ} \mathrm{C}$.
Low-Side Driver with Current Sensing MOSFET (Figure 4). Several manufacturers now supply power MOSFETs in which a small sampling of the total load current is diverted to a "sense" pin. One additional pin, called "Kelvin source," is included to eliminate the effects of resistance in the source bond wires. Current-sensing MOSFETs are specified with a sensing ratio " $S$ " which describes the relationship between the on-resistance of the sense connection and the body resistance "R" of the main source pin. Current sensing MOSFETs eliminate the current shunt required by standard MOSFETs.
The design equations for a low-side driver using a current sensing MOSFET are shown in Figure 4. " S " is specified on the MOSFET's datasheet, and "R" must be measured or estimated. VTRIP must be less than $R \times I_{L}$, or else $R_{S}$ will become negative. Substituting a MOSFET with higher onresistance, or reducing $\mathrm{V}_{\text {TRIP }}$ fixes this problem. $\mathrm{V}_{\text {TRIP }}=$ 100 to 200 mV is suggested. Although the load supply is limited only by MOSFET ratings, the MIC5013 supply should be limited to 15 V to prevent damage to the gate clamp zener. Output clamping is necessary for inductive loads.
" $R$ " is the body resistance of the MOSFET, excluding bond

Applications Information (Continued)


Figure 5. Time-Variable Trip Threshold
resistances. $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ as specified on MOSFET data sheets includes bond resistances. A Kelvin-connected ohmmeter (using TAB and SOURCE for forcing, and SENSE and KELVIN for sensing) is the best method of evaluating "R." Alternatively, "R" can be estimated for large MOSFETs $\left(R_{D S(O N)} \leq 100 \mathrm{~m} \Omega\right.$ ) by simply halving the stated $R_{D S(O N)}$, or by subtracting 20 to $50 \mathrm{~m} \Omega$ from the stated $R_{D S(O N)}$ for smaller MOSFETs.
High-Side Driver with Current Sensing MOSFET (Figure 5). The design starts by determining the value of " S " and " $R$ " for the MOSFET (use the guidelines described for the lowside version). Let $\mathrm{V}_{\text {TRIP }}=100 \mathrm{mV}$, and calculate $\mathrm{R}_{\mathrm{S}}$ for a desired trip current. Next calculate $\mathrm{R}_{\mathrm{TH}}$ and R1. The trip point is somewhat reduced when the output is at ground as the voltage drop across R1 is zero. No clamping is required for inductive loads, but may be added to reduce power dissipation in the MOSFET.

## Typical Applications

Start-up into a Dead Short. If the MIC5013 attempts to turn on a MOSFET when the load is shorted, a very high current flows. The over-current shutdown will protect the MOSFET, but only after a time delay of 5 to $10 \mu \mathrm{~S}$. The MOSFET must be capable of handling the overload; consult the device's SOA curve. If a short circuit causes the MOSFET to exceed its $10 \mu$ S SOA, a small inductance in series with the source can help limit di/dt to control the peak current during the 5 to $10 \mu \mathrm{~S}$ delay.
When testing short-circuit behavior, use a current probe rated for both the peak current and the high di/dt.
The over-current shutdown delay varies with comparator overdrive, owing to noise filtering in the comparator. A delay of up to $100 \mu \mathrm{~S}$ can be observed at the threshold of shutdown. A 20\% overdrive reduces the delay to near minimum.
Incandescent Lamps. The cold filament of an incandescent lamp exhibits less than one-tenth as much resistance as when the filament is hot. The initial turn-on current of a


Figure 6. Bootstrapped
High-Side Driver
\#6014 lamp is about 70A, tapering to 4.4A after a few hundred milliseconds. It is unwise to set the over-current trip point to 70A to accommodate such a load. A "resistive" short that draws less than 70A could destroy the MOSFET by allowing sustained, excessive dissipation. If the over-current trip point is set to less than 70A, the MIC5013 will not start a cold filament. The solution is to start the lamp with a high trip point, but reduce this to a reasonable value after the lamp is hot.
The MIC5013 over-current shutdown circuit is designed to handle this situation by varying the trip point with time (see Figure 5). $\mathrm{R}_{\mathrm{TH} 1}$ functions in the conventional manner, providing a current limit of approximately twice that required by the lamp. $\mathrm{R}_{\mathrm{TH} 2}$ acts to increase the current limit at turnon to approximately 10 times the steady-state lamp current. The high initial trip point decays away according to a 20 mS time constant contributed by $\mathrm{C}_{\mathrm{TH}} \cdot \mathrm{R}_{\mathrm{TH} 2}$ could be eliminated with $\mathrm{C}_{\mathrm{TH}}$ working against the internal $1 \mathrm{k} \Omega$ resistor, but this results in a very high over-current threshold. As a rule of thumb design the over-current circuitry in the conventional manner, then add the $\mathrm{R}_{\mathrm{TH} 2} / \mathrm{C}_{\mathrm{TH}}$ network to allow for lamp start-up. Let $R_{T H 2}=\left(R_{T H 1} \div 10\right)-1 \mathrm{k} \Omega$, and choose a capacitor that provides the desired time constant working against $R_{T H 2}$ and the internal $1 \mathrm{k} \Omega$ resistor.
When the MIC5013 is turned off, the threshold pin (2) appears as an open circuit, and $\mathrm{C}_{\mathrm{TH}}$ is discharged through $\mathrm{R}_{\mathrm{TH} 1}$ and $\mathrm{R}_{\mathrm{TH} 2}$. This is much slower than the turn-on time constant, and it simulates the thermal response of the filament. If the lamp is pulse-width modulated, the current limit will be reduced by the residual charge left in $\mathrm{C}_{\mathrm{TH}}$.
Modifying Switching Times. Do not add external capacitors to the gate to slow down the switching time. Add a resistor ( $1 \mathrm{k} \Omega$ to $51 \mathrm{k} \Omega$ ) in series with the gate of the MOSFET to achieve this result.
Bootstrapped High-Side Driver (Figure 6). The speed of a high-side driver can be increased to better than $10 \mu \mathrm{~S}$ by bootstrapping the supply off of the MOSFET source. This

## Applications Information (Continued)



Figure 7. 10-Ampere Electronic Circuit Breaker
topology can be used where the load is pulse-width modulated $(100 \mathrm{~Hz}$ to 20 kHz$)$, or where it is energized for only a short period of time ( $\leq 25 \mathrm{mS}$ ). If the load is left energized for a long period of time ( $>25 \mathrm{mS}$ ), the bootstrap capacitor will discharge and the MIC5013 supply pin will fall to $\mathrm{V}+=\mathrm{V}_{\mathrm{DD}}$ -1.4 . Under this condition pins 3 and 4 will be held above $\mathrm{VD}_{+}$ and may false trigger the over-current circuit. A larger capacitor will lengthen the maximum "on" time; $1000 \mu \mathrm{~F}$ will hold the circuit up for 2.5 seconds, but requires more charge time when the circuit is turned off. The optional Schottky

Figure 8. Improved Opto-Isolator Performance


## Applications Information (Continued)

barrier diode improves turn-on time on supplies of less than 10V.
Since the supply current in the "off" state is only a small leakage, the 100 nF bypass capacitor tends to remain charged for several seconds after the MIC5013 is turned off. In a PWM application the chip supply is actually much higher than the system supply, which improves switching time.
Electronic Circuit Breaker (Figure 7). The MIC5013 forms the basis of a high-performance, fast-acting circuit breaker. By adding feedback from FAULT to INPUT the breaker can be made to automatically reset. If an over-current condition occurs, the circuit breaker shuts off. The breaker tests the load every 18 mS until the short is removed, at which time the circuit latches ON. No reset button is necessary.
Opto-Isolated Interface (Figure 8). Although the MIC5013 has no special input slew rate requirement, the lethargic transitions provided by an opto-isolator may cause oscillations on the rise and fall of the output. The circuit shown accelerates the input transitions from a 4N35 opto-isolator by adding hysteresis. Opto-isolators are used where the control circuitry cannot share a common ground with the MIC5013 and high-current power supply, or where the control circuitry is located remotely. This implementation is intrinsically safe; if the control line is severed the MIC5013 will turn OFF.
Fault-Protected Industrial Switch (Figure 9). The most common manual control for industrial loads is a push button on/off switch. The "on" button is physically arranged in a recess so that in a panic situation the "off" button, which extends out from the control box, is more easily pressed. This circuit is compatible with control boxes such as the CR2943 series (GE). The circuit is configured so that if both switches close simultaneously, the "off" button has prece-
dence. If there is a fault condition the circuit will latch off, and it can be reset by pushing the "on" button.
This application also illustrates how two (or more) MOSFETs can be paralleled. This reduces the switch drop, and distributes the switch dissipation into multiple packages.

High-Voltage Bootstrap (Figure 10). Although the MIC5013 is limited to operation on 7 to 32 V supplies, a floating bootstrap arrangement can be used to build a high-side switch that operates on much higher voltages. The MIC5013 and MOSFET are configured as a low-side driver, but the load is connected in series with ground. The high speed normally associated with low-side drivers is retained in this circuit.

Power for the MIC5013 is supplied by a charge pump. A 20 kHz square wave ( $15 \mathrm{Vp}-\mathrm{p}$ ) drives the pump capacitor and delivers current to a $100 \mu \mathrm{~F}$ storage capacitor. A zener diode limits the supply to 18 V . When the MIC5013 is off, power is supplied by a diode connected to a 15 V supply. The circuit of Figure 8 is put to good use as a barrier between low voltage control circuitry and the 90 V motor supply.
Half-Bridge Motor Driver (Figure 11). Closed loop control of motor speed requires a half-bridge driver. This topology presents an extra challenge since the two output devices should not cross conduct (shoot-through) when switching. Cross conduction increases output device power dissipation and, in the case of the MIC5013, could trip the overcurrent comparator. Speed is also important, since PWM control requires the outputs to switch in the 2 to 20 kHz range.
The circuit of Figure 11 utilizes fast configurations for both the top- and bottom-side drivers. Delay networks at each input provide a 2 to $3 \mu \mathrm{~S}$ dead time effectively eliminating cross conduction. Both the top- and bottom-side drivers are


## Applications Information (Continued)

protected, so the output can be shorted to either rail without damage.
The top-side driver is based on the bootstrapped circuit of Figure 6, and cannot be switched on indefinitely. The bootstrap capacitor $(1 \mu \mathrm{~F})$ relies on being pulled to ground by the bottom-side output to recharge. This limits the maximum duty cycle to slightly less than $100 \%$.

Two of these circuits can be connected together to form an H -bridge. If the H -bridge is used for locked antiphase control, no special considerations are necessary. In the case of sign/magnitude control, the "sign" leg of the Hbridge should be held low (PWM input held low) while the other leg is driven by the magnitude signal.
If current feedback is required for torque control, it is available in chopped form at the bottom-side driver's $22 \mathrm{~m} \Omega$ current-sensing resistor.
Time-Delay Relay (Figure 12). The MIC5013 forms the basis of a simple time-delay relay. As shown, the delay commences when power is applied, but the $100 \mathrm{k} \Omega / 1 \mathrm{~N} 4148$
could be independently driven from an external source such as a switch or another high-side driver to give a delay relative to some other event in the system.
Hysteresis has been added to guarantee clean switching at turn-on. Note that an over-current condition latches the relay in a safe, OFF condition. Operation is restored by either cycling power or by momentarily shorting pin 1 to ground.
Motor Driver with Stall Shutdown (Figure 13). Tachometer feedback can be used to shut down a motor driver circuit when a stall condition occurs. The control switch is a 3-way type; the "START" position is momentary and forces the driver ON. When released, the switch returns to the "RUN" position, and the tachometer's output is used to hold the MIC5013 input ON. If the motor slows down, the tach output is reduced, and the MIC5013 switches OFF. Resistor"R" sets the shutdown threshold. If the output current exceeds 30A, the MIC5013 shuts down and remains in that condition until the momentary "RESET" button is pushed. Control is then returned to the START/RUN/ STOP switch.


Figure 11. Half-Bridge

## Motor Driver



Figure 12. Time-Delay Relay with 30A Over-Current Protection


Figure 13. Motor Stall Shutdown

## Applications Information (Continued)

## Gate Control Circuit

When applying the MIC5010, it is helpful to understand the operation of the gate control circuitry (see Figure 14). The gate circuitry can be divided into two sections: 1) charge pump (oscillator, Q1-Q5, and the capacitors) and 2) gate turn-off switch (Q6).
When the MIC5010 is in the OFF state, the oscillator is turned off, thereby disabling the charge pump. Q5 is also turned off, and Q6 is turned on. Q6 holds the gate pin (G) at ground potential which effectively turns the external MOSFET off.
Q6 is turned off when the MIC5010 is commanded on. Q5 pulls the gate up to supply (through 2 diodes). Next, the charge pump begins supplying current to the gate. The gate accepts charge until the gate-source voltage reaches 12.5 V and is clamped by the zener diode.
A 2-output, three-phase clock switches Q1-Q4, providing a quasi-tripling action. During the initial phase Q4 and Q2 are ON. C1 is discharged, and C 2 is charged to supply through

Q5. For the second phase Q4 turns off and Q3 turns on, pushing pin C2 above supply (charge is dumped into the gate). Q3 also charges C1. On the third phase Q2 turns off and Q1 turns on, pushing the common point of the two capacitors above supply. Some of the charge in C1 makes its way to the gate. The sequence is repeated by turning Q2 and Q4 back on, and Q1 and Q3 off.
In a low-side application operating on a 12 to 15 V supply, the MOSFET is fully enhanced by the action of Q5 alone. On supplies of more than approximately 14 V , current flows directly from Q5 through the zener diode to ground. To prevent excessive current flow, the MIC5010 supply should be limited to 15 V in low-side applications.
The action of Q5 makes the MIC5010 operate quickly in low-side applications. In high-side applications Q5 precharges the MOSFET gate to supply, leaving the charge pump to carry the gate up to full enhancement 10 V above supply. Bootstrapped high-side drivers are as fast as lowside drivers since the chip supply is boosted well above the drain at turn-on.


Figure 14. Gate Control Circuit Detail

## Low Cost MOSFET Predrivers

## General Description

The MIC5014/5015 MOSFET predrivers are members of the MIC501x family. These versatile drivers are designed to provide gate enhancement above the positive supply for an N channel FET used in high or low side switching applications.
The MIC5014/5015 devices have many improvements in addition to the ease of use and versatility of the earlier members of the MIC5010 family. Operation down to 2.75 V allows the MIC5014/5015 to drive standard or logic level FETs in 2.75 to 5 V low side applications by boosting the gate voltage above the positive supply. This feature makes these devices ideally suited for laptop/notebook computer applications.
The MIC5014/5015 devices are considerably more rugged than their predecessors, having both "load dump" and "reverse battery" capability. They can handle an output swing of up to 20 V below ground, which can occur when driving an inductive load. An overvoltage shutdown at 35 V prevents damage due to supply excursions. These features make the MIC5014/5015 ideal for use in automotive applications.

As in the MIC5011, an internal zener clamp is provided to protect the gate of the external FET. The value of this zener clamp has been increased from 12.5 V to 15 V to allow more flexibility in design, and it has been upgraded to provide voltage regulation. The MIC5014 is pin to pin compatible with the MIC5011except for the optional speed-up capacitor pins, which are not connected in the MIC5014. The MIC5015 is an inverting version of the MIC5014.

## Features

- 2.75 V to 30 V operation
- $100 \mu \mathrm{~A}$ maximum supply current at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$
- $15 \mu \mathrm{~A}$ typical standby current in the "off" state
- Internal charge pump to drive the gate of an N -channel power FET above supply
- Internal 15 V zener clamp for gate protection
- Minimum external parts count
- Can be used to boost drive to low-side power or logic level FETs
- Implements high or low-side drivers
- Can withstand a 60V voltage transient (load dump).
- Designed to withstand having an input or output driven to 20 V below the negative rail (inductive load).
- Reverse battery protected to -20V
- $1 \mu \mathrm{~A}$ pull-off on the control input
- Available in inverting (MIC5015) and noninverting (MIC5014) forms.
- Overvoltage shutdown at 35 V
- TTL compatible input


## Applications

- Automotive motor/lamp/solenoid drive
- "Sleep-mode" battery saver switch for notebook/laptop computers
- Solenoid/solenoid-valve drive
- Heater switching
- Motion control
- Power bus switching
- Incandescent or halogen lamp driver


## Typical Application



## Ordering Information

| Part <br> Number* | Temperature <br> Range | Package |
| :--- | :--- | :---: |
| MIC5014AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Pin CERDIP |
| MIC5014AJB ${ }^{\dagger}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Pin CERDIP |
| MIC5014BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Pin SOIC |
| MIC5014BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Pin Plastic DIP |
| MIC5015AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Pin CERDIP |
| MIC5015AJB | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Pin CERDIP |
| MIC5015BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Pin SOIC |
| MIC5015BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Pin Plastic DIP |

* Note: MIC5014 Non-Inverting Predrivers MIC5015 Inverting Predrivers
${ }^{\dagger}$ AJB indicates units screened to MIL-STD 883, Method 5004, condition $B$, and burned-in for 1-week.

Figure 1. 3 Volt "Sleep-mode" Switch with a Logic Level FET

## Block Diagram



## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | V+ | Supply pin; must be decoupled to isolate from large transients caused by the power <br> FET drain. $10 \mu$ F is recommended close to pins 1 and 4. |
| 2 | Input | Turns on power MOSFET when taken above (or below) threshold (1.0V typical). <br> Pin 2 requires $\sim 1 \mu$ to switch. |
| 3 | Source | Connects to source lead of power FET and is the return for the gate clamp zener. <br> Pin 3 can safely swing to -20 V when turning off inductive loads. |
| 4 | Ground |  |
| 5 | Gate | Drives and clamps the gate of the power FET. |
| $6,7,8$ | NC | No internal connection. |

## Absolute Maximum Ratings <br> (Notes 1,2)

Supply Voltage ( $\mathrm{V}^{+}$), DIP pins 10, 12
Input Voltage, DIP pins 14, 11
Source Voltage, DIP pins 2, 5
Source Current, DIP pins 2, 5
Gate Voltage, DIP pins 4, 6
Junction Temperature
-20 V to 60 V
-20 V to $\mathrm{V}^{+}$
-20 V to $\mathrm{V}^{+}$
50 mA
-20 V to 50 V
$150^{\circ} \mathrm{C}$

## Operating Ratings (Notes 1,2)

| $\theta_{\text {JA }}$ (Plastic DIP) | $160^{\circ} \mathrm{C} / \mathrm{W}$ |
| :--- | ---: |
| $\theta_{\text {JA }}$ (Ceramic DIP) | $125^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JA }}$ (SOIC) | $170^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ambient Temperature: B version | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Ambient Temperature: A version | $+55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature | $260^{\circ} \mathrm{C}$ |
| (max soldering time: 10 seconds) |  |
| Supply Voltage $(\mathrm{V}+)$ | 2.75 V to 30 V |

Electrical Characteristics (Note 3) $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter |  | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current | $\mathrm{V}^{+}=30 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}$ De-Asserted (Note 5) |  | 0.1 | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}$ Asserted (Note 5) |  | 5.0 | 8.5 | mA |
|  | $\mathrm{V}^{+}=5 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}$ De-Asserted |  | 0.1 | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}$ Asserted |  | 60 | 100 |  |
|  | $\mathrm{V}^{+}=3 \mathrm{~V}$ | $\mathrm{V}_{\text {IV }}$ De-Asserted |  | 0.1 | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}$ Asserted |  | 25 | 35 |  |
| Logic Input Voltage Threshold $\mathrm{V}_{\mathrm{IN}}$ | $\begin{aligned} & 3.0 \mathrm{~V} \leq \mathrm{V}+30 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | Digital Low Level |  |  | 0.8 | V |
|  |  | Digital High Level | 2.0 |  |  |  |
| Logic Input Current MIC5014 (non-inverting) | $3.0 \mathrm{~V} \leq \mathrm{V}^{+} \leq 30 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}$ Low | -2.0 | 0 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}$ High |  | 1.0 | 2.0 |  |
| Logic Input Current MIC5015 (inverting) | $3.0 \mathrm{~V} \leq \mathrm{V}^{+} \leq 30 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}$ Low | -2.0 | -1.0 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}$ High |  | -1.0 | 2.0 |  |
| Input Capacitance |  |  |  | 5.0 |  | pF |
| Gate Enhancement <br> $\mathrm{V}_{\text {GATE }}-\mathrm{V}_{\text {SUPPLY }}$ | $3.0 \mathrm{~V} \leq \mathrm{V}^{+} \leq 30 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}$ Asserted | 4.0 |  | 17 | V |
| Zener Clamp <br> $V_{\text {Gate }}-V_{\text {SOURCE }}$ | $8.0 \mathrm{~V} \leq \mathrm{V}^{+} \leq 30 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}$ Asserted | 13 | 15 | 17 | V |
| Gate Turn-on Time, ton (Note 4) | $\begin{aligned} & \mathrm{V}^{+}=4.5 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF} \end{aligned}$ | $\mathrm{V}_{\text {IN }}$ switched on, measure time for $\mathrm{V}_{\text {Gate }}$ to reach $\mathrm{V}^{+}+4 \mathrm{~V}$ |  | 2.5 | 8.0 | mS |
|  | $\begin{aligned} & \mathrm{V}^{+}=12 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF} \end{aligned}$ | As above, measure time for $\mathrm{V}_{\text {GATE }}$ to reach $\mathrm{V}^{+}+4 \mathrm{~V}$ |  | 90 | 140 | $\mu \mathrm{S}$ |
| Gate Turn-off Time, toff (Note 4) | $\begin{aligned} & \mathrm{V}^{+}=4.5 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF} \end{aligned}$ | $\mathrm{V}_{\text {IN }}$ switched off, measure time for $\mathrm{V}_{\text {Gate }}$ to reach 1 V |  | 6.0 | 30 | $\mu \mathrm{S}$ |
|  | $\begin{aligned} & \mathrm{V}^{+}=12 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF} \\ & \hline \end{aligned}$ | As above, measure time for $V_{\text {Gate }}$ to reach 1 V |  | 6.0 | 30 | $\mu \mathrm{S}$ |
| Overvoltage Shutdown Threshold |  |  | 35 | 37 | 39 | V |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2: The MIC5014/5015 is ESD sensitive.
Note 3: Minimum and maximum Electrical Characteristics are $100 \%$ tested at $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{T}_{A}=85^{\circ} \mathrm{C}$, and $100 \%$ guaranteed over the entire operating temperature range. Typicals are characterized at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.
Note 4: Test conditions reflect worst case high-side driver performance. Low-side and bootstrapped topologies are significantly faster-see Applications Information. Maximum value of switching time seen at $125^{\circ} \mathrm{C}$, unit operated at room temperature will reflect the typical value shown.
Note 5: "Asserted" refers to a logic high on the MIC5014 and a logic low on the MIC5015.

Typical Characteristics: (Note: All data was taken using a FET probe to eliminate inaccuracy due to resistive loading.)


High Side Turn-on Time for Gate $=4 V+$ Supply


High Side Turn-on Time for Gate $=\mathbf{4 V}+$ Supply



High Side Turn-on Time
for Gate = 10 V + Supply


High Side Turn-on Time
for Gate = $10 \mathrm{~V}+$ Supply


Typical Characteristics (Continued)


## Applications Information

## Functional Description

The MIC5014 is functionally and pin for pin compatible with the MIC5011, except for the omission of the optional speedup capacitor pins, which are available on the MIC5011. The MIC5015 is an inverting configuration of the MIC5014.

The internal functions of these devices are controlled via a logic block (refer to block diagram) connected to the control input (pin 2). When the input is off (low for the MIC5014, and high for the MIC5015), all functions are turned off, and the gate of the external power MOSFET is held low via two N channel switches. This results in a very low standby current; $15 \mu$ A typical, which is necessary to power an internal bandgap. When the input is driven to the "ON" state, the N-channel switches are turned off, the charge pump is turned on, and the P-channel switch between the charge pump and the gate turns on, allowing the gate of the power FET to be charged. The op amp and internal zener form an active regulator which shuts off the charge pump when the gate voltage is high enough. This is a feature not found on the MIC5011.

The charge pump incorporates a 100 kHz oscillator and onchip pump capacitors capable of charging a $1,000 \mathrm{pF}$ load in $90 \mu \mathrm{~S}$ typical. In addition to providing active regulation, the internal 15 V zener is included to prevent exceeding the $\mathrm{V}_{\mathrm{GS}}$ rating of the power MOSFET at high supply voltages.

The MIC5014/15 devices have been improved for greater ruggedness and durability. All pins can withstand being pulled 20 V below ground without sustaining damage, and the supply pin can withstand an overvoltage transient of 60 V for 1S. An overvoltage shutdown has also been included, which turns off the device when the supply exceeds 35 V .

## Construction Hints

High current pulse circuits demand equipment and assembly techniques that are more stringent than normal, low current lab practices. The following are the sources of pitfalls most often encountered during prototyping: Supplies : Many bench power supplies have poor transient response. Circuits that are being pulse tested, or those that operate by pulse-width modulation will produce strange results when used with a supply that has poor ripple rejection, or a peaked transient response. Always monitor the power supply voltage that appears at the drain of a high side driver (or the supply side of the load for a low side driver) with an oscilloscope. It is not uncommon to find bench power supplies in the 1 kW class that overshoot or undershoot by as much as $50 \%$ when pulse loaded. Not only will the load current and voltage measurements be affected, but it is possible to overstress various components, especially electrolytic capacitors, with possibly catastrophic results. A $10 \mu \mathrm{~F}$ supply bypass capacitor at the chip is recommended. Residual resistances: Resistances in circuit connections may also cause confusing results. For example, a circuit may employ a $50 \mathrm{~m} \Omega$ power MOSFET for low voltage drop, but unless careful construction techniques are used, one could easily add 50 to $100 \mathrm{~m} \Omega$
resistance. Do not use a socket for the MOSFET. If the MOSFET is a TO-220 type package, make high current connections to the drain tab. Wiring losses have a profound effect on high-current circuits. A floating milliohmeter can identify connections that are contributing excess drop under load.

## Low Voltage Testing

As the MIC5014/MIC5015 have relatively high output impedances, a normal oscilloscope probe will load the device. This is especially pronounced at low voltage operation. It is recommended that a FET probe or unity gain buffer be used for all testing.

## Circuit Topologies

The MIC5014 and MIC5015 are well suited for use with standard power MOSFETs in both low and high side driver configurations. In addition, the lowered supply voltage requirements of these devices make them ideal for use with logic level FETs in high side applications with a supply voltage of 3 to 4 V . (If higher supply voltages [ $>4 \mathrm{~V}$ ] are used with logic level FETs, an external zener clamp must be supplied to ensure that the maximum $\mathrm{V}_{\mathrm{GS}}$ rating of the logic FET [10V] is not exceeded.) In addition, a standard IGBT can be driven using these devices.

Choice of one topology over another is usually based on speed vs. safety. The fastest topology is the low side driver, however, it is not usually considered as safe as high side driving as it is easier to accidentally short a load to ground than to $\mathrm{V}_{\mathrm{cc}}$. The slowest, but safest topology is the high side driver; with speed being inversely proportional to supply voltage. It is the preferred topology for most military and automotive applications. Speed can be improved considerably by bootstrapping from the supply.

All topologies implemented using these devices are well suited to driving inductive loads, as either the gate or the source pin can be pulled 20 V below ground with no effect. External clamp diodes are unnecessary, except for the case in which a transient may exceed the overvoltage trip point.

High Side Driver (Figure 1) The high side topology shown here is an implementation of a "sleep-mode" switch for a laptop or notebook computer which uses a logic level FET. A standard power FET can easily be substituted when supply
voltages above 4 V are required.

Figure 2: Low Side Driver


Low Side Driver (Figure 2) A key advantage of this topology, as previously mentioned, is speed. The MOSFET gate is driven to near supply immediately when the MIC5014/15 is turned on. Typical circuits reach full enhancement in $50 \mu \mathrm{~S}$ or less with a 15 V supply.

Bootstrapped High Side Driver (Figure 3) The turn-on time of a high side driver can be improved to faster than $40 \mu \mathrm{~S}$ by bootstrapping the supply with the MOSFET source. The Schottky barrier diode prevents the supply pin from dropping more than 200 mV below the drain supply and improves turnon time. Since the supply current in the "off" state is only a small leakage, the 100 nF bypass capacitor tends to remain charged for several seconds after the MIC5014/15 is turned off. Faster speeds can be obtained at the expense of supply voltage (the overvoltage shutdown will turn the part off when the bootstrapping action pulls the supply pin above 35 V ) by using a larger capacitor at the junction of the two 1N4001 diodes. In a PWM application (this circuit can be used for either PWM'ed or continuously energized loads), the chip supply is sustained at a higher potential than the system supply, which improves switching time.
2.75 to 30 V


High Side Driver With Current Sense (Figure 4) Although no current sense function is included on the MIC5014/15 devices, a simple current sense function can be realized via the addition of one more active component; an LM301A op amp used as a comparator. The positive rail of the op amp is tied to $\mathrm{V}^{+}$, and the negative rail is tied to ground. This op amp was chosen as it can withstand having input transients that swing below the negative rail, and has common mode range almost to the positive rail.

The inverting side of this comparator is tied to a voltage divider which sets the voltage to $\mathrm{V}^{+}-\mathrm{V}_{\text {TRIP }}$. The non inverting side is tied to the node between the drain of the FET and the sense resistor. If the overcurrent trip point is not exceeded, this node will always be pulled above $\mathrm{V}^{+}-\mathrm{V}_{\text {TRIP }}$, and the output of the comparator will be high which feeds the control input of the MIC5014 (polarities should be reversed if the MIC5015 is used). One the overcurrent trip point has been reached, the comparator will golow, which shuts off the MIC5014. When the
the short is removed, feedback to the input pin insures that the MIC5014 will turn back on. This output can also be level shifted and sent to an I/O port of a microcontroller for intelligent control.

Current Shunts $\left(R_{s}\right)$. Low valued resistors are necessary for use at $R_{s}$. Resistors are available with values ranging from 1 to $50 \mathrm{~m} \Omega$, at 2 to 10 W . If a precise overcurrent trip point is not necessary, then a nonprecision resistor or even a measured PCB trace can serve as $R_{s}$. The major cause of drift in resistor values with such resistors is temperature coefficient; the designer should be aware that a linear, $500 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ change will contribute as much as $10 \%$ shift in the overcurrent trip point. If this is not acceptable, a power resistor designed for current shunt service (drifts less than $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ), or a Kelvin-sensed resistor may be used. ${ }^{\dagger}$


Figure 4. High Side Driver With Overcurrent Shutdown
$\dagger$ Suppliers of Precision Power Resistors:
Dale Electronics, Inc., 2064 12th Ave., Columbus, NE 68601. (402) 5653131
International Resistive Co., P.O. Box 1860, Boone,NC 28607-1860. (704) 264-8861

Isotek Corp., 566 Wilbur Ave. Swansea, MA 02777. (508) 673-2900
Kelvin, 14724 Ventura Blvd., Ste. 1003, Sherman Oaks, CA 91403-3501. (818) 990-1192

RCD Components, Inc., 520 E. Industrial Pk. Dr., Manchester, NH 03103. (603) 669-0054

Ultronix, Inc., P.O. Box 1090, Grand Junction, CO 81502 (303) 242-0810
High Side Driver With Delayed Current Sense (Figure 5) Delay of the overcurrent detection to accomodate high inrush loads such as incandescent or halogen lamps can be accomplished by adding an LM3905 timer as a one shot to provide an open collector pulldown for the comparator output such that the control input of the MIC5015 stays low for a preset amount of time without interference from the current sense circuitry. Note that an MIC5015 must be used in this application (figure 5), as an inverting control input is necessary. The delay time is set by the RC time constant of the external components on pins 3 and 4 of the timer; in this case, 6 mS was chosen.

An LM3905 timer was used instead of a 555 as it provides a clean transition, and is almost impossible to make oscillate. Good bypassing and noise immunity is essential in this circuit to prevent spurious op amp oscillations.


Figure 5: High Side Driver With Delayed Overcurrent Shutdown

## Typical Applications

Variable Supply Low Side Driver for Motor Speed Control (Figure 6) The internal regulation in the MIC5014/15 allows a steady gate enhancement to be supplied while the MIC5014/15 supply varies from 5 V to 30 V , without damaging the internal gate to source zener clamp. This allows the speed of the DC motor shown to be varied by varying the supply voltage.


Figure 6: DC Motor Speed Control/Driver
Solenoid Valve Driver (Figure 7) High power solenoid valves are used in many industrial applications requiring the timed dispensing of chemicals or gases. When the solenoid is activated, the valve opens (or closes), releasing (or stopping) fluid flow. A solenoid valve, like all inductive loads, has a considerable "kickback" voltage when turned off, as current cannot change instantaneously through an inductor. In most
applications, it is acceptable to allow this voltage to momentarily turn the MOSFET back on as a way of dissipating the inductor's current. However, if this occurs when driving a solenoid valve with a fast switching speed, chemicals or gases may be inadvertantly be dispensed at the wrong time with possibly disasterous consequences. Also, too large of a kickback voltage (as is found in larger solenoids) can damage the MIC5014 or the power FET by forcing the Source node below ground (the MIC5014 can be driven up to 20 V below ground before this happens). A catch diode has been included in this design to provide an alternate route for the inductive kickback current to flow. The $5 \mathrm{k} \Omega$ resistor in series with this diode has been included to set the recovery time of the solenoid valve.


Figure 7: Solenoid Valve Driver

Incandescent/Halogen Lamp Driver (Figure 8) The combination of an MIC5014/5015 and a power FET makes an effective driver for a standard incandescent or halogen lamp load. Such loads often have high inrush currents, as the resistance of a cold filament is less than one-tenth as much as when it is hot. Power MOSFETs are well suited to this application as they have wider safe operating areas than do power bipolar transistors. It is important to check the SOA curve on the data sheet of the power FET to be used against the estimated or measured inrush current of the lamp in question prior to prototyping to prevent "explosive" results.

If overcurrent sense is to be used, first measure the duration of the inrush, then use the topology of Figure 5 with the RC of the timer chosen to accomodate the duration with suitable guardbanding.


Relay Driver (Figure 9) Some power relay applications require the use of a separate switch or drive control, such as in the case of microprocessor control of banks of relays where a logic level control signal is used, or for drive of relays with high power requirements. The combination of an MIC5014/ 5015 and a power FET also provides an elegant solution to power relay drive.


Figure 9: Relay Driver

Motor Driver With Stall Shutdown (Figure 10) Tachometer feedback can be used to shut down a motor driver circuit when a stall condition occurs. The control switch is a 3 -way type; the "START" position is momentary and forces the driver ON. When released, the switch returns to the "RUN" position, and the tachometer's output is used to hold the MIC5014 input ON. If the motor slows down, the tach output is reduced, and the MIC5014 switches OFF. Resistor "R" sets the shutdown threshold.


Figure 10. Motor Stall Shutdown

Simple DC-DC Converter (Figure 11) The simplest application for the MIC5014 is as a basic one-chip DC-DC converter. As the output (Gate) pin has a relatively high impedance, the output voltage shown will vary significantly with applied load.


Figure 11. DC - DC Converter

High Side Driver With Load Protection (Figure 12) AIthough the MIC5014/15 devices are reverse battery protected, the load and power FET are not, in a typical high side configuration. In the event of a reverse battery condition, the internal body diode of the power FET will be forward biased. This allows the reversed supply access to the load.

The addition of a Schottky diode between the supply and the FET eliminates this problem. The MBR2035CT was chosen as it can withstand 20A continuous and 150A peak, and should survive the rigors of an automotive environment. The two diodes are paralleled to reduce switch loss (forward voltage drop).


Figure 12: High Side Driver WIth Load Protection

Push-Pull Driver With No Cross-Conduction (Figure 13) As the turn-off time of the MIC5014/15 devices is much faster than the turn-on time, a simple push-pull driver with no cross conduction can be made using one MIC5014 and one MIC5015. The same control signal is applied to both inputs; the MIC5014 turns on with the positive signal, and the MIC5015 turns on when it swings low.
This scheme works with no additional components as the relative time difference between the rise and fall times of the MIC5014 is large. However, this does mean that there is
considerable deadtime (time when neither driver is turned on). If this circuit is used to drive an inductive load, catch diodes must be used on each half to provide an alternate path for the kickback current that will flow during this deadtime.

This circuit is also a simple half H -bridge which can be driven with a PWM signal on the input for SMPS or motor drive applications in which high switching frequencies are not desired.


# MIC5016/5017 

## Low Cost Dual MOSFET Predrivers

## General Description

The MIC5016/5017 MOSFET dual predrivers are members of the MIC501X family and are pin compatible with the MIC5012. These versatile drivers are designed to provide gate enhancement above the positive supply for an N channel FET used in high or low side switching applications.

The MIC5016/5017 devices have many improvements in addition to the ease of use and versatility of the earlier members of the MIC5010 family. Operation down to 2.75 V allows the MIC5016/5017 to drive standard or logic level FETs in 2.75 to 5 V low side applications by boosting the gate voltage above the positive supply. This feature makes these devices ideally suited for laptop/notebook computer applications.
The MIC5016/5017s are considerably more rugged than their predecessors, having both "load dump" and "reverse battery" capability. They can handle an output swing of up to 20 V below ground, which can occur when driving an inductive load. An overvoltage shutdown at 35 V prevents damage due to supply excursions. These features make the MIC5016/ 5017 ideal for use in automotive applications.
As in the MIC5011, an internal zener clamp is provided to protect the gate of the external FET. The value of this zener clamp has been increased from 12.5 V to 15 V to allow more flexibility in design, and it has been upgraded to provide voltage regulation. The MIC5017 is an inverting version of the MIC5016.

## Typical Application



## Features

- 2.75 V to 30 V operation
- $100 \mu \mathrm{~A}$ maximum supply current/channel at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$
- $15 \mu \mathrm{~A}$ typical standby current/channel in the "off" state
- Internal charge pump to drive the gate of an N -channel power FET above supply
- Internal 15 V zener clamp for gate protection
- Minimum external parts count
- Can be used to boost drive to low-side power or logic level FETs
- Implements high or low-side drivers
- Can withstand a 60 V voltage transient (load dump).
- Designed to withstand having an input or output driven to 20 V below the negative rail (inductive load).
- Reverse battery protected to -20V.
- $1 \mu \mathrm{~A}$ pull-off on the control input.
- Available in inverting (MIC5017) and noninverting (MIC5016) forms.
- Overvoltage shutdown at 35 V
- TTL compatible inputs


## Applications

- Automotive motor/lamp/solenoid drive
- "Sleep-mode" battery saver switch for notebook/laptop computers
- Solenoid/solenoid - valve drive
- Heater switching
- Motion control
- Power bus switching
- Incandescent or halogen lamp drive


## Ordering Information

| Part <br> Number | Temperature <br> Range | Package |
| :--- | :--- | :--- |
| MIC5016AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 -Pin CERDIP |
| MIC5016AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 -Pin CERDIP |
| MIC5016BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Pin SOIC |
| MIC5016BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -Pin Plastic DIP |
| MIC5017AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 -Pin CERDIP |
| MIC5017AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 -Pin CERDIP |
| MIC5017BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Pin SOIC |
| MIC5017BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -Pin Plastic DIP |

* Note: MIC5016 Dual Non-Inverting Predrivers

MIC5017 Dual Inverting Predrivers

## Block Diagram



## Connection Diagram



## Pin Description

| Pin <br> Name | DIP <br> $(14-$ pin $)$ | SOIC <br> $(16-p i n)$ | Pin <br> Function |
| :---: | :---: | :---: | :--- |
| $\mathrm{V}^{+} \mathrm{A}$ | 12 | 14 | Supply Pin A. Must be decoupled to isolate large transients caused by power <br> FET drain. 10 $\mu \mathrm{F}$ is recommended close to pins 12 and/or 10 and ground. $\mathrm{V}^{+} \mathrm{A}$ <br> and $\mathrm{V}^{+} \mathrm{B}$ may be connected to separate supplies. |
| $\mathrm{V}^{+} \mathrm{B}$ | 10 | 12 | Supply Pin B. See $\mathrm{V}^{+} \mathrm{A}$. |
| Input A | 14 | 16 | Turns on power MOSFET A when asserted. Requires approximately $1 \mu \mathrm{~A}$ to <br> switch. |
| Input B | 11 | 13 | Turns on power MOSFET B. See Input A. |
| Gate A | 4 | 4 | Drives and clamps the gate of power MOSFET A |
| Gate B | 6 | 6 | Drives and clamps the gate of power MOSFET B |
| Source A | 2 | 2 | Connects the source lead of MOSFET A |
| Source B | 5 | 5 | Connects the source lead of MOSFET B |
| Gnd | 3 | 3 | Ground |

## Absolute Maximum Ratings (Notes 1,2 )

Supply Voltage ( $\mathrm{V}^{+}$), DIP pins 10, 12 Input Voltage, DIP pins 14, 11
Source Voltage, DIP pins 2, 5
Source Current, DIP pins 2, 5
Gate Voltage, DIP pins 4, 6
Junction Temperature
-20 V to 60 V -20 V to $\mathrm{V}^{+}$ -20 V to $\mathrm{V}^{+}$

50 mA
-20 V to 50 V
$150^{\circ} \mathrm{C}$

## Operating Ratings (Notes 1,2)

| $\theta_{\text {JA }}$ (Plastic DIP) | $140^{\circ} \mathrm{C} / \mathrm{W}$ |
| :--- | ---: |
| $\theta_{\text {JA }}$ (Ceramic DIP) | $105^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JA }}$ (SOIC) | $110^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ambient Temperature: B version | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Ambient Temperature: A version | $+55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature | $260^{\circ} \mathrm{C}$ |
| (max soldering time: 10 seconds) | 2.75 V to 30 V |

Electrical Characteristics (Note 3) $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter |  | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current (Each Driver Channel) | $\mathrm{V}^{+}=30 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}$ De-Asserted (Note 5) |  | 0.1 | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}$ Asserted (Note 5) |  | 5.0 | 8.5 | mA |
|  | $\mathrm{V}^{+}=5 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}$ De-Asserted |  | 0.1 | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}$ Asserted |  | 60 | 100 |  |
|  | $\mathrm{V}^{+}=3 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}$ De-Asserted |  | 0.1 | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}$ Asserted |  | 25 | 35 |  |
| Logic Input Voltage Threshold $\mathrm{V}_{\mathrm{IN}}$ | $\begin{aligned} & 3.0 \mathrm{~V} \leq \mathrm{V}+30 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | Digital Low Level |  |  | 0.8 | V |
|  |  | Digital High Level | 2.0 |  |  |  |
| Logic Input Current | $3.0 \mathrm{~V} \leq \mathrm{V}^{+} \leq 30 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}$ Low | -2.0 | 0 |  | $\mu \mathrm{A}$ |
| MIC5016 (non-inverting) |  | $\mathrm{V}_{\text {IN }}$ High |  | 1.0 | 2.0 |  |
| Logic Input Current MIC5017 (inverting) | $3.0 \mathrm{~V} \leq \mathrm{V}^{+} \leq 30 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}$ Low | -2.0 | -1.0 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}$ High |  | -1.0 | 2.0 |  |
| Input Capacitance |  |  |  | 5.0 |  | pF |
| Gate Enhancement $V_{\text {GATE }}-V_{\text {SUPPLY }}$ | $3.0 \mathrm{~V} \leq \mathrm{V}^{+} \leq 30 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IN}}$ Asserted | 4.0 |  | 17 | V |
| Zener Clamp <br> $V_{\text {Gate }}-V_{\text {source }}$ | $8.0 \mathrm{~V} \leq \mathrm{V}^{+} \leq 30 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}$ Asserted | 13 | 15 | 17 | V |
| Gate Turn-on Time, ton (Note 4) | $\begin{aligned} & \mathrm{V}^{+}=4.5 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF} \end{aligned}$ | $\mathrm{V}_{\text {IN }}$ switched on, measure time for $\mathrm{V}_{\text {Gate }}$ to reach $\mathrm{V}^{+}+4 \mathrm{~V}$ |  | 2.5 | 8.0 | mS |
|  | $\begin{aligned} & \mathrm{V}^{+}=12 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF} \end{aligned}$ | As above, measure time for $\mathrm{V}_{\text {GATE }}$ to reach $\mathrm{V}^{+}+4 \mathrm{~V}$ |  | 90 | 140 | $\mu \mathrm{S}$ |
| Gate Turn-off Time, toff (Note 4) | $\begin{aligned} & \mathrm{V}^{+}=4.5 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF} \end{aligned}$ | $\mathrm{V}_{\text {IN }}$ switched off, measure time for $\mathrm{V}_{\text {Gate }}$ to reach 1 V |  | 6.0 | 30 | $\mu \mathrm{S}$ |
|  | $\begin{aligned} & V^{+}=12 \mathrm{~V} \\ & C_{L}=1000 \mathrm{pF} \end{aligned}$ | As above, measure time for $\mathrm{V}_{\text {Gate }}$ to reach 1 V |  | 6.0 | 30 | $\mu \mathrm{S}$ |
| Overvoltage Shutdown Threshold |  |  | 35 | 37 | 39 | V |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2: The MIC5016/5017 is ESD sensitive.
Note 3: Minimum and maximum Electrical Characteristics are $100 \%$ tested at $T_{A}=25^{\circ} \mathrm{C}$ and $T_{A}=85^{\circ} \mathrm{C}$, and $100 \%$ guaranteed over the entire operating temperature range. Typicals are characterized at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.
Note 4: Test conditions reflect worst case high-side driver performance. Low-side and bootstrapped topologies are significantly faster-see Applications Information. Maximum value of switching time seen at $125^{\circ} \mathrm{C}$, unit operated at room temperature will reflect the typical value shown.
Note 5: "Asserted" refers to a logic high on the MIC5016 and a logic low on the MIC5017.

Typical Characteristics : ( Note: All data was taken using a FET probe to eliminate inaccuracies due to loading)


High Side Turn-on Time for Gate $=4 \mathrm{~V}+$ Supply


High Side Turn-on Time for Gate $=4 \mathrm{~V}+$ Supply



High Side Turn-on Time for Gate $=10 \mathrm{~V}+$ Supply


High Side Turn-on Time
for Gate $=10 \mathrm{~V}+$ Supply



Low-side Turn-on Time
for Gate $=4 V$



High Side Turn-on Time vs. Temperature (Ambient)


TEMPERATURE ( ${ }^{\circ} \mathrm{C}$ )

High Side Turn-off Time
(Time to 1V)


Charge Pump Output
Current, $\mathrm{V}_{\mathrm{S}}=$ Ground


## Applications Information

## Functional Description

The MIC5016 is functionally compatible with the MIC5012, and the MIC5017 is an inverting configuration of the MIC5016.

The internal functions of these devices are controlled via a logic block (refer to block diagram) connected to the control input (pin 14). When the input is off (low for the MIC5016, and high for the MIC5017), all functions are turned off, and the gate of the external power MOSFET is held low via two N channel switches. This results in a very low standby current; $15 \mu$ A typical, which is necessary to power an internal bandgap. When the input is driven to the "ON" state, the N -channel switches are turned off, the charge pump is turned on, and the P -channel switch between the charge pump and the gate turns on, allowing the gate of the power FET to be charged. The op amp and internal zener form an active regulator which shuts off the charge pump when the gate voltage is high enough. This is a feature not found on the MIC5012.

The charge pump incorporates a 100 kHz oscillator and onchip pump capacitors capable of charging a $1,000 \mathrm{pF}$ load in $90 \mu \mathrm{~S}$ typical. In addition to providing active regulation, the internal 15 V zener is included to prevent exceeding the $\mathrm{V}_{\mathrm{GS}}$ rating of the power MOSFET at high supply voltages.

The MIC5016/17 devices have been improved for greater ruggedness and durability. All pins can withstand being pulled 20 V below ground without sustaining damage, and the supply pin can withstand an overvoltage transient of 60 V for 1S. An overvoltage shutdown has also been included, which turns off the device when the supply reaches 35 V .

## Construction Hints

High current pulse circuits demand equipment and assembly techniques that are more stringent than normal, low current lab practices. The following are the sources of pitfalls most often encountered during prototyping: Supplies: Many bench power supplies have poor transient response. Circuits that are being pulse tested, or those that operate by pulse-width modulation will produce strange results when used with a supply that has poor ripple rejection, or a peaked transient response. Always monitor the power supply voltage that appears at the drain of a high side driver (or the supply side of the load for a low side driver) with an oscilloscope. It is not uncommon to find bench power supplies in the 1 kW class that overshoot or undershoot by as much as $50 \%$ when pulse loaded. Not only will the load current and voltage measurements be affected, but it is possible to overstress various components, especially electrolytic capacitors, with possibly catastrophic results. A $10 \mu \mathrm{~F}$ supply bypass capacitor at the chip is recommended. Residual resistances: Resistances in circuit connections may also cause confusing results. For example, a circuit may employ a $50 \mathrm{~m} \Omega$ power MOSFET for low voltage drop, but unless careful construction techniques are used, one could easily add 50 to $100 \mathrm{~m} \Omega$ resistance. Do not use a socket for the MOSFET. If the MOSFET is a TO-220 type package, make high current connections to the draintab. Wiring
losses have a profound effect on high-current circuits. A floating milliohmeter can identify connections that are contributing excess drop under load.

Low Voltage Testing As the MIC5016/5017 have relatively high output impedances, a normal oscilloscope probe will load the device. This is especially pronounced at low voltage operation. It is recommended that a FET probe or unity gain buffer be used for all testing.

## Circuit Topologies

The MIC5016 and MIC5017 are well suited for use with standard power MOSFETs in both low and high side driver configurations. In addition, the lowered supply voltage requirements of these devices make them ideal for use with logic level FETs in high side applications with a supply voltage of 3 V to 4 V . (If higher supply voltages [ $>4 \mathrm{~V}$ ] are used with logic level FETs, an external zener clamp must be supplied to ensure that the maximum $\mathrm{V}_{\mathrm{GS}}$ rating of the logic FET [10V] is not exceeded). In addition, a standard IGBT can be driven using these devices.

Choice of one topology over another is usually based on speed vs. safety. The fastest topology is the low side driver, however, it is not usually considered as safe as high side driving as it is easier to accidentally short a load to ground than to $\mathrm{V}_{\mathrm{cc}}$. The slowest, but safest topology is the high side driver; with speed being inversely proportional to supply voltage. It is the preferred topology for most military and automotive applications. Speed can be improved considerably by bootstrapping the supply.

All topologies implemented using these devices are well suited to driving inductive loads, as either the gate or the source pin can be pulled 20 V below ground with no effect. External clamp diodes are unnecessary, except for the case in which a transient may exceed the overvoltage trip point.

High Side Driver (Figure 1) The high side topology shown here is an implementation of a "sleep-mode" switch for a laptop or notebook computer which uses a logic level FET. A standard power FET can easily be substituted when supply voltages above 4 V are required.

Low Side Driver (Figure 2) A key advantage of this topology, as previously mentioned, is speed. The MOSFET gate is


Figure 2: Low Side Driver
driven to near supply immediately when the MIC5016/17 is turned on. Typical circuits reach full enhancement in $50 \mu \mathrm{~S}$ or less with a 15 V supply.

Bootstrapped High Side Driver (Figure 3) The turn-on time of a high side driver can be improved to faster than $40 \mu \mathrm{~S}$ by bootstrapping the supply with the MOSFET source. The Schottky barrier diode prevents the supply pin from dropping more than 200 mV below the drain supply, and improves turnon time. Since the supply current in the "off" state is only a small leakage, the 100 nF bypass capacitor tends to remain charged for several seconds after the MIC5016/17 is turned off. Faster switching speeds can be obtained at the expense of supply voltage (the overvoltage shutdown will turn the part off when the bootstrapping action pulls the supply pin above 35 V ) by using a larger capacitor at the junction of the two 1N4001 diodes. In a PWM application (this circuit can be used for either PWM'ed or continuously energized loads), the chip supply is sustained at a higher potential than the system supply, which improves switching time.


High Side Driver With Current Sense (Figure 4) Although no current sense function is included on the MIC5016/17 devices, a simple current sense function can be realized via the addition of one more active component; an LM301A op amp used as a comparator. The positive rail of the op amp is tied to $\mathrm{V}^{+}$, and the negative rail is tied to ground. This op amp was chosen as it can withstand having input transients that swing below the negative rail, and has common mode range almost to the positive rail.

The inverting side of this comparator is tied to a voltage divider which sets the voltage to $\mathrm{V}^{+}-\mathrm{V}_{\text {TRIP }}$. The noninverting side is tied to the node between the drain of the FET and the sense resistor. If the overcurrent trip point is notexceeded, this node will always be above $\mathrm{V}^{+}-\mathrm{V}_{\text {TRIP }}$, and the output of the comparator will be high which feeds the control input of the MIC5016 (polarities should be reversed if the MIC5017 is
used). Once the overcurrent trip point has been reached, the comparator will go low, which shuts off the MIC5016. When the short is removed, feedback to the input pin insures that the MIC5016 will turn back on. This output can also be level shifted and sent to an I/O port of a microcontroller for intelligent control.

Current Shunts ( $\mathrm{R}_{\mathrm{s}}$ ). Low valued resistors are necessary for use at $R_{s}$. Resistors are available with values ranging from 1 to $50 \mathrm{~m} \Omega$, at 2 to 10 W . If a precise overcurrent trip point is not necessary, then a nonprecision resistor or even a measured PCB trace can serve as $R_{s}$. The major cause of drift in resistor values with such resistors is temperature coefficient; the designer should be aware that a linear, $500 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ change will contribute as much as $10 \%$ shift in the overcurrent trip point. If this is not acceptable, a power resistor designed for current shunt service (drifts less than $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ), or a Kelvin-sensed resistor may be used. ${ }^{\dagger}$


Figure 4. High Side Driver With Overcurrent Shutdown
$\dagger$ Suppliers of Precision Power Resistors:
Dale Electronics, Inc., 2064 12th Ave., Columbus, NE 68601. (402) 565-3131 International Resistive Co., P.O. Box 1860, Boone,NC 28607-1860. (704) 264-8861

Isotek Corp., 566 Wilbur Ave. Swansea, MA 02777. (508) 673-2900
Kelvin, 14724 Ventura Blvd., Ste. 1003, Sherman Oaks, CA 91403-3501. (818) 990-1192

RCD Components, Inc., 520 E. Industrial Pk. Dr., Manchester, NH 03103. (603) 669-0054

Ultronix, Inc., P.O. Box 1090, Grand Junction, CO 81502 (303) 242-0810
High Side Driver With Delayed Current Sense (Figure 5)
Delay of the overcurrent detection to accomodate high inrush loads such as incandescent or halogen lamps can be accomplished by adding an LM3905 timer as a one shot to provide an open collector pulldown for the comparator output such that the control input of the MIC5017 stays low for a preset amount of time without interference from the current sense circuitry. Note that an MIC5017 must be used in this application (figure 5 ), as an inverting control input is necessary. The delay time is set by the RC time constant of the external components on pins 3 and 4 of the timer; in this case, 6 mS was chosen.

An LM3905 timer was used instead of a 555 as it provides a clean transition, and is almost impossible to make oscillate. Good bypassing and noise immunity is essential in this circuit to prevent spurious op amp oscillations.


Figure 5: High Side Driver With Delayed Overcurrent Shutdown

## Typical Applications

Variable Supply Low Side Driver for Motor Speed Control (Figure 6) The internal regulation in the MIC5016/17 allows a steady gate enhancement to be supplied while the MIC5016/ 17 supply varies from 5 V to 30 V , without damaging the internal gate to source zener clamp. This allows the speed of the DC motor shown to be varied by varying the supply voltage.


Figure 6: DC Motor Speed Control/Driver
Solenoid Valve Driver (Figure 7) High power solenoid valves are used in many industrial applications requiring the timed dispensing of chemicals or gases. When the solenoid is activated, the valve opens (or closes), releasing (or stopping) fluid flow. A solenoid valve, like all inductive loads, has a considerable "kickback" voltage when turned off, as current cannot change instantaneously through an inductor. In most
applications, it is acceptable to allow this voltage to momentarily turn the MOSFET back on as a way of dissipating the inductor's current. However, if this occurs when driving a solenoid valve with a fast switching speed, chemicals or gases may inadvertantly be dispensed at the wrong time with possibly disasterous consequences. Also, too large of a kickback voltage (as is found in larger solenoids) can damage the MIC5016 or the power FET by forcing the Source node below ground (the MIC5016 can be driven up to 20 V below ground before this happens). A catch diode has been included in this design to provide an alternate route for the inductive kickback current to flow. The $5 \mathrm{k} \Omega$ resistor in series with this diode has been included to set the recovery time of the solenoid valve.


Figure 7: Solenoid Valve Driver

Incandescent/Halogen Lamp Driver (Figure 8) The combination of an MIC5016/5017 and a power FET makes an effective driver for a standard incandescent or halogen lamp load. Such loads often have high inrush currents, as the resistance of a cold filament is less than one-tenth as much as when it is hot. Power MOSFETs are well suited to this application as they have wider safe operating areas than do power bipolar transistors. It is important to check the SOA curve on the data sheet of the power FET to be used against the estimated or measured inrush current of the lamp in question prior to prototyping to prevent "explosive" results.

If overcurrent sense is to be used, first measure the duration of the inrush, then use the topology of Figure 5 with the RC of the timer chosen to accomodate the duration with suitable guardbanding.


Relay Driver (Figure 9) Some power relay applications require the use of a separate switch or drive control, such as in the case of microprocessor control of banks of relays where a logic level control signal is used, or for drive of relays with high power requirements. The combination of an MIC5016/ 5017 and a power FET also provides an elegant solution to power relay drive.


Figure 9: Relay Driver

Motor Driver With Stall Shutdown (Figure 10) Tachometer feedback can be used to shut down a motor driver circuit when a stall condition occurs. The control switch is a 3-way type; the "START" position is momentary and forces the driver ON. When released, the switch returns to the "RUN" position, and the tachometer's output is used to hold the MIC5016 input ON. If the motor slows down, the tach output is reduced, and the MIC5016 switches OFF. Resistor "R" sets the shutdown threshold.


Figure 10. Motor Stall Shutdown

Simple DC-DC Converter (Figure 11) The simplest application for the MIC5016 is as a basic one-chip DC-DC converter. As the output (Gate) pin has a relatively high impedance, the output voltage shown will vary significantly with applied load.


Figure 11. DC - DC Converter

High Side Driver With Load Protection (Figure 12) Although the MIC5016/17 devices are reverse battery protected, the load and power FET are not in a typical high side configuration. In the event of a reverse battery condition, the internal body diode of the power FET will be forward biased. This allows the reversed supply to drive the load.

An MBR2035CT dual Schottky diode was used to eliminate this problem. This particular diode can handle 20A continuous current and 150A peak current; therefore it should survive the rigors of an automotive environment. The diodes are paralleled to reduce the switch loss (forward voltage drop).


Figure 12: High Side Driver WIth Load Protection

Push-Pull Driver With No Cross-Conduction (Figure 13) As the turn-off time of the MIC5016/17 devices is much faster than the turn-on time, a simple dual push-pull driver with no cross conduction can be made using one MIC5016 and one MIC5017. The same control signal is applied to both inputs; the MIC5016 turns on with the positive signal, and the MIC5017 turns on when it swings low.


Figure 13: Push-Pull Driver

This scheme works with no additional components as the relative time difference between the rise and fall times of the MIC5014 is large. However, this does mean that there is considerable deadtime (time when neither driver is turned on). If this circuit is used to drive an inductive load, catch diodes must be used on each half to provide an alternate path for the kickback current that will flow during this deadtime.

This circuit is also a simple H -bridge which can be driven with a PWM signal on the input for SMPS or motor drive applications in which high switching frequencies are not desired.

Synchronous Rectifier (Figure 14) In applications where efficiency in terms of low forward voltage drops and low diode reverse-recovery losses is critical, power FETs are used to achieve rectification instead of a conventional diode bridge. Here, the power FETs are used in the third quadrant of the IV characteristic curve (FETs are installed essentially "backwards"). The two FETs are connected such that the top FET turns on with the positive going AC cycle, and turns off when it swings negative. The bottom FET operates opposite to the top FET.

In the first quadrant of operation, the limitation of the device is determined by breakdown voltage. Here, we are limited by the turn-on of a parasitic p-n body drain diode. If it is allowed to conduct, its reverse recovery time will crowbar the other power FET and possibly destroy it. The way to prevent this is to keep the IR drop across the device below the cut-in voltage of this diode; this is accomplished here by using a fast comparator to sense this voltage and feed the appropriate signal to the control inputs of the MIC5016 device. Obviously, it is very important to use a comparator with a fast slew rate such as the LM393, and fast recovery diodes. 3 mV of positive feedback is used on the comparator to prevent oscillations.

At 3 A , with an $\mathrm{R}_{\mathrm{Ds}}(\mathrm{ON})$ of $0.077 \Omega$, our forward voltage drop per FET is $\sim 0.2 \mathrm{~V}$ as opposed to the 0.7 to 0.8 V drop that a normal diode would have. Even greater savings can be had by using FETs with lower $\mathrm{R}_{\mathrm{DS}}(\mathrm{ON}) \mathrm{s}$, but care must be taken that the peak currents and voltages do not exceed the SOA of the chosen FET.


- Parasilic body diode

Figure 14: High Efficiency 60 Hz Synchronous Rectifier

## MIC5020

High Speed Low Side MOSFET Predriver

## ADVANCE INFORMATION

## General Description

The MIC5020 family is the newest addition to Micrel's broad line of MOSFET predrivers. Designed to operate at frequencies greater than 100 kHz , the MIC5020 low side driver is an ideal choice for high speed applications such as motor control or SMPS products.
The rising and falling edges of the input signal generates a $1 \mu \mathrm{~S} 100 \mathrm{~mA}$ current pulse on the gate output. This allows the MIC5020 to turn on a 2000 pF FET in $1 \mu \mathrm{~S}$ or less, and provides quick turn-off, as is required for IGBT drive. After turn on (or off), the gate output current returns to 10 to $20 \mu \mathrm{~A}$ so that power is conserved. The gate output can both sink and source current.
An overcurrent comparator with a trip voltage of 50 mV makes the MIC5020 ideal for use with a current sensing FET. If greater accuracy is desired, an external low value resistor may also be used. The size/presence of an external capacitor placed on the $\mathrm{C}_{\mathrm{T}}$ pin is used to control the current shutdown duty cycle (dead time) from 0 to $100 \%$. This allows use of this device as an automatically resettable circuit breaker, or to provide soft start in a motor drive application.
The MIC5020 is available in 8-pin surface mount, plastic DIP and CERDIP packages. Other members of the MIC5020 family include the MIC5021 high side driver and MIC5022 half H -bridge drivers with interlock to prevent cross-conduction.

## Pin Configuration



## Features

- 5 V to 40 V operation ( 11 V required for full enhancement of a power FET)
- Internal 15 V zener clamp for gate protection
- Minimum external parts count
- Can be used to boost drive to low-side power or logic level FETs, or IGBTs
- 100 kHz operation guaranteed over full temperature and operating voltage range
- Programmable overcurrent shutdown mechanism
- TTL compatible control input with hysteresis
- Current source drive scheme reduces EMI
- Switches a 2000 pF load in less than $1 \mu \mathrm{~S}$
- Logic level fault out to flag user of overcurrent condition


## Applications

- Automotive motor/lamp/solenoid drive
- 3 phase brushless DC motor drives
- SMPS systems
- Solenoid/solenoid valve drive
- Heater switching
- Motion control
- Power bus switching
- Incandescent or halogen lamp drive


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :--- |
| MIC5020AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -pin CerDIP |
| MIC5020BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin SOIC |
| MIC5020BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |

## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | $V_{D D}$ | Supply pin |
| 2 | Input | Turns on the power MOSFET when taken above <br> the threshold (1.4V typical) |
| 3 | $\mathrm{C}_{\mathrm{T}}$ | An open collector output which active low to indicates <br> an overcurrent condition. |
| 4 | Controls the duty cycle of the overcurrent shutdown retry time: An open <br> circuit on this pin corresponds to a 30\% duty cycle, a capacitor on this <br> pin corresponds to roughly 30\% to 1\% duty cycle, and a pullup resistor to <br> roughly 30\% to 100\% duty cycle. (These values are dependent upon <br> system frequency and component value). On time is fixed at 4 4 S. <br> Grounding this pin leads to a permanent shutdown once an overcurrent <br> condition exists. |  |
| 5 | Gnd | Ground |
| 6 | Sense + | Connects to one end of a 50mV overcurrent comparator for current <br> sensing. |
| 7 | Sense - | Connects to the source lead of the power MOSFET. |
| 8 | Gate | Provides drive for the gate of the power MOSFET. Also clamps $V_{\text {GS }}$ to <br> $15 V$ max to prevent Gate to Source shorting. Can both sink and source <br> current. |

## MIC5021

## General Description

The MIC5020 family is the newest addition to Micrel's broad line of MOSFET predrivers. Designed to operate at frequencies up to 100 kHz , the MIC5021 makes an ideal choice for high speed applications such as motor control or SMPS products.
With the addition of a $0.01 \mu \mathrm{~F}$ bootstrap capacitor from $\mathrm{V}_{\mathrm{PP}}$ to the Sense - pin, the rising and falling edges of the input signal generates a $1 \mu \mathrm{~S} 100 \mathrm{~mA}$ current pulse on the gate output. This allows the MIC5021 to turn on a 2000pF FET in $1 \mu$ S or less, and provides quick turn-off, as is required for IGBT drive. After turn on (or off), the gate output current returns to 10 to $20 \mu \mathrm{~A}$ so that power is conserved. The gate output can both sink and source current.
An overcurrent comparator with a trip voltage of 50 mV makes the MIC5021 ideal for use with a current sensing FET. If greater accuracy is desired, an external low value resistor may also be used. The size/presence of an external capacitor placed on the $\mathrm{C}_{\mathrm{T}}$ pin is used to control the current shutdown duty cycle (dead time) from 0 to $100 \%$. This allows use of this device as an automatically resettable circuit breaker, or to provide soft start in a motor drive application.
The MIC5021 is available in 8-pin surface mount, plastic DIP andCERDIP packages. Other members of the MIC5020 family include the MIC5020 low side driver and the MIC5022 half H -bridge driver with interlock to prevent cross-conduction.

## Features

- 5 V to 30 V operation ( 12 V required for full enhancement of a power FET)
- Internal charge pump to drive the gate of an N -channel power FET above supply
- Internal 15 V zener clamp for gate protection
- Minimum external parts count
- Can be used to boost drive to power or logic level FETs, or IGBTs
- 100 kHz operation guaranteed over full temperature and operating voltage range
- Programmable overcurrent shutdown mechanism
- TTL compatible control input with hysteresis
- Current source drive scheme reduces EMI
- Switches a 2000 pF load in less than $1 \mu \mathrm{~S}$


## Applications

- Automotive motor/lamp/solenoid drive
- 3 phase brushless DC motor drives
- SMPS systems
- Solenoid/solenoid valve drive
- Heater switching
- Motion control
- Power bus switching
- Incandescent or halogen lamp drive


## Pin Configuration



## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1 | $V_{D D}$ | Supply pin |
| 2 | Input | Turns on the power MOSFET when taken above the threshold (1.4V typical). |
| 3 | $\mathrm{C}_{\text {T }}$ | Controls the duty cycle of the overcurrent shutdown retry time: An open circuit on this pin corresponds to a $30 \%$ duty cycle, a capacitor on this pin corresponds to roughly $1 \%$ to $30 \%$ duty cycle, and a pullup resistor to roughly $30 \%$ to $100 \%$ duty cycle. (These values are dependent upon system frequency and component value). On time is fixed at $4 \mu \mathrm{~S}$. Grounding this pin leads to a permanent shutdown once an overcurrent condition exists. |
| 4 | Gnd | Ground |
| 5 | Sense + | Connects to one end of a 50 mV overcurrent comparator for current sensing. |
| 6 | Sense - | Connects to the source lead of the power MOSFET. |
| 7 | Gate | Provides drive for the gate of the power MOSFET. Also clamps $\mathrm{V}_{\mathrm{GS}}$ to 15 V max to prevent Gate to Source shorting. Can both sink and source current. |
| 8 | $V_{P P}$ | Charge pump output. A $0.01 \mu \mathrm{~F}$ bootstrap capacitor from $\mathrm{V}_{\mathrm{PP}}$ to the Sense - pin provides a $1 \mu \mathrm{~S} 100 \mathrm{~mA}$ current pulse on the Gate output during turn-on and turn-off. |

MIC5022

## Dual MOSFET Predriver, Half H-Bridge

## ADVANCE INFORMATION

## General Description

The MIC5020 family is the newest addition to Micrel's broad line of MOSFET predrivers. Designed to operate at frequencies up to 100 kHz , the MIC5022 dual driver makes an ideal choice for high speed applications such as motor control or SMPS products.
With the addition of a $0.01 \mu \mathrm{~F}$ bootstrap capacitor from $\mathrm{V}_{\mathrm{PP}}$ to the SOURCE pin of the high side driver, the rising and falling edges of the input signal generates a $1 \mu \mathrm{~S} 100 \mathrm{~mA}$ current pulse on the gate output. This allows the MIC5022 to turn on 2000pF FETs in $1 \mu$ S or less, and provides quick turn-off, as is required for IGBT drive. After turn on (or off), the gate output current returns to 10 to $20 \mu \mathrm{~A}$ so that power is conserved. The gate output can both sink and source current.
The control input signal is gated with the internal interlock signal and enable signal to prevent any shoot through conditions.
Two overcurrent comparators with a trip voltage of 50 mV makes the MIC5022 ideal for use with current sensing FETs. If greater accuracy is desired, an external low value resistor may also be used. External capacitors placed on the $\mathrm{C}_{\mathrm{T}}$ pin control the shutdown duty cycle (dead time) from 0 to $100 \%$.
The MIC5022 is available in 16-pin surface mount and 14pin plastic DIP and CERDIP packages. Other members of the MIC5020 family include the MIC5020 low side driver and the MIC5021 high side driver.

## Features

- 5 V to 30 V operation ( 11 V for low side and 12 V for high side drive required to enhance a power FET)
- Internal charge pump to drive the gate of an N -channel power FET above supply for high side drive
- Internal 15 V zener clamp for gate protection
- Minimum external parts count
- Can be used to boost drive to power or logic level FETs, or IGBTs
- 100 kHz operation guaranteed over full temperature and operating voltage range
- Programmable overcurrent shutdown mechanism
- Has interlocking scheme to prevent cross conduction between high and low side drivers
- Current source drive scheme reduces EMI
- Switches a 2000 pF load in $1 \mu \mathrm{~S}$ or less
- Has one control signal and one enable signal.


## Applications

- Automotive motor/lamp/solenoid drive
- 3 phase brushless DC motor drives
- SMPS systems
- Solenoid/solenoid valve drive
- Heater switching
- Motion control
- Power bus switching
- Incandescent or halogen lamp drive


## Pin Configurations



DIP Package


Wide SOIC Package

## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :--- |
| MIC5022AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 -Pin CERDIP |
| MIC5022BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Pin Wide SOIC |
| MIC5022BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -Pin Plastic DIP |

## Pin Description (DIP version)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}^{+}$ | Supply pin. |
| 2 | Input | Turns on the high side MOSFET when taken above the threshold (1.4V typical). |
| 3 | $\overline{\text { Fault }}$ | An open collector output which is active low to indicate an overcurrent condition. |
| 4 | $\mathrm{C}_{\text {TH }}$ | Controls the duty cycle of the high side overcurrent shut-down; an open circuit on this pin corresponds to a $30 \%$ duty cycle, a capacitor on this pin corresponds to roughly $1 \%$ to $30 \%$ duty cycle, a resistor pullup to roughly $30 \%$ to $100 \%$ duty cycle, and grounding it leads to a permanent shutdown once an overcurrent condition exists. On time is fixed at $4 \mu \mathrm{~S}$. |
| 5 | Enable | Enables operation of the output drivers; active low |
| 6 | $\mathrm{C}_{\text {TL }}$ | Same as $\mathrm{C}_{\text {TH }}$, controls the duty cycle of the low side FET. |
| 7 | Ground | Ground ' |
| 8 | Sense L + | Connects to one end of a 50 mV overcurrent comparator inside the MIC5022 for overcurrent sensing for the low side FET. |
| 9 | Sense L- | Connects to the source lead of the low side MOSFET. |
| 10 | Gate L | Provides drive for the gate of the low side power MOSFET. Can either source or sink current. |
| 11 | Sense H + | Same as Sense L +; for the high side MOSFET. |
| 12 | Source H- | Connects to the source lead of the high side MOSFET. |
| 13 | Gate H | Same as Gate L, drives the high side MOSFET. |
| 14 | $V_{P P}$ | A $0.01 \mu \mathrm{~F}$ bootstrap capacitor from $\mathrm{V}_{\mathrm{PP}}$ to the Sense H - pin provides a $1 \mu \mathrm{~S} 100 \mathrm{~mA}$ current pulse during turn-on and turn-off. |

Application Note 1

by Mitchell Lee

## Introduction

Power MOSFETs are often preferred over bipolar transistors as high current switches. In static switching applications the MOSFET takes no drive power, where a bipolar transistor requires a large base current. Bipolar transistors also exhibit inferior SOA when compared to power MOSFETs. In high side switching circuits N channel MOSFETs are preferred over P-channel devices owing to the lower cost of an N -channel device for a given "on" resistance. Unfortunately, N-channel MOSFETs are not well-suited in high-side switch applications because in order to fully enhance the MOSFET, the gate must be driven to a potential higher than the drain supply. While a separate supply could be used for the gate drive circuitry, this is unnecessary if a charge pump is used to drive the MOSFET's gate.
A simple charge pump voltage doubler is shown in Figure 1. The object is to charge $C_{1}$ from the supply, and then transfer its charge to $\mathrm{C}_{2}$. Since $\mathrm{C}_{2}$ is referred to $V_{D D}$, $V_{O U T}$ will be greater than $V_{D D}$.

The switch is first connected to ground, charging $\mathrm{C}_{1}$ (through D1) to the supply voltage. Next, the switch is toggled to supply. $C_{1}$ dumps its charge through $D_{2}$ into


Figure 1. Charge Pump Voltage Doubler
$C_{2}$. If the process is repeated $C_{2}$ will eventually charge to a potential equal to $V_{D D}$, lifting $V_{\text {OUT }}$ to $2 \times V_{D D}$ (neglecting switch and diode losses). If $V_{\text {OUT }}$ is used to drive the gate of an N -channel MOSFET, the device will be enhanced by an amount equal to $V_{D D}$. A similar technique is employed by the MIC5011 high side MOSFET pre-driver to enhance an N -channel MOSFET without the need for a second supply.

## The MIC5011

A simplified block diagram of the MIC5011 is shown in Figure 2. The charge pump is configured as a tripler, and operates at a 100 kHz rate. The oscillator is enabled by the control logic to turn the MOSFET on. For supplies greater than 13 V the charge pump can develop in excess of 20 V gate drive-more than the average power MOSFET can safely handle. A clamp is included onchip to limit the gate drive to approximately 12.5 V . Figure 3 shows gate drive as a function of supply voltage.
Turning the MOSFET off involves more than just stopping the charge pump oscillator: charge stored on the gate of the MOSFET must be dumped by an active pulldown. The pull-down is turned off when the MIC5011 is commanded to turn the power MOSFET back on.
Small charge pump capacitors ( $\approx 100 \mathrm{pF}$ ) are included on-chip, and provision is made for adding external pump capacitors (pins 6, 7, and 8) where faster switching is desired. A useful increase in turn-on switching speed will be observed for values of 100 pF to 1 nF . Full enhancement gate rise times range from several hundred microseconds for low supply voltage, a large MOSFET, and no external charge pump capacitors, to less than $50 \mu \mathrm{~S}$ for supplies of 12 to 15 V and 1 nF external charge pump capacitors. The output rise time is very fast when operating on high ( 15 V ) supply voltages, as the charge pump drives the MOSFET gate up to $V_{D D}$ within $2 \mu \mathrm{~S}$ of the input going high.

The control input turns the MOSFET on for any input greater than approximately 3.5 V , so the MIC5011 interfaces directly with CMOS logic, open collector gates, opto-isolators, switches, etc. Interfacing techniques are discussed in greater detail in a later section.


Figure 2. MIC5011 Block Diagram


Figure 3. Gate Drive vs. Supply Voltage

## Inductive Loads

Many loads such as solenoids, motors, and relays, exhibit inductive characteristics. When an inductive load is commutated a negative voltage spike results (see Figure 4). The spike is clamped by the power MOSFET's source as the MIC5011 holds the gate at ground potential. The load inductance drives the source as far negative as necessary to threshold the MOSFET and force it to carry the load current (typically 5 to 8 V below ground). In Figure 4 the spike develops 29 V across the MOSFET while it carries the full load current. No clamp diode is necessary since the MOSFET performs this task, but safe operating area (SOA) and the additional dissipation should not be forgotten. SOA is often not an issue, such as in this example where the IRF530 can handle 25A at 29 V VS (the load is only 0.5 A ).
Motors, which are often considered "inductive" loads present a different problem. A spinning motor continues to generates a voltage after the MIC5011 shuts off. In applications where feedback is employed to control the MIC5011, the motor voltage may interfere with the operation of the circuit. The circuits of Figure 5 and "Push Button Control" of Figure 7 will not work with motor loads.


Figure 4. Clamping Inductive Transients

## Noise Immunity

In combination with an appropriate power MOSFET, the MIC5011 can control virtually any load that operates on a 4.75 to 32 V supply. Aside from the negative spike produced by inductive loads, other pitfalls await the unwary high-side switch designer. For example, ground noise generated when switching a high-power load, especially one with a high inrush current such as an incandescent lamp, can cause oscillations at turn-on or turn-off with slow-moving inputs. Good bypassing is essential; a 10 $\mu \mathrm{F}$ aluminum electrolytic capacitor is recommended from supply to ground. Don't confuse charge pump action with spurious oscillations. A slight "ripple" (synchronous with the charge pump clock at pin 8) is normally present on the rising edge of the output; rail-to-rail oscillations at the output are indicative of spurious feedback.

Attention should be paid to layout. For example, the


MIC5011 ground pin should be returned to the input signal ground, not the load ground. The MIC5011 is noninverting, and hysteresis is easily added for any load other than a motor (see Figure 5). Any arbitrary noise margin is added by selecting the appropriate resistor ratio.

## 5 V Operation

The MIC5011 is suitable for use in high-side driver circuits down to about 7 V . A low-side driver topology works down to 4.75 V , and is suitable for operation on a 5 V logic supply. Figure 6 shows a complete low-side driver for use on 4.75 to 15 V supplies. Pin 3 is grounded to clamp the gate potential at 12.5 V .

Only the power MOSFET breakdown ratings limit the load voltage. In fact, half- or full-wave rectified ac could be applied to the load where economy is important. Don't forget to add a clamp diode to inductive loads.


Figure 5. Adding Hysteresis to Suppress Oscillations with Slow-Moving Inputs


Figure 6. Low-Side Driver


PUSH BUTTON CONTROL

## Control Inputs

The MIC5011 is easily interfaced to any control signal. The input threshold is approximately 3.5 V , and the input current is less than $1 \mu \mathrm{~A}$. Some examples of typical control inputs are shown in Figure 7. For industrial applications, electrical isolation may be desirable for either safety or noise reasons. Opto-isolators are a good choice for this use and with the hysteresis circuit shown, they provide clean switching. High voltages can be sensed and acted upon with a neon light and a light-dependent resistor.

Familiar momentary "ON/OFF" push buttons are easily accommodated as shown. The "ON" button is AC coupled so that any contention between the "ON" and "OFF" buttons is resolved in favor of the "OFF" button. Hysteresis is used to latch the output into the appropriate state. 5 V logic commands are interfaced by a CMOS gate. Since the MIC5011 input includes electrostatic discharge protection to the supply, the logic gate should not be powered from a supply higher than $V_{D D}$.


HIGH VOLTAGE INPUT (POSITIVE OR NEGATIVE POLARITY)


5V LOGIC INTERFACE

Figure 7. Various Interface Circuits

## Introduction

Halogen lamps are preferable to incandescents in many applications due to their increased brightness and longevity. Halogen bulbs are used in many varied applications, such as:

- automotive headlamps
- police vehicle-top flashers
- ambulance, tow truck, fire engine-top flashers
- machine vision
- fiber optic illumination
- large scale lighting displays
- medical and analytical equipment
- school bus flashers


## Halogen Lamps vs. Incandescent

A typical incandescent lamp is a glass bulb filled with an inert gas (such as krypton or argon) with a tungsten filament in the center. The filament glows as a potential difference is applied across the terminals of the bulb, giving off light and heat. However, the tungsten molecules are evaporating from the filament to cause this glow; the convection currents of the fill gas carry these molecules to the cooler inner surface of the bulb wall where they are deposited. This decreases bulb output and life in two ways: first, the effective filament diameter is decreased, which increases the resistance of the bulb, and second, the glass is "blackened" by these deposits. This mechanism limits the wattage that a conventional lamp can be used at if a satisfactory lifetime is to be achieved.

A halogen lamp operates in the same manner, except that a small amount of halogen gas has been added to the fill gas; this halogen is normally bromine. When the bulb wall temperature reaches roughly $250^{\circ} \mathrm{C}$, the "halogen regenerative cycle" begins to take place. The evaporated tungsten molecules now combine with the free halogens to form a tungsten halide compound with a condensation temperature below the wall temperature. Hence, the tungsten does not settle on the glass wall, but returns to the filament where it is redeposited. This process accounts for the almost infinite lifetime of halogens as compared to incandescents. As this cycle begins at a wall temperature of $250^{\circ} \mathrm{C}$, the filament must not only generate light but must also maintain this high temperature. Gas pressure is also higher in a halogen bulb than in an incandescent bulb, which retards the tungsten evaporation and allows operation at higher temperatures and greater efficiencies. This is why they are brighter than normal incandescent bulbs.

## Basic Considerations

Although halogens operate similarly to incandescents, they do have some key differences that must be taken into consider-
ation while designing/prototyping with them. Most obviously, it is important not to touch or look directly at them while testing as they do operate at greatly increased temperatures and brightness levels. Tinted safety glasses or sunglasses should be worn while working with halogens. Also, as the condition of the glass wall is crucial to the halogen regenerative cycle, it is important not to leave finger marks or imprints on the glass surface. At best, the imprint will be permanently etched into the glass. At worst, the bulb will explode due to the change in pressure (halogens operate at a high internal gas pressure). To remedy this, any finger marks can be cleaned off the bulb prior to use with acetone or propanol.

As the filament must generate the heat necessary to maintain the wall temperature of $250^{\circ} \mathrm{C}$, it is important not to operate the lamp at any more than 10\% (continuously) below its rated design voltage. As halogen lamps are usually designed to their maximum limits, it is also not recommended that they be operated at a continuous voltage higher than the rated design voltage. Operation above rated voltage is considered the single most damaging factor in terms of lamp lifetime. Unfortunately, since incandescents do not have this restriction, this is commonly overlooked.

Special sockets/holders are also required due to the high temperatures generated. For bulbs rated at 35 Watts or below, heat resistant phenolic (hard plastic) holders are adequate. Bulbs rated at 50 Watts or above require the use of special ceramic holders; two excellent sources of supply for such holders are Gilway Technical Lamp, and GTE Sylvania.

## A Simple Power MOSFET Drive CIrcuit

A major consideration when driving halogen lamps is the inrush current generated when starting up a cold filament. This inrush can range from 20 A to 100 A and lasts from 10 to 100 mS depending on the construction of the lamp. As power MOSFETs have large peak currents and wider SOAs (safe operating areas) than do bipolar junction transistors, they are a good choice for driving halogen lamps. N-channel MOSFETs are more cost effective and have lower on resistances than P channel MOSFETs. However, N-channel MOSFETs require a significant gate enhancement above the positive rail when driving a grounded load. This necessitates the use of a charge pump.

A MIC5010 family MOSFET predriver and an N -channel power MOSFET make an excellent drive circuit for a halogen lamp. The MIC5010 family of predrivers have an on-board charge pump, which saves space and design time. The MIC5013 also offers an over current sense feature to detect a
short circuit and turn off the power FET in time ( $10 \mu \mathrm{~S}$ typical shutdown time) to prevent damage. This overcurrent shutdown can be delayed such that the initial inrush current doesn't cause a false triggering of this protection feature. This can easily be accomplished by adding an RC network to the threshold pin of the MIC5013 such that the initial trip point is very high, but decays with time to a reasonable value (figure 1).

The design equations as shown are used in this circuit to set a final current trip point of roughly twice the current needed by the lamp. $\mathrm{R}_{\mathrm{TH} 2}$ is used to increase the current limit at turn-on to roughly 10X the steady-state value. The choice of $\mathrm{C}_{\mathrm{TH}}$ governs the time constant or decay of the high initial trip point, and will need to be varied depending on the time constant of the inrush current of the particular lamp used. This design has a 20 mS time constant.
the timing circuit and the MIC5011s were all driven from one power supply.

Potential applications for this design are tops of emergency vehicles such as ambulances and police cars, school bus flashers, turn signals, beacons, and large scale lighting displays.

Government specification KKK - A - 1822C, which governs flashers for emergency vehicles, dictates that a $50 \%$ duty cycle with a variation of no more than $3 \%$ be used. The timing circuit shown in figure 2 achieves this by first creating a clean $50 \%$ duty cycle signal from a 7555 (CMOS 555) at twice the needed flashing frequency, or $150 \mathrm{X} /$ minute. This is accomplished by using equal resistors and diodes, as shown. This clean, but not quite in spec oscillator is then fed into a CD4013 D flip-flop

$R_{S}=\frac{S R\left(V_{T R I P}+100 \mathrm{mV}\right)}{R L_{L}-\left(V_{T R I P}+100 \mathrm{mV}\right)}$

$$
R 1=\frac{V+S R R_{S}}{100 \mathrm{mV}\left(S R+R_{S}\right)}
$$

$$
R_{T H}=\frac{2200}{V_{T R I P}}-1000
$$

For this example:
$L_{L}=30 \mathrm{~A}$ (trip current)
$V_{\text {TRIP }}=100 \mathrm{mV}$

Figure 1. Time-Variable Trip Threshold

If the lamp being driven by this circuit is pulse-width modulated, extra care must be taken in choosing a PWM frequency and capacitor value. When the device is switched off, the threshold pin appears as an open circuit and $\mathrm{C}_{\mathrm{TH}}$ is discharged through the two resistors. This is a slower process than the turn-on time constant; any residual charge in the capacitor will act to reduce the current limit. If the device is switched at certain frequencies, (dependent on capacitor value) the capacitor will have time to charge during every cycle, but not to discharge properly. This can lead to erroneous over current shutdown at normal operating currents.

## A 75X/Minute Halogen Flasher Circuit

Illustrated in Figure 2 is a 75 X /minute, $50 \%$ duty cycle halogen flasher circuit, prototyped using six MIC5011s and six 100 Watt halogen bulbs. Over current sensing was not used for this prototype, but could easily be added to each lamp by using MIC5013s per figure 1. The drains of the power FETs,
configured as a simple "divide -by -two" circuit. This ensures that the duty cycle is $50 \%$ with very little error. It is crucial to bypass both chips with a $0.01 \mu \mathrm{~F}$ ceramic disc capacitor from $V_{C C}$ to ground, as system noise will greatly affect the accuracy of this oscillator.

This design has one set of three lamps flashing 180 degrees out of phase with the other group of three, emulating the red and blue halves of a police car-top. This is accomplished easily by using the $\bar{Q}$ output of the flip-flop for the one set and the $Q$ output for the other. The set and reset functions of the flip-flop, tied to ground in this prototype, could be used to provide external control of the flasher (ie, to turn it on constantly or shut it down).

This specification also stipulates that the maximum voltage drop across the entire flasher be not more than 0.5 V . The best way to achieve this is by the use of low $\mathrm{R}_{\mathrm{DS}}(\mathrm{on})$ power FETs.

This is crucial for other reasons as well; the current requirements are very stringent for this system. If the switch loss is not kept to a minimum, the lamps may not receive adequate voltage forturn on. Also, the $l^{2}$ R loss associated with the switch creates a great deal of heating that can cause the early demise of the powerFET. Chosen for this design was the IRF Z40, which has an $R_{D S}(o n)$ of $28 \mathrm{~m} \Omega$, a peak drain current rating of 160 A , and a continuous drain current rating of 35A. A high peak as well as continuous current rating is crucial as the inrush currents for each lamp may be as high as 100A, and the continuous current will be 5 to 10A. (This of course, varies widely from lamp to lamp). The drawback that this power FET has is that it is only rated to 50 V . If a system with high voltage spikes is used, then some form of protection such as power zeners or Transzorbs will be necessary ( a FET with a higher peak $V_{D S}$ can be used if a higher $R_{D S}(o n)$ can be tolerated).

Prototyping this design requires that the FETs be adequately heat sunk to prevent damage. A large $1 / 8^{\prime \prime}$ thick aluminum heat sink was employed, with the power FETs spaced roughly $2^{\prime \prime}$ apart. The final package used should also allow for adequate heat sinking, to prolong the operating life. The lamps should NOT be heat sunk, as they must reach high temperatures to initiate the halogen cycle.

As the lamps are driven in parallel, the currents are additive.Very high currents are generated during the inrush stage; this requires that \#10 (or similar)copper wire be used for the $\mathrm{V}_{\mathrm{CC}}$ and ground connections to the power supply. If the power supply used in prototyping doesn't have the current capability to start up the lamps, a car battery may be used.

Finally, the lamps and MIC5011s must be operated from a common ground. If connected to ground via long wires or to separate grounds, a "ground loop" or situation where one ground is actually at some potential above the other ground may result. Such a resistive ground may result in a current flow that prevents proper lamp turn off between flashes. Use of either a single point ground or a chassis ground to form a ground plane will prevent this. If this is impossible, optoisolators may be effectively used to "open" such ground loops, eliminating this problem (see the Hewlett Packard Optoelectronics Applications Handbook for more details).

## A 120X/Minute Flasher Design

As an alternative to the above design, a higher frequency design with longer on-time is shown in figure 3. The design methodology is to prolong lamp life by maximizing on time. This design does not meet the government specification referenced earlier, but is suggested for applications where long service life is essential.

Possible applications include hazard lighting, beacons, large scale lighting displays, emergency vehicle tops not covered by the referenced specification, and large scale lighted store front signs.

Timing is controlled via a simple 7555 ( CMOS 555) circuit, set to flash the lamps 120X/minute. The duty cycle is set to insure an on time of $65 \%$ and an off time of $35 \%$, which gives a visible flashing while allowing the lamps to remain on long enough to achieve the necessary wall temperatures. Slower flashing frequencies ( or shorter on-times at this frequency) will reduce the lifetime of the lamps by allowing them to cool down between blinks. This reduced filament life is due to the lamp completely reheating during each on cycle. If a slower flashing frequency is to be used, the duty cycle should be adjusted such that the lamps are on for the longest portion of the time possible that still allows for visible flashing (i.e., the lamp must be given time to visibly blink). Once again, the 7555 must be adequately bypassed to prevent system noise from interfering with duty cycle and frequency. If greater accuracy is desired, a film capacitor may be substituted for the indicated tantalum.

The power FET chosen for this design is an IRF540, which has an $R_{\text {Ds }}(o n)$ of $77 \mathrm{~m} \Omega$, but a peak voltage capability of 100 V . It has a peak drain current specification of 110 A maximum, and a continuous drain current specification of 28 A maximum. Although it does have a higher $R_{D S}(o n)$ than the IRFZ40, it is a more rugged part in terms of withstanding systems transients and noisy environments. It will require more rigorous heat sinking than the IRFZ40. FETs with higher $R_{D S}$ (on) that the IRF540 are not recommended for this design due to the high peak currents encountered, and the amount of heat that would be generated.

All lamps are flashing in unison in this design; if this is not desirable an inverter can be used in conjunction with the 7555 such that 180 degrees out of phase flashing of two (or more) sets of lamps can be accomplished.


Figure 2: A 75X/Minute, 50\% Duty Cycle Halogen Flasher


Figure 3: A 120X/Minute Halogen Flasher

## Application Note 4

 Using the MIC5010 Family in Automobile Alarm Systemsby Bob Wolbert

## Introduction

For better or worse, automobile alarm systems are a fastgrowing segment of the automotive aftermarket. This note briefly describes some of the more common systems, some ideas for future development, and how the MIC5010 family of high side MOSFET drivers can ease their design while improving performance and reliability.

## Automotive Alarm Background

The typical automotive alarm system consists of three main blocks: sensors for intrusion detection, the control unit, and output devices for alerting passersby or disabling the vehicle.

Sensors vary from electronic ultrasonic intrusion detectors and audio devices (microphones and audio amplifiers) for vibration and glass breakage detection, through a mercury switch for motion detection, to electromechanical contact switches showing an open door, trunk or hood.

The control unit is the processing device. It enables and disables the sensors and output devices, and knows whether an input is expected or is cause for alarm.

Alarm system output devices range from simple, already installed standard automobile accessories such as the horn and headlamps, through accessory sirens, to more exotic systems such as an alerting transmitter or ignition "kill" switch. Some proposed systems have provisions for cellular telephone output for calling the authorities(!). "Help me! I'm being stolen......! This is a recording....." Figure 1 shows a typical alarm system, including sensors, a control unit, and outputs, and Table 1 shows some typical inputs and actions.

Alarms have three main modes: disarmed, armed, and alert (or emergency). In disarmed mode, the alarm is transparent to the user. When armed, the control unit enables the sensors and awaits input. There are usually two types of alerts-one is immediate, triggered by breaking glass, for example; the


## INPUT

Figure 1. Automobile Alarm System Typical Block Diagram

## Input

Door Ajar Switch
Hood Ajar Switch
Trunk Ajar Switch
Motion detector
Glass Breakage Detector (audio)
Ultrasonic Detector

Table 1. Alarm System Typical Input \& Output Output (Set Mode)
Raise Window
Lock Door
Close \& Lock Sunroof or Moonroof Lights off (timer) Close Convertible Top Enable Alarm

Output (Emergency Mode)
Horn
Flash Headlamps
Siren
Pager/Alert Transmitter
Kill Ignition
(Phone police)
other is delayed and occurs after a door is opened, allowing the owner time to disarm the system. Output devices are turned on, either immediately or after a reset delay.

Newer systems have an additional mode-a set mode, where the car is readied for safe parking. Upon initialization, the control unit checks the status of door locks, windows, sunroof/ moonroof, convertible top, etc., and closes and locks each if necessary. Then normal alarm arming takes place.

## Design Philosophy

Like most automotive products, several design goals are specified. Automobile alarms must be small in size, operate from the 12 V negative ground battery system, have low standby current drain, operate over a wide temperature range, withstand reversed supply polarity and electrical load dumps, etc.

The control unit is designed for high reliability and low power consumption. CMOS logic is extensively employed. The output devices are moderate to high current drains, and require power switching devices. "High Side", or positive rail, switching is preferred due to the chassis negative ground electrical system.

Some systems use a single system board while others use distributed control, sense, and drive boards. If distributed, communications is provided through serial or 4 bit parallel data busses.

All systems require one or more power switches to cause or control actions in the "real" world by switching anywhere from 1 to 30 Amperes.

## Load Switching

Switching 1A to 30A or so loads is non-trivial. Most presentday systems use relays for load control. Relays have several problems associated with their use (see Table 2). A far more ideal switch is the Power MOSFET, with its smaller size, lower cost, higher reliability, and minute drive requirements. Almost all automotive electrical systems have a negative chassis ground. Safety and this "common" point constraint requires that most electrical power switching be done in the positive path-"High-Side" switching is preferred. Thus, alarm system outputs should be high-side controlled. Using a Power MOSFET in the high-side mode requires the FET gate voltage be switched from a low level "OFF" state to an "ON" state where the gate is at a voltage higher than $\mathrm{V}_{\mathrm{cc}}$. Generating and controlling this high switching voltage has required large
amounts of external circuitry in the past, effectively restricting the Power MOSFET from the automobile. The MIC5010 High Side FET Driver family combines all necessary high side driving functions into a single IC package, and allows the economic and reliable introduction of DMOS to automotive electronics.

## The MIC5010 FET Driver Family

The MIC5010 family of high- and low-side FET drivers is ideally suited to this application. Configured as a high side driver, the MIC5010 will take a CMOS control input and drive the gate of an N -Channel MOSFET above the positive supply. The low power MIC5010 family employs CMOS logic for compatibility and a charge-pump voltage tripler with internal capacitors for gate voltage generation. CMOS input compatibility guarantees proper termination for the controller logic, and the power MOSFET can be protected by adjustable current limiting, all controlled by the MIC5010 (or MIC5013). The relatively fast switching speed of the MIC5010 family of drivers reduces the power dissipation of the MOSFET by quickly transiting from the no current, high $\mathrm{V}_{\mathrm{DS}}$ off state to the high current, low voltage ON state. The benefit is both increased reliability and little or no heat sinking required (depending on the size of power MOSFET employed).

The MIC5010 family has four members, the "full featured" MIC5010, with over-current limiting, fault detection, speed-up capacitor options, and an extra ENABLE input; the no-exter-nal- parts MIC5011; the dual driver MIC5012; and the MIC5013, offering over-current protection with fault signalling in an 8-pin package. Table 3 summarizes the features and differences between the variants.

## Table 2. Switches for Alarm Outputs

## Power MOSFET Advantages vs. Relays

- Extremely low drive current requirement
- Smaller size
- Lighter weight
- Non-mechanical (much longer life)
- No contact bounce
- Lower cost


## Power MOSFET Advantages vs. PNP

- No fixed voltage drop
- Extremely low drive current requirement
- Larger Safe Operating Region


## MIC5011

The lowest cost member of the 5010 family, the 8-pin MIC5011 requires no external components for high-side driving applications. As shown in Figure 2, when a logic HIGH is forced on the input, the oscillator and charge pump begin their voltage tripling action. The output charges the FET gate capacitor and turns on the FET. Standard Power MOSFETs are damaged if $\mathrm{V}_{G S}$ is greater than 20 V , but are not fully on unless $\mathrm{V}_{G S}$ is around 10 V . The internal 12.5 V zener diode connecting the FET gate and source limits the voltage multiplication action so that $\mathrm{V}_{\mathrm{GS}}$ is approximately 12.5 V , a value that ensures low ON resistance as well as long FET life.


Figure 2. MIC5011 Block Diagram

Inductive loads, such as the horn or headlight relay, give many drivers problems. The MIC5011 takes inductive loads in stride, however, and a "catch" diode to clamp inductive flyback spikes is not even necessary (see Figure 3). As an inductive load is switched off, a negative flyback pulse is applied to the FET source. The MIC5011 holds the gate firmly near ground level, sourcing or sinking current as required. The resultant $+\mathrm{V}_{\mathrm{GS}} \quad\left(\mathrm{V}_{\mathrm{G}}=0, \mathrm{~V}_{\mathrm{S}}=\right.$ negative) temporarily biases ON the FET and dissipates the spike (See AN-1, MIC5011 Design Techniques, for full details).


Figure 3. Inductive Spike Clamping

## MIC5012

The MIC5012 is a dual version of the MIC5011. Two completely independent drivers control two loads from one 14-pin (16-pin surface mount) package. Operationally, each half of the MIC5012 is identical to the MIC5011.

## MIC5013

When over-current protection is required, the 8-pin MIC5013 should be used. In a basic application, MIC5013 circuitry is similar to the MIC5011 or MIC5012. However, by adding four resistors, the MIC5013 can act as a circuit breaker; its output switches off if load current exceeds a user-determined value. As shown in Figure 4, the user has three design variables for limit selection, allowing a small sense resistor, $R_{s}$, for best efficiency. $R_{T H}$ sets the internal voltage comparison threshold; current limit is inversely proportional to $R_{T H} . R_{1}$ and $R_{2}$ may be eliminated in many applications where the load is generally resistive and open loads are not expected. See the MIC5013 datasheet for full details on flexibly programming the current trip point.


Figure 4. Current Protected Driver

## Automotive Alarm Hint: RemoteSiren Drive with Automatic Shutdown

High security alarm systems provide an alert mechanism if the control unit is compromised. Figure 5 shows a circuit that :

- Is controlled by a single small gauge wire
- Is remotely mounted, perhaps under the hood
- Will automatically switch ON if the control line is cut
- Will reset itself after a time delay
- Requires only a MIC5013, a FET, and a few passive components

The circuit is built on a small board, and may be attached to the siren (or other output device) directly. The MIC5013 is configured with a direct battery line, ground and a single control line. If the alarm output unit is compromised by severing the control line, pull-up resistor $R_{5}$ enables the MIC5013, which activates the FET, and the siren sounds.

Basically, the circuit operates in a standard current detect mode. The difference is that an additional capacitor, $\mathrm{C}_{1}$, begins to charge through R1 as soon as the alarm activates.


Circuit sounds immediately upon Control Input triggering or Control Input disconnect (cut) and will reset after $t \approx 120$ seconds.

$$
\begin{aligned}
& \mathrm{R} 1=91 \mathrm{k} \Omega \\
& \mathrm{R} 2=\mathrm{R} 3=100 \mathrm{k} \Omega \\
& \mathrm{R} 4=68 \mathrm{k} \Omega \\
& \mathrm{R} 5=470 \mathrm{k} \Omega \\
& \mathrm{C} 1=100 \mu \mathrm{~F}
\end{aligned}
$$

Figure 5. MIC5013 Driver With Automatic Sound/Reset

As the voltage across $\mathrm{C}_{1}$ exceeds the voltage on Pin 4 plus the $V_{T H}$ set by $R_{T H}$, an over-current condition is simulated, and the output is shut down. Reset occurs with control line cycling or power interruption. This means that the siren will sound once, for a fixed amount of time, and then silence itself in accordance with some local laws and good engineering practice (not to mention preventing total battery discharge).

Because the MIC5013 takes almost no current in the OFF or standby modes ( $0.1 \mu \mathrm{~A}$, typical), both it and the driven FET can be directly connected to the battery.

## Conclusion

The automotive alarm marketplace demands smaller and less expensive yet more reliable methods for output load drive and control. In alarm applications, where standby current drain is paramount, the low power MIC5010 series allows easy interface with low power CMOS logic control while providing all necessary drive control for small, efficient Power MOSFETs. For applications where the output devices are original equipment-horns and headlamps, for exampleand the control unit drives the stock horn relay or headlamp relay, the MIC5011 or MIC5012 dual FET drivers are suggested. Where high current loads are directly driven, the protection offered by the MIC5013 is attractive.

The winning combination of MIC5010 drivers and Power MOSFET switches enables configuring a simple, hence reliable, and rugged alarm system.

Table 3. Comparing the MIC5010 Family Options

| Device | Features |
| :---: | :---: |
| MIC5010 | - Over Current Sensing |
|  | - Fault Flag Output |
|  | - 14-Pin DIP or Surface Mount Packages |
|  | - Provision for Optional Speed-Up Capacitors |
|  | - Over Current Enable Pin |
| MIC5011 | - No External Components Required |
|  | - Provision for Optional Speed-Up Capacitors |
|  |  |
| MIC5012 | - Dual High Side Driver |
|  | - No External Components Required |
|  | - 14-Pin DIP or 16-Pin Surface Mount Packages |
| MIC5013 | - Over Current Sensing |
|  | - Fault Flag Output |
|  | - 8-Pin DIP or Surface Mount Packages |

# Application Note 5 

Solid State Circuit Breakers
by Brenda Kovacevic

## Introduction

Until very recently, few alternatives to electromechanical and magnetic circuit breakers existed. Designers were forced to live with such undesirable characteristics as arcing and switch bounce (with corresponding noise and wear), while accomodating large unwieldly packages in their high power systems.

Solid state technology applied to this traditional device has resulted in circuit breakers free from arcing and switch bounce, that offer correspondingly higher reliability and longer lifetimes as well as faster switching times. A typical solid state circuit breaker will switch in a matter of microseconds, as opposed to milliseconds or even seconds for a mechanical version.

New solid state products currently on the market utilize the many benefits associated with power MOSFETs to deliver a product far superior to earlier silicon versions. Power MOSFETs offer low on resistances (as compared to bipolar transistors), low voltage drops, low EMI, faster switching times and good thermal stability of key parameters.

However, two key advantages that the electromechanical devices have over the solid state versions are simplicity and low cost. For example, a simple commercial circuit breaker relay combination will sell for $\$ 4.00$ to $\$ 6.00$ in low volume . The existing solid state circuit breakers will run from several times that amount, and typically include many bells and whistles that the average designer can do without. This cost difference is somewhat less in military versions, as the mechanical devices must also undergo extensive testing.

One reason for the corresponding complexity of the silicon based systems is the power MOSFET drive circuitry required. If N -channel FET are to be used ( N -channel FETs are preferable to P -channel as they have roughly 2.5 times lower $R_{D S}(O n)$ and correspondingly lower cost), a charge pump or voltage tripler must be supplied to provide sufficient gate enhancement to turn on the FET. This involves supplying an oscillator as well as the necessary diodes and capacitors, which definitely take board/hybrid package space.

A simple, inexpensive solid state circuit breaker can be made using the MIC5013 power MOSFET predriver with overcurrent sense. This predriver was designed for driving N -channel FETs, and has an on-board charge pump to provide sufficient gate enhancement. This eliminates the issue of providing this enhancement externally; providing a one component solution to what once consumed extensive "real estate".

As any size FET can be driven by the MIC5013, almost any load can be accomodated. High inrush or inductive loads are driven with equal ease, greatly expanding the realm of possibilities for these circuit breaker topologies.

An internal comparator is used to sense an over-current condition; this feature allows the use of this product as a circuit breaker that can be programmed to trip at a specified current via choice of an external sense resistor. An overcurrent flag provides this information externally, allowing easy digital interface/control of the device. This feature allows its use in more complex, remotely controlled designs such as those currently used in high reliability applications.

Using this highly versatile device, four circuit breaker configurations have been devised; a low parts count, low cost externally resettable version, a minimal parts count remotely resettable version with indicator, a minimal parts count automatically resettable version, and a full blown power controller design with Z8 ${ }^{\text {" }}$ microcontroller interface. Typical applications for the first three versions include a variety of commercial, industrial and military applications, such as battery pack circuit breakers/current limiting, electric vehicles, and heavy machinery. The latter design is useful in high end applications such as military avionics or industrial automation. It offers a substantial cost savings over the currently available remotely controllable electromechanical units, as well as most currently available hybrid designs of this complexity.

## Minimum Parts Count Configuration

Figure1 illustrates the most basic configuration. The overcurrent trip point is set via the design equations in this figure. The current sense operates via a comparator which compares the voltage on the sense pin to an offset version of the voltage on the source pin. Thecurrent on the threshold pin, set by choice of $R_{T H}$, is mirrored and returned to the source by a $1 \mathrm{k} \Omega$ resistor.

This sets the trip voltage of the comparator. When a fault condition occurs, an internal current sense latch is set, which turns off the power FET. The control input pin must be toggled low then high by the reset switch before the FET will be switched on again (after the short has been removed). A $330 \mathrm{k} \Omega$ resistor is provided to hold the input low and keep the FET off until the circuit is reset. Advantages of this topology are its simplicity and correspondingly low cost.


Figure 1: Basic Circuit Breaker/Switch Configuration


Figure 2: Shutdown Time vs. \% Current Overdrive

## Response Time

Figure 2 illustrates an advantage that is common to all MIC5013 based topologies: fast response times. A graph of shutdown time versus current overdrive is shown. The data was taken using this simple topology without the $330 \mathrm{k} \Omega$
small slide switch suitable for instrument or control panels where space is at a premium.

Potential applications for this circuit include use as remotely controlled circuit breakers in aircraft with the indicator/switch

pulldown resistor, however, all configurations (with similar loads) will have a similar response as it is mostly a function of device parameters. (Note: This data was averaged from a small sample size; about $5-10 \%$ variation from this line may occur).

Response times in the order of $\mu \mathrm{S}$ means that a short circuit can be detected in time to prevent extensive damage, and is an improvement of an order of magnitude over electromechanical circuit breakers.

## Remotely Resettable Configuration

The circuit breaker configuration of Figure 3 is designed to be used for applications requiring remote indication and reset capability. When the breaker is tripped, the fault output pin switches high (to a diode drop below the positive rail). This output is used to drive a remotely located LED. (If an incandescent lamp is desired, the fault output should be used to drive a power FET switch that could withstand the inrush generated). Resetting of the breaker is accomplished by toggling the control input with a remotely located switch. If the distance between the control point and the breaker is large, an optocoupler is recommended to open any ground loops that may occur. Many switch manufacturers offer a package that combines both the switch and the indicator while providing internal isolation, making this circuit even more compact. Shown here is the NKK-SS12SDP2-LE, a
located in the cockpit, industrial control panels, heavy machinery, and robotics.

## Automatically Resettable Configuration

The third circuit,shown in Figure 4, is useful when automatic resetting is desired. This is accomplished by adding feedback from the fault pin back to the control input. A simple Miller integrator circuit is used to test the load every 18 mS until the short is removed. When the short condition no longer exists, the circuit latches on and operates as before. Although no reset button is necessary, an indicator could be added to the fault line if remote notification of a short circuit condition is desired.

The beauty of this configuration is that no human intervention is necessary once a short has occured. A possible drawback is that the gate does briefly turn on every 18 mS to test the load. However, if the short still exists, it shuts down again in $10 \mu \mathrm{~S}$. This time duration is short enough to be acceptable in most applications.

Potential applications for this circuit include industrial automation, automotive circuitry, motor drive (stall sensing), and protection for power supplies/battery packs.


Figure 4: Automatically Resettable 10 A Circuit Breaker

## Microcontroller Based Power Controller

A current trend in power electronics is the combination of intelligent power circuitry with microcontrollers; a so called "brains and brawn" combination. The power circuitry provides, in this case, the high current drive and circuit breaker function. The microcontroller can be used to make decisions in the event of a short, ie, it can drive a warning signal, shut down other components of the system, or switch in a reserve or auxiliary motor (or pump, fan, heater, etc.).

An example of a microcontroller based power controller designed and built using the MIC5013 is shown in Figure 5. Here, three functions are monitored by the microcontroller; condition of the power supply (low or off), open load, and shorted load. If any of these three conditions exist, power is taken from the load and the control input of the MIC5013 and an appropriate LED is turned on. An additional LED is used to flag a hardware fault when an impossible condition (such as an open and short load ) are flagged to the microcontroller.

Under normal operation (no fault condition exists), the microcontroller provides drive to the MIC5013 control input, and keeps bit 4 on I/O port 2 ( P 24 ) low, supplying drive to an LED signifying that conditions are "OK". (Note: a buffer may be necessary, as the MIC5013 is not TTL compatible).

The circuit breaker subsystem operates similarly to the other cases described earlier, however, all resetting is accomplished by the microcontroller. When the fault output goes high, indicating a short circuit has occured, one input of the NOR gate is pulled high, causing a low output on the NOR gate. This toggles P32 (bit 2, port 3,) low, initiating the cond_init subroutine (see Figure 6 for $Z 8$ code). This subroutine scans P20-P22 to determine which flag caused the NOR gate to go low. Upon determining that it was P20, P35 is
brought low, providing the necessary toggling of the MIC5013 control input such that operation can resume once the short is removed (The MIC5013 current sense comparator output is connected to an internal latch which must be reset). Power has already been removed from the gate output of the MIC5013 by its internal current sense mechanism, shutting down the power FET and corresponding load. P26 is pulled low, lighting an LED that signifies that a fault has occured.

When the fault is removed, the Z 8 will restore power to the "OK" LED, shut down the "Overcurrent" LED, and restore power to the control input of the MIC5013. No isolation between the microcontroller and the MIC5013 was deemed necessary in this case, as the fault output is current limited by the voltage divider resistors, and tends to be fairly clean.

Open load detection is accomplished via the use of an LM301 op amp configured as a comparator. The LM301 was chosen for this application as it has more headroom than most op amps. The inverting input of the LM301 is set to 25 mV below the positive rail, which the noninverting input will never reach unless the load is removed. The output of the op amp/comparator is fed to the HCPL-2602 optocoupler with the enable pin tied high. Under normal conditions, the output of the HCPL-2602 will be low; it toggles high in the event of an open load condition. The HCPL-2602 is also used to provide isolation between the digital and analog portions of the circuit. A high output from the HCPL-2602 causes the NOR gate to switch low, triggering the cond_int subroutine. The microcontroller reacts as before, removing power from the MIC5013 control input, and flagging the user that a problem has occured.

The 1000 pF capacitor placed between the inverting and non-inverting inputs of the LM301 along with the $100 \mathrm{k} \Omega$ resistor serves as a noise filter, which prevents oscillations. Another way of doing this is to provide a small amount of hysteresis from the output back to the non-inverting input (See reference 4).

Low power detection is accomplished via the use of an optocoupler, the HCPL-3700, that also contains a Schmitt trigger. This provides hysteresis, allowing us to shut the system down when power reaches roughly $50 \%$ of rated value, and not turn back on again until we are at roughly $75 \%$ of rated value (These levels are chosen via selection of input resistor values and can be changed to meet the requirements of most systems. See the Hewlett-Packard Optoelectronics Designer's Manual for more details). Again, the optoisolator also provides isolation between the digital and analog portions of the circuit.

Shutdown and resetting of the system in the case of a low power condition is accomplished as before, by triggering the cond_int subroutine, which in turn scans port 2 to find the appropriate cause for the trigger and lights the corresponding LED.

If subroutine cond_int detects an impossible combination of conditions, ie short and open, a hardware fault has probably occured. The microcontroller then lights an indicator LED attached to P34, and hangs up until the problem is removed.

The emergency override feature allows a pilot (or vehicle commander) to keep the system alive even though a short circuit has been detected. In a combat or other emergency situation, the equipment could be kept operating until the short circuit causes the FET to blow.

A switch located in the cockpit is used to provide this function. When it is depressed, IRQ2 (P31) is pulled low, causing the internal timer/counter to begin an 11 mS switch debounce count. If IRQ2 is still low (switch is still depressed) after 11 mS , then internal interrupt IRQ5 is activated on time out. Interrupt service routine T1_int then keeps power flowing to the control input of the MIC5013, and toggles P23 high. This turns on the base of Q1, which pulls the signal on the sense input of the MIC5013 to ground, disabling the current sense function of the part. (If a 14-pin MIC5010 is used instead of the MIC5013, an external inhibit pin is available). available).

A key advantage of this circuit is that 2/4 interrupt lines and one complete I/O port is left unused. This would allow the microcontroller to be used for other functions in addition to power management.

If this is to be a dedicated power management system and the unused I/O has no other potential purpose, then some ideas for modifications include using an alphanumeric display instead of indicator LEDs, and including a self test mode with indicators on power-up.

If a PWM'ed load is to be used, the Z8 can be used to provide a variable frequency, variable pulse width signal by using the internal counter/timer registers (See the Z8 Design Manual for details). In this case, P36 should be connected to the control input of the MIC5013 instead of P35, and switch debounce will have to be performed in hardware instead of firmware. The MIC5013 can be switched up to a maximum frequency of 20 kHz . Digital closed loop motion control can also be performed using the controller.


Figure 5: Z8 Based Power Controller

## Summary

The MIC5013 MOSFET predriver with over current protection brings a whole new dimension to the world of power management with its versatility, ease of use, and quick response times. Four different lab tested circuit breaker configurations were presented and discussed; a minimum parts count version, a remotely resettable version, an automatically resettable version, and a complete microcontroller based power management system. Many more unique configurations are possible; a configuration to fit most needs can potentially be designed using the MIC5013.

## References

1. The Z8 Design Manual, Zilog, 1985
2. The Optoelectronics Applications Manual, HP Optoelectronics, McGraw-Hill, 1981
3. Micrel Databook, 1991
4. Pease, R. A. , Troubleshooting Analog Circuits , Butterworth - Heinemann, 1991
5. Faber, Al and Kennelly, Bob, "Hybrid Power Controller Outperforms Conventional Circuit Breakers", PCIM , November 1990, pg 40
6. HP Application Note 1004, "Threshold Sensing For Industrial Control Systems With the HCPL3700 Interface Optocoupler"
7. Frank, Randy and Psaenich, AI "Surviving Short

Circuits", Machine Design , March 8,1990, pg 89
8. Conner, Margery, "Devices Let Aircraft Use

Higher Voltages", EDN , August 17, 1989, pg 59
9. asmS8 $8^{\mathrm{TM}}$ Super $8 / \mathrm{Z8}^{\mathrm{TM}}$ Cross Assembler User's Guide, Zilog 1985

Figure 6: Z8 Microcode

| .title CIRBR.S |  |
| :--- | :--- |
| .page 53 ; set maximum lines/page to 55 <br> title CIRCUIT BREAKER CODE |  |
| $; * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * ~$ |  |
| $;$ | TITLE |


|  | dbnce | .EQU | Ro | ; working register r0 is the • <br> ; 'debounce timer active' flag |
| :---: | :---: | :---: | :---: | :---: |
| ;*************************************************************************************************** |  |  |  |  |
| .BEGIN |  |  |  |  |
|  | int0: | jp | null_iret | ; unused interrupt |
|  | int1: | jp | null_iret | ; unused interrupt |
|  | int2: | jp | null_iret | ; unused interrupt |
|  | int3: | jp | null_iret | ; unused interrupt |
|  | int4: | jp | null_iret | ; unused interrupt. |
|  | int5: | jp | T1_int | ; Counter/Timer 1 interrupt. |
| ; First user-available location in RAM is at \%8500 |  |  |  |  |
| .ORG \%8500 |  |  |  |  |
| start: |  |  |  |  |
|  | jp | init |  | ; jump around ascii data, ; strings,... |

.ascii 'created 2/26/91 by BLK.'
init:
; 1) Set up interrupts: Interrupts are configured here.

| di |  |  |
| :---: | :---: | :---: |
| clr | imr | ; mask out all interrupts |
| clr | irq | ; clear out any pending <br> ; interrupts |
| ei |  | ; initialize interrupt request ; enable latch. |
| di |  |  |
| Id | IPR,\#00001000b | ; irq5 has highest priority |
| Id | IMR,\#00100000b | ; enables interrupt 5 (internal <br> ; timer interrupt);masks off <br> ; unused interrupts |
| ; 2) Initialize Register pointer and stack: |  |  |
| srp | \#\%50 | ; put scratch "working register" <br> ; set at \%50-\%60 |
| ld | SPH,\#\%AO |  |
| Id | SPL,\#\%00 | ; top of external memory is the <br> ; top of the stack |
| ; 3) Initialize I/O Ports: |  |  |
| Id | P01M,\#11010011b | ; port 0 address and data, port 1 <br> ; output, external stack, normal <br> ; timing |
| Id | P2M,\#00000111b | ; P20-P22 inputs; P23-P27 ; outputs |
| Id | P3M,\#01000000b | ; Port 2 pullups open drain,P30- <br> ; P33 int. inputs, P34-P37 <br> outputs : P31 $=$ Tin |
| ; 4) Initialize Counter/Timers. |  |  |
| Id | PRE1,\#10000010b | ; set prescaler to 64 (decimal), <br> ; single pass |
| Id | T1,\#10000000b | ; loads 256 in the timer, allows ; 11 mS count |
| ld | TMR,\#00101100b | ; load and enable t1, triggered <br> ; internal clock mode |



## Introduction

In battery powered applications, such as laptop computers power control has a major impact on battery life. For example, laptop or notebook computers often have a "sleep" mode, where the hard drive spins down and the display backlighting turns off while the RAM-containing valuable user data-is maintained. A microprocessor can easily make such power management decisions, but implementing the hardware for the
actual switching can be complicated. "High-side" switching is required; i.e., the positive supply voltage must be controlled. Common grounds for busses and shielding limits the possibility of "low side" switching in a standard negative ground system. This note discusses a logic controlled power switch that simplifies microprocessor driven high-side supply switching.


Figure 2. MIC5011 DB-1 Low Voltage Logic Controlled Power Switch

## Power Switches

These high-side implementations have historically taken one of two forms: relays or PNP transistors. Both have drawbacks in that relatively large drive current is required: neither can be switched directly from a microprocessor port or standard logic. Mechanical relays are bulky, expensive, and have limited lifetimes. Bipolar transistors exhibit a fixed voltage drop that reduce margins, especially in 5 V logic systems. This voltage drop has a devastating effect on defining battery end-of-life (per charge cycle).

Another method of power switching is the N-Channel DMOS FET. This FET has no inherent voltage drop, except for the I $\times r_{\text {Ds }}$ loss, and requires almost no drive power; unfortunately, it does need a gate driving voltage of from 4 V to 10 V above the supply voltage in high-side applications. In other words, it is an almost ideal switch.

## DMOS FET Advantages vs. Relays

- Non-mechanical (much longer life)
- No contact bounce
- Extremely low drive current requirement
- Smaller Size
- Lighter weight
- Lower cost

DMOS FET Advantages vs. PNP

- No fixed voltage drop
- Extremely low drive current requirement
- Larger Safe Operating Region


## The Micrel MIC5010 Family

The MIC5011 and its relatives control the N-Channel DMOS FET by generating a gate drive control voltage 4 V to 10 V above the supply. Its CMOS compatible control input directly interfaces with microprocessors, and its BCD (Bipolar-CMOSDMOS) construction allows nearly zero power drain in the OFF state. Pairing the MIC5011 with a low cost DMOS FET gives you a simple, reliable, easy-to-interface method of power management.

The MIC5011 is designed for this application and features:
-4.5V to 32V Operation

- Very low OFF power consumption-0.1 A typical
- No external components required
- Built-in zener clamp for protecting standard DMOS gates
- Available in small 8-pin surface mount packages


Figure 3. MIC5011 Block Diagram and Typical Application

## The IRLR024 N-Channel DMOS

## FET

The $100 \mathrm{~m} \Omega$ surface mount IRLR024 is employed as the pass device in this demonstration circuit. This N-Channel DMOS FET features "Logic Level" gate drive voltages and can pass over 50A of peak current (limited by power dissipation considerations). Key features include:

- Low ON resistance- $100 \mathrm{~m} \Omega$ maximum
- "Logic Level" gate threshold-ON at $\mathrm{VGS}=4 \mathrm{~V}$; VGS=5V for full enhancement.
- High pass current
- Surface mount package

One drawback of this "logic level" device is that its sensitive gate cannot withstand more than 10 V of VGS drive. Although the MIC5011 includes a protective zener clamp, the zener's 12.5 V threshold is inadequate. With supply voltages from 4.5 V to 7 V , this is not a problem; however, above 7 V , either an external zener clamp must be added to the MIC5011 gate drive output or else a standard threshold FET should be used.


Figure 4. IRLR024 DMOS FET


## The Micrel MIC5011 DB-1 Demonstration Unit

This demonstration unit is built on a single sided board using surface mount techniques. It has been designed to control 4.5 V to 7 V supplies, but can easily be modified to use 4.5 V to 32 V supply voltages. The first thing you will notice from the schematic, Figure 1, is its simplicity; only two components are needed. The MIC5011 contains all of the necessary intelligence and the drive circuitry required by the N -Channel DMOS FET.

Four lines provide +Vcc , Switched- Vcc , Control, and Ground. VCC and Switched-VCC are current carrying lines, so thick, low resistances traces are necessary. Both Control and Ground are low current lines, so thin traces are sufficient.

Simply connect Vcc to 4.5V to 7V, Switched-Vcc to your load, Control to a logic output, and Ground. When the logic level is
high (greater than approximately 3.5 V ), the load will be energized. The IRLR024 will exhibit less than $100 \mathrm{~m} \Omega$ of resistance, so voltage drop, hence power loss, with typical peripherals will be low. Current drain of up to 16A continuous, 64A peak, can be drawn with suitable heatsinking (limit current to 3A without additional heatsinking). With a low logic level, the load will be switched off. Total power drain from the VCc line will be negligible; only approximately $0.1 \mu \mathrm{~A}$ (leakage current) flows.

## Application Notes <br> Operating Voltages

This circuit, as designed, controls 4.5 V to 7 V digital supply voltages. If higher voltages must be switched, one of two modifications must be made. To switch widely varying supplies in the 4.5 V to 32 V range, use an approximately 7.5 V zener clamp, such as the MLL4693 or equivalent, across the gate and source of the FET. If your application switches 7 V to 32 V , replace the "logic level" FET with a standard gate N-Channel DMOSFET, such asthe IRF540, BUZ1LS2, or the SMP60N05. Regardless of the FET employed, the MIC5011 allows power control from a standard CMOS-level logic signal.

## TO-220 Package FETs

The MIC5011-DB1 demonstration board also allows using a standard TO-220 package FET. Connect the gate and source to the zener diode pads, and solder the tab (drain) to the drain heatsink pad. Remove the center lead drain connection. The TO-220 tab will extend from the top of the board a short distance.

## Faster Switching

If switching time is critical, adding a 1000 pF capacitor from pins $6-7$ on the MIC5011 will help. Another 1000pF capacitor from pins 7-8 will further accelerate switching time, but by a smaller margin.

## Dual Independent Switches

When two separate circuits require switching, the MIC5012 Dual High Side FET Driver provides two independent drivers in a single 14-pin DIP or 16-pin surface mount package.

## Over Current Protection

Replace the MIC5011 with the MIC5013 to enable over current protection with fault detection and signalling. See the MIC5013 datasheet for further information and suggested component values.

## Parts List

- MIC5011BM Surface mount MOSFET driver
- IRLR024 Surface mount DMOS FET
- MLL4693 Surface mount 7.5V zener diode (optional)


## Additional Notes

Although the MIC5011 datasheet specifically states that a minimum of 7 V of supply voltage is required for high-side driving, the introduction of "logic level" $N$-Channel DMOS FETs requiring only 4 V to $5 \mathrm{~V} \mathrm{~V}_{\text {GS }}$ for full ON operation enables this minimum operating voltage to be lowered. The MIC5011 provides gate enhancement with supply voltages down to below 3.5 V . Variations in the control voltage threshold, however, restrict low voltage operations to somewhat less than 4.5 V (for lower voltage devices, please contact the factory).


Component Side


Solder Mask


Silk Screen

Figure 6. MIC5011 DB-1 Board Layout

## Application Hint 9

Low Voltage Operation of the MIC5014 Family

## by Brenda Kovacevic

## Introduction

The current trend for more efficient use of power has led to a new standard in logic based systems: the use of 3.3 V logic as opposed to 5 V logic. Efficient power management is especially important in battery based systems such as portable laptop/notebook PCs and cellular phones where maximum use time is determined by battery life. The MIC5014 family has a minimum required supply rail of 2.75 V , which is the lowest required voltage of any high side driver in the industry! This makes the MIC5014 family ideal for use in any low voltage environment where power switching is necessary. This note briefly describes the characteristics of these devices at low voltages, and shows several example applications where the low voltage feature is used.

## Typical Parameters at $\mathbf{V}^{+}=3.3 \mathrm{~V}$

Table I shows the typical parameters expected at a 3.3 V supply voltage. At $15 \mu \mathrm{~A}$ quiescent current and $35 \mu \mathrm{~A}$ operating current, we offer very little battery drain at this voltage. Also worthy of attention is the fact that these devices offer a full 4.5 V gate enhancement with a supply voltage of only 3.0V! Perhaps the only drawback is the rise time at these low voltages, which is on the order of 35 to 40 mS . For most power switching applications in this voltage range,
this has not been seen to present difficulties and is a small price to pay for the greatly lowered battery drain. If faster switching speeds are desired, the rise time can be improved to 20 to 30 mS by bootstrapping off the positive supply, as shown in figure 1. Faster times than this can be attained by increasing the size of the bootstrap capacitor at the expense of the additional space required. Fall times remain on the order of 6 to $10 \mu \mathrm{~S}$.


Figure 1. Low Voltage Bootstrapped High Side Switch

Table 1: Typical Parameters at $\mathbf{V}^{+}=3.3 \mathrm{~V}$

| Parameter | Typical Value | Units |
| :--- | :---: | :---: |
| Supply Current,Off State | 15 | $\mu \mathrm{~A}$ |
| Supply Current,On State | 35 | $\mu \mathrm{~A}$ |
| High Side Turn-On Time <br> $\left(\mathrm{C}_{\mathrm{L}}=1300 \mathrm{pF}\right)$ | 35 | mS |
| Turn-Off Time | 6 | $\mu \mathrm{~S}$ |
| Gate Enhancement <br> $\left(\mathrm{V}_{\text {GATE }}-\mathrm{V}_{\text {SUPPLY }}\right)$ | 4.5 | V |
| Logic Input Current <br> (High State) | 1 | $\mu \mathrm{~A}$ |

## Typical Low Voltage Applications

## Sleep Mode Switching

One commonly employed technique for extending battery life is the use of a "sleep mode" switch, in which the microprocessor shuts down all the functions that represent power drain after a preset time of nonuse while maintaining the system memory. This type of a switch must typically be a high side switch, or a switch that controls the availabllity of the positive supply, as standard computer or logic based systems often have common ground busses and /or shielding.

The MIC5016 plus two logic level FETs make an ideal dual sleep mode switch (figure2) without the bulk and unreliability of relays or the voltage drop of bipolar transistors (See AH5 for more information plus a board layout for sleep mode switching with regards to our MIC5011 high side driver).

A logic level FET is very similar to a regular power FET except for the threshold voltage requirements, which are VGS $=4 \mathrm{~V}$ for turn-on and 5 V for full enhancement. A regular power FET would require a minimum of 10 V for full enhancement. This feature makes the logic level FET ideal for this kind of switching. The only drawback it has is that it's gate cannot withstand more than 10 V of enhancement. The MIC5014/5016 devices are equipped with an internal zener clamp, but at 15 V it will not save us here! We recommend that an external zener clamp or regular power FET be used if a supply higher than 4 V is required.

As the MIC5014 is pin to pin compatible with the MIC5011, the board layout for a single sleep mode switch as featured in AH-5 will also work for the MIC5014.


Figure 2: 3 to 4 V Dual Sleep Mode Switch

## Low Battery Sense and Disconnect

When a battery is discharged to the point that the load goes significantly out of regulation, it is often beneficial to disconnect the load from the battery to prevent further discharge. In the case of NiCd or NiMH batteries, repeated deep discharging has a negative impact on battery life. A simple scheme can be formulated using the MIC2951 super low drop out regulator to generate a well regulated 3.3 V supply from four 1.2 V battery cells. When the output drops to below $5 \%$ of the rated value, the ERROR flag goes low, pulling down the RESETof the latch which shuts down the control input to the MIC5014. This turns off the MOSFET switch connecting the battery to the regulator. It is important to hold the SET input to the latch low for 30 to 40 mS on startup to allow the regulator to kick in. This output can also be fed to a microcontroller, signalling the user that it is time to charge his batteries.
Although it is possible to use feedback from the ERROR output to the shutdown input of the MIC2951 to perform this function, the addition of the MIC5014 and FET switch results in less current drain ( 20 to $25 \mu \mathrm{~A}$ extra for the MIC5014 plus latch as opposed to the current required to bias and drive a bipolar transistor). It also allows the MIC2951 to act as the central controlling point for shutdown in applications where the unregulated battery voltage is fed to other subsystems, such as an SMPS converter, in addition to the MIC2951.


Figure 3: Low Battery Shutdown Switch

## Latched Drivers

## SECTION 3: LATCHED DRIVERS

Latched Driver Selection Guide ..... 3-2
MIC4807 Protected 80V 8-Channel Addressable Low Side Driver ..... 3-3
MIC5800/5801 Parallel Input Latched Drivers with Catch Diodes ..... 3-11
MIC58P01 Protected Parallel Input Latched Driver with Catch Diodes ..... 3-17
MIC5821/5822 8-Bit Serial Input Latched Drivers ..... 3-22
MIC5841/5842 8-Bit Serial Input Latched Drivers with Catch Diodes ..... 3-27
MIC58P42 Protected 8-Bit Serial Input Latched Driver with Catch Diodes ..... 3-34
MIC5890/5891 8-Bit Latched Source Driver with Catch Diodes ..... 3-39
MIC5920 8-Bit Universal High/Low Side Latched Driver with Catch Diodes ..... 3-43
MIC59P50 Protected 8-Bit Parallel Input Latched Driver with Catch Diodes ..... 3-49
MIC59P60 Protected 8-Bit Serial Input Latched Driver with Catch Diodes ..... 3-54
Application Note 2 MIC4807 Display Dimmer ..... 3-61

All Micrel Latched Drivers are available in die form．Special package options available on most latched drivers：please contact factory for details．

| DEVICE |  | $\begin{array}{\|l} \hline ⿳ 亠 二 口 刂 口 ~ \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{array}$ |  |  |  |  |  |  |  | PACKAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MIC4807 Protected Addres－ sable Low Side Driver MIC5800 Latched Driver <br> MIC5801 Latched Driver <br> MIC58P01 Protected Latched Driver MIC5821 Serial Input Latched Driver MIC5822 Serial Input Latched Driver MIC5841 Serial Input Latched Driver <br> MIC5842 Serial Input Latched Driver MIC58P42 Protected Serial Input Latched Driver <br> MIC5890 Latched Source Driver MIC5891 Latched Source Driver MIC5920 Universal Latched Driver MIC59P50 Protected Parallel Input Latched Driver <br> MIC59P60 Protected Serial Input Latched Driver | $\bullet$ <br> $\bullet$ <br> $\bullet$ <br> $\bullet$ <br> $\bullet$ <br> $\bullet$ <br> $\bullet$ <br> $\bullet$ <br> $\bullet$ <br> $\bullet$ <br> $\bullet$ | － | 8 <br> 4 <br> 8 <br> 8 <br> 8 <br> 8 <br> 8 <br> 8 <br> 8 <br> 8 <br> 8 <br> 8 <br> 8 | 80 50 50 80 50 80 50 80 80 50 80 80 80 80 | 200 <br> 500 <br> 500 <br> 500 <br> 500 <br> 500 <br> 500 <br> 500 <br> 500 <br> 500 <br> 500 |  |  |  | $\begin{array}{\|c} \hline \text { A } \\ \text { B } \\ \text { A } \\ \text { A } \\ \text { B,C } \\ \text { A } \\ \text { B } \\ B, C \\ \text { A } \\ \text { B } \\ \text { A } \\ \text { B } \\ \text { A } \\ \text { A } \\ \text { B } \\ \text { B } \\ \hline \text { A } \\ \text { B } \\ \hline \end{array}$ | 18－Pin CerDIP 18－Pin PDIP <br> 14－Pin CerDIP <br> 14－Pin PDIP，SOIC；15－SIP <br> 22－Pin CerDIP <br> 22－Pin PDIP，28－Pin PLCC <br> 22－Pin CerDIP <br> 22－Pin PDIP，28－Pin PLCC <br> 16－Pin PDIP <br> 16－Pin CerDIP <br> 16－Pin PDIP <br> 18－Pin CerDIP <br> 18－Pin PDIP，SOIC，20－Pin <br> PLCC <br> 18－Pin CerDIP <br> 18－PDIP，SOIC，20－PLCC <br> 18－Pin CerDIP <br> 18－Pin PDIP，SOIC，20－Pin <br> PLCC <br> 24－Pin CerDIP（skinny） <br> 24－Pin PDIP，SOIC，28－Pin <br> PLCC <br> 20－Pin CerDIP <br> 20－Pin PDIP，SOIC，PLCC |
| Temperature Code： |  |  | $\begin{array}{r} -45 \\ -40 \\ 0^{\circ} \mathrm{C} \end{array}$ |  | $\begin{aligned} & +125 \\ & +85^{\circ} \\ & 70^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |  |  |

## General Description

The MIC4807 is an 80V, 8-channel, addressable low side driver with latches and TTL/CMOS compatible logic inputs. Each logic input is composed of a comparator with a 1.4 V bandgap-derived reference serving as the trip point. The addresses $\left(\mathrm{A}_{I N}, \mathrm{~B}_{I N}\right.$, and $\left.\mathrm{C}_{I N}\right)$ and Data-in logic inputs have an internal $50 \mu \mathrm{~A}$ pull-up current source, while the Output Enable (OE), $\overline{\text { Chip }} \overline{\text { Select }}(\overline{\mathrm{CS}})$, and $\overline{\text { Clear }}$ logic inputs have an internal $75 \mu \mathrm{~A}$ pull-down sink. If the logic lines to the MIC4708 are severed, these currents guarantee that the outputs will turn OFF.

Individual latches in the MIC4807 are selected by a binary address presented at inputs $\mathrm{A}_{\mathbb{I N}}, \mathrm{B}_{\operatorname{IN}}$, and $\mathrm{C}_{\operatorname{IN}}$. Data-in is directed to the addressed latch while $\overline{\mathrm{CS}}$ is held low, allowing an individual output to be pulse-width modulated. When $\overline{\mathrm{CS}}$ is set high again, the last Data-in is stored in the latch. If Datain = " 1 ", the addressed output is turned on, and if Data-in $=$ " 0 ", the addressed output is turned off.

Information presented to Data-in and the address inputs is transferred to the latches while $\overline{\mathrm{CS}}$ is pulled low. For application, where several outputs must be (Continued)

## Pin Diagram



## Features

- 4.5 V to 16 V Operation
- Eight 80 V 100 mA Outputs
- Off-state Leakage less than $10 \mu \mathrm{~A}$ at $25^{\circ} \mathrm{C}$
- Short-Circuit Proof
- Thermal Shutdown with Hysteresis
- DMOS Output Devices $\left(\mathrm{R}_{\mathrm{ON}} \leq 7 \Omega\right.$ at $\left.25^{\circ} \mathrm{C}\right)$

Applications

- Lamp Drivers
- Solenoid Drivers
- Display Drivers
-Electroluminescent
-Vacuum Fluorescent
-Plasma
- Relay Drivers
- Print Head Drivers
- Heater Drivers
- Power Semiconductor Drivers
- Security Systems
- Environmental Controls
- Process Controllers


## Ordering Information

| Part <br> Number | Operating <br> Temperature-Range | Package |
| :--- | :---: | :---: |
| MIC4807AJB | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | 18 -Pin Ceramic DIP |
| MIC4807BN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | 18 -Pin Plastic DIP |

* AJB indicates units screened to MIL-STD 883, Method 5004, condition $B$, and burned-in for 1 -week.


## Block Diagram



## General Description (Continued)

turned on simultaneously, Gray Code address sequencing can be applied to Ain, Bin, Cin, while Data-in is held high and $\overline{\mathrm{CS}}$ is held low. Data-in will be transferred to each address in turn, without the need to toggle $\overline{\mathrm{CS}}$. Similarly, a set of outputs could be simultaneously turned off by setting Data-in low. Gray Code ensures that no intermediate addresses are inadvertently accessed. A typical Gray Code is $0,1,3,2,6$, 7, 5, 4.
Each output drive circuit has a high-voltage, power DMOS device configured as a transconductance loop. This loop limits the output current to typically 200 mA . While current limiting keeps the output device within its allowable safeoperating area (SOA), the power dissipation may be excessive. Long-term survival is guaranteed by thermal shutdown.
When operated below current limit, the outputs appear as small-valued resistors (typically $5.1 \Omega$ at $25^{\circ} \mathrm{C}$ ) connected to ground. The "ON" resistance ( $\mathrm{R}_{\mathrm{ON}}$ ) has a strong, positive
temperature coefficient (approximately $7500 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) which promotes current sharing if two or more outputs are paralleled.

## Absolute Maximum Ratings (Notes 1, 2 and 3)

| Output Voltage (V ${ }_{\text {OUT }}$, OFF) | 100 V |
| :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) | 16.5 V |
| Logic Input Voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) -0 | -0.3 V TO $\mathrm{V}_{\mathrm{DD}}+0.3$ |
| Continuous Output Current ( $\mathrm{I}_{\text {OUT }}$ ) | Internally Limited |
| Power Dissipation ( $\mathrm{P}_{\mathrm{D}}$, Note 2) | Internally Limited |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ): |  |
| B Version | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| A version | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature ( $\mathrm{T}_{\text {JMAX }}$ | AX) $150^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| $\theta_{J A}$ - Plastic DIP | $130^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{J A}-$ Ceramic DIP | $90^{\circ} \mathrm{C} / \mathrm{W}$ |

Electrical Characteristics: (Note 6) MIC4807BN, $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$ unless otherwise specified (see Test Circuit).

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply Voltage |  | 4.5 |  | 16 | V |
| 1 DD | Supply Current | $\begin{aligned} & \mathrm{OE}=\mathrm{L}(\text { Note } 3) \\ & \mathrm{OE}=\mathrm{H}(\text { Note } 4) \end{aligned}$ |  | $\begin{aligned} & 5.5 \\ & 1.5 \end{aligned}$ | $\begin{gathered} 10 \\ 3 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| V IN $(0)$ | Logic Input Voltage | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 16 \mathrm{~V}$ |  |  | 0.8 | V |
| VIN (1) |  |  | 2.0 |  |  | V |
| IIN (0) | Logic Input Current for $\mathrm{A}_{\text {IN }}$, $\mathrm{B}_{\mathrm{IN}}, \mathrm{C}_{\mathrm{IN}}$, and Data-in | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | -150 | -70 | -25 | $\mu \mathrm{A}$ |
| IIN (1) | Logic Input Current for $\overline{C S}$, OE, and Clear | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ | 25 | 130 | 250 | $\mu \mathrm{A}$ |
| Iout | Output Leakage Current | $\mathrm{OE}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=80 \mathrm{~V}$ |  | 1 | 10 | $\mu \mathrm{A}$ |
| RoN | Output "ON" Resistance | Output is $\mathrm{ON}, \mathrm{V}_{\text {OUT }}=0.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 5.1 | 7 | $\Omega$ |
| Isc | Short Circuit Current | Output is $\mathrm{ON}<\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}$ $10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 15 \mathrm{~V}$ (Note 5) | 140 | 190 | 250 | mA |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage (OFF) |  |  |  | 80 | V |
| VOUT | Output Voltage (ON) | $\begin{aligned} & \text { IOUT }=50 \mathrm{~mA}, \mathrm{~V}_{D D}=10 \mathrm{~V} \\ & \text { IOUT }=100 \mathrm{~mA}, V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 0.26 \\ & 0.51 \end{aligned}$ | $\begin{gathered} 0.35 \\ 0.7 \end{gathered}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
|  | Data and Address Set-up Time | $V_{D D}=10 \mathrm{~V}$ for all timing tests (A, see Timing Diagram) | 400 |  |  | nS |
|  | Data and Address Hold Time | (B) | 50 |  |  | nS |
|  | CS Pulse Width | (C) | 500 |  |  | nS |
|  | Turn-on Delay | (D) |  |  | 2.5 | nS |

Electrical Characteristics: (Note 6) MIC4807BN, $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$ unless otherwise specified (see Test Circuit).

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Turn-Off Delay | (E) |  |  | 2.5 | $\mu \mathrm{~S}$ |
|  | Output Disable <br> Response Time | (F) |  | 2 | $\mu \mathrm{~S}$ |  |
|  | Output Enable <br> Response Time | (G) |  |  | 2 | $\mu \mathrm{~S}$ |
|  | $\overline{\text { Clear Response Time }}$ | (H) | 500 |  |  | nS |

Electrical Characteristics: (Note 6) MIC4807AJB, $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$ unless otherwise specified (see Test Circuit).

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Supply Voltage |  | 4.5 |  | 16 | V |
| IDD | Supply Current | $\begin{aligned} & \mathrm{OE}=\mathrm{L}(\text { Note } 3) \\ & \mathrm{OE}=\mathrm{H}(\text { Note } 4) \end{aligned}$ |  |  | $\begin{gathered} 15 \\ 4 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| VIN (0) | Logic Input Voltage | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 16 \mathrm{~V}$ |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IN }}(1)$ |  |  | 2.0 |  |  | V |
| IIN (0) | Logic Input Current for $\mathrm{A}_{\mathrm{IN}}$, $\mathrm{B}_{\mathrm{IN}}, \mathrm{C}_{\mathrm{IN}}$, and Data-in | V IN $=0 \mathrm{~V}$ | -250 |  | -10 | $\mu \mathrm{A}$ |
| $I_{\mathrm{IN}}(1)$ | Logic Input Current for $\overline{\mathrm{CS}}$, OE, and Clear | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ | 25 |  | 400 | $\mu \mathrm{A}$ |
| Iout | Output Leakage Current | $\mathrm{OE}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=80 \mathrm{~V}$ |  | 5.1 | 7 | $\mu \mathrm{A}$ |
| Ron | Output "ON" Resistance | Output is $\mathrm{ON}, \mathrm{V}_{\text {OUT }}=0.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  |  | 12 | $\Omega$ |
| ISC | Short Circuit Current | Output is $\mathrm{ON}<\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}$ $10 \mathrm{~V} \leq \mathrm{VDD} \leq 15 \mathrm{~V}$ (Note 5 ) | 100 |  | 300 | mA |
| Vout | Output Voltage (OFF) |  |  |  | 80 | V |
| VOUT | Output .Voltage (ON) | $\begin{aligned} & \text { IOUT }=50 \mathrm{~mA}, V_{D D}=10 \mathrm{~V} \\ & \text { IOUT }=100 \mathrm{~mA}, V_{D D}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.6 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
|  | Data and Address <br> Set-up Time | $V_{D D}=10 \mathrm{~V}$ for all timing tests (A, see Timing Diagram) | 700 |  |  | nS |
|  | Data and Address Hold Time | (B) | 50 |  |  | nS |
|  | $\overline{\text { CS }}$ Pulse Width | (C) | 1000 |  |  | nS |
|  | Turn-on Delay | (D) |  |  | 5 | $\mu \mathrm{S}$ |

Electrical Characteristics: (Note 6) MIC4807BN, $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$ unless otherwise specified (see Test Circuit).

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | ---: | ---: | :---: |
|  | Turn-Off Delay | (E) |  |  | 5 | $\mu \mathrm{~S}$ |
|  | Output Disable <br> Response Time | (F) |  | 4 | $\mu \mathrm{~S}$ |  |
|  | Output Enable <br> Response Time | (G) |  | 4 | $\mu \mathrm{~S}$ |  |
|  | $\overline{\text { Clear Response Time }}$ | (H) |  |  | 5 | $\mu \mathrm{~S}$ |
|  | $\overline{\text { Clear Pulse Width }}$ | $(\mathrm{I})$ | 1000 |  |  | nS |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified operating ratings.
Note 2: The junction temperature is internally limited by a thermal shutdown circuit. The maximum power dissipation is a function of $T_{J M A X}, \theta_{J A}$, and $T_{A}$. The maximum allowable power dissipation at any ambient temperature is $P_{D}=\left(T_{J M A X}-T_{A}\right) / \theta_{J A}$. If this dissipation is exceeded, the die temperature will rise above $150^{\circ} \mathrm{C}$, and the MIC4807 will go into thermal shutdown.
Note 3: All outputs are off when OUTPUT ENABLE is pulled low.
Note 4: All outputs are turned on during this test.
Note 5: Pulse testing is used to avoid thermal shutown.
Note 6: Minimum and Maximum limits are tested and $100 \%$ guaranteed over the temperature range specified. Typicals are measured at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.

## Timing Diagram



## Test Circuit and AC Waveform Measurement Standards



## Equivalent Logic Diagram



## Truth Table

| CS | Clear | Data-In | $\mathrm{C}_{\text {IN }}$ | $\mathrm{B}_{\text {IN }}$ | $A_{\text {IN }}$ | OE | $\mathrm{HVOUT}_{0}$ | $\mathrm{HVOUT}_{1}$ | $\mathrm{HVOUT}_{2}$ | $\mathrm{HVOUT}_{3}$ | $\mathrm{HVOUT}_{4}$ | $\mathrm{HVOUT}_{5}$ | $\mathrm{HVOUT}_{6}$ | $\mathrm{HVOUT}_{7}$ | Functional Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{x}$ | L | X | X | X | X | X | H | H | H | H | H | H | H | H | Clear |
| H | H | X | X | X | X | H | P | P | P | P | P | P | P | P | Memory |
| L | H | D | L | L | L | H | $\overline{\mathrm{D}}$ | P | P | P | P | P | P | P | Address $\mathrm{HVOUT}_{0}$ |
| L | H | D | L | L | H | H | P | $\overline{\mathrm{D}}$ | P | P | P | P | P | P | Address HVOUT ${ }_{1}$ |
| L | H | D | L | H | L | H | P | P | $\overline{\text { D }}$ | P | P | P | P | P | Address $\mathrm{HVOUT}_{2}$ |
| L | H | D | L | H | H | H | P | P | P | $\overline{\text { D }}$ | P | P | P | P | Address $\mathrm{HVOUT}_{3}$ |
| L | H | D | H | L | L | H | P | P | P | P | $\overline{\text { D }}$ | P | P | P | Address HVOUT 4 |
| L | H | D | H | L | H | H | P | P | P | P | P | $\overline{\text { D }}$ | P | P | ${\text { Address } \mathrm{HVOUT}_{5} \text { }}^{\text {A }}$ |
| L | H | D | H | H | L | H | P | P | P | P | P | P | $\overline{\text { D }}$ | P | Address $\mathrm{HVOUT}_{6}$ |
| L | H | D | H | H | H | H | P | P | P | P | P | P | P | $\overline{\text { D }}$ | ${\text { Address } \mathrm{HVOUT}_{7}}^{\text {a }}$ |
| x | X | X | X | X | X | L | H | H | H | H | H | H | H | H | Blanking |


| $L=$ Low Logic Level | $X=$ Don't Care |
| :--- | :--- |
| $H=$ High Logic Level | $P=$ Previous State |

D = Data (High or Low)

## Typical DC Output Characteristics for the "On" State:

$\left(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\right.$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless other wise specified)

$$
\begin{aligned}
& -V_{\mathrm{DD}}=10 \mathrm{~V} \\
& ---V_{\mathrm{DD}}=15 \mathrm{~V}
\end{aligned}
$$

SHORT CIRCUIT CURRENT

lout FOR SEPARATE VD





Pin Description

| Pin No. | Pin Name | Functional Description |
| :---: | :---: | :---: |
| 5 | Ground | Electrical ground to chip substrate. |
| 12 | $V_{D D}$ | Positive logic supply voltage (10V-15V). |
| $\begin{gathered} 1,2,8 \\ 9,10,11 \\ 17,18 \end{gathered}$ | $\mathrm{HVOUT}_{0}$ through $\mathrm{HVOUT}_{7}$ | These are the high voltage (HV) open outputs, each of which is capable of sinking 100 mA when switched on, and standing off 80 V when switched off. In addition, each output channel is equipped with an analog current limiter to protect it from shorts to the positive high voltage supply. When an output is shorted (up to 80 V ), a maximum of 225 mA ( 200 mA nominal) will flow through it to ground. |
| 13, 14, 15 | $\mathrm{C}_{\mathbb{I N}}, \mathrm{B}_{\mathbb{I N}}, \& \mathrm{~A}_{\text {IN }}$ | When these inputs are combined together they form the BCD address used to select the desired output. Each input is TTL compatible with an internal pull-up current source of 50mA. |
| 6 | CS | When $\overline{\mathrm{CS}}$ is at logic " 0 " the device is actively addressed, and when $\overline{\mathrm{CS}}$ is at logic " 1 " the decoded address and input Data are inhibited, making the part unaddressable. $\overline{\mathrm{CS}}$ is TTL compatible with an internal pull-down current sink of $75 \mu \mathrm{~A}$. |
| 7 | $\overline{\text { Clear }}$ | Clear resets all the outputs to the off state when pulled to logic " 0 ", and is TTL compatible with an internal pull-down current sink of $75 \mu \mathrm{~A}$. |
| 16 | Data-in | Data-in determines the state of the output being addressed. When Datain is at logic " 0 " the addressed output is turned off, and when Data-in is at logic " 1 " the addressed output is turned on. Data-in is TTL compatible with an internal pull-up current source of $50 \mu \mathrm{~A}$. |
| 4 | OE | OE allows the bank of eight outputs to be duty cycled together. When OE is at logic "1" the outputs are enabled to follow their respective latches, and when OE is at logic "0" all the outputs are turned off. OE is TTL Compatible with a pull-down current sink of $75 \mu \mathrm{~A}$. |

## MIC5800/5801

4/8 Bit Parallel-Input Latched Driver Family

## General Description

The MIC5800/5801 latched drivers are high-voltage, highcurrent integrated circuits comprised of four or eight CMOS data latches, a bipolar Darlington transistor driver for each latch, and CMOS control circuitry for the common CLEAR, STROBE, and OUTPUT ENABLE functions.

The bipolar/MOS combination provides an extremely lowpower latch with maximum interface flexibility. MIC5800 contains four latched drivers; MIC5801 contains eight latched drivers.

Data input rates are greatly improved in these devices. With a 5 V supply, they will typically operate at better than 5 MHz . With a 12 V supply, significantly higher speeds are obtained.

The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull-up resistors. The bipolar outputs are suitable for use with relays, solenoids, stepping motors, LED or incandescent displays, and other high-power loads.

Both units have open-collector outputs and integral diodes for inductive load transient suppression. The output transistors are capable of sinking 500 mA and will sustain at least 50 V in the OFF state. Because of limitations on package power dissipation, the simultaneous operation of all drivers at maximum rated current can only be accomplished by a reduction in duty cycle. Outputs may be paralleled for higher load current capability.

## Features

- 4.4 MHz Minimum Data Input Rate
- High-Voltage, Current Sink Outputs
- Output Transient Protection
- CMOS, PMOS, NMOS, and TTL Compatible Inputs
- Internal Pull-Down Resistors
- Low-Power CMOS Latches


## Ordering Information

| Part Number | Temperature Range | Package |
| :---: | :---: | :---: |
| MIC5800BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Pin Plastic DIP |
| MIC5800AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-Pin CERDIP |
| MIC5800AJB* | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-Pin CERDIP |
| MIC5800BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Pin SOIC |
| MIC5800BT | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 15-Pin Power SIP |
| MIC5801CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 22-Pin Plastic DIP |
| MIC5801BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 22-Pin Plastic DIP |
| MIC5801AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 22-Pin CERDIP |
| MIC5801AJB* | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 22-Pin CERDIP |
| MIC5801BV | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Pin PLCC |

* AJB indicates units screened to MIL-STD 883, Method 5004, condition B, and burned-in for 1 -week. Please contact factory for full military temperature range specifications.


## Functional Diagram



## Typical Input



## Pin Configurations



MIC5800BN,AJ,BM


| Absolute Maximum Ratings: (Notes 1-8) |  |
| :--- | ---: |
| at $+25^{\circ} \mathrm{C}$ Free-Air Temperature |  |
| Output Voltage, VCE |  |
| Output Voltage, VCE Continuous | 50 V |
| Supply Voltage, VDD | 35 V |
| Input Voltage Range, VIN | 15 V |
| Continuous Collector Current, IC | -0.3 V to V DD +0.3 V |
| Package Power Dissipation: | 500 mA |
| MIC5800 Plastic DP (Note 1) | 2.1 W |
| MIC5801 Plastic DIP (Note 2) | 2.5 W |
| MIC5800 SOIC (Note 3) | 1.0 W |
| MIC5801 PLCC (Note 4) | 2.25 W |
| MIC5800 CERDIP (Note 5) | 2.8 W |
| MIC5801 CERDIP (Note 6) | 3.1 W |
| MIC5800 Power SIP( Note 7) | 3.575 W |
| Operating Temperature Range, TA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range, TS | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

Note 1: Derate at $16.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 2: Derate at $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 3: Derate at $8.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 4: Derate at $18.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 5: Derate at $21.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 6: Derate at $25 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 7: Derate at $28.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 8: Micrel CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.


MIC5800BT

MIC5801BN,CN,AJ

Pin Configurations (continued)


## Allowable Output Current As A Function of Duty Cycle



Electrical Characteristics: at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (unless otherwise noted)

| Characteristic | Symbol | Test Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Output Leakage Current | ICEX | $\mathrm{V}_{\text {CE }}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CE}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  | 100 |  |
| Collector-Emitter Saturation Voltage | $\mathrm{V}_{\text {CE(SAT }}$ | $\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}$ |  | 0.9 | 1.1 | V |
|  |  | $\mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}$ |  | 1.1 | 1.3 |  |
|  |  | $\mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=7.0 \mathrm{~V}$ |  | 1.3 | 1.6 |  |
| Input Voltage | V IN(0) |  |  |  | 1.0 | V |
|  | $\mathrm{VIN}(1)$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 8.5 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ (See Note) | 3.5 |  |  |  |
| Input Resistance | RIN | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 50 | 200 |  | k $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 50 | 300 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 50 | 600 |  |  |
| Supply Current | ${ }^{\text {I DD(ON }}$ <br> (Each <br> Stage) | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, Outputs Open |  | 1.0 | 2.0 | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$, Outputs Open |  | 0.9 | 1.7 |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, Outputs Open |  | 0.7 | 1.0 |  |
|  | $\operatorname{ldD}(\mathrm{OFF})$ <br> (Total) | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, Outputs Open, Inputs $=0 \mathrm{~V}$ |  |  | 200 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, Outputs Open, Inputs $=0 \mathrm{~V}$ |  | 50 | 100 |  |
| Clamp Diode <br> Leakage Current | $\mathrm{I}_{\mathrm{R}}$ | $\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  | 100 |  |
| Clamp Diode Forward Voltage | $V_{F}$ | $\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}$ |  | 1.7 | 2.0 | V |

NOTE : Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure a minimum logic "1".


## Timing Conditions

(Logic Levels are VDD and Ground)
A. Minimum data active time before strobe enabled (data set-up time) ...................................................................... 50 nS
B. Minimum data active time after strobe disabled (data hold time) ........................................................................... 50 nS
C. Minimum strobe pulse width ................................................................................................................................. 125 nS
D. Typical time between strobe activation and output on to off transition ................................................................. 500 nS
E. Typical time between strobe activation and output off to on transition ................................................................. 500 nS
F. Minimum clear pulse width ................................................................................................................................. 300 nS
G. Minimum data pulse width .................................................................................................................................. 225 nS

Truth Table

|  |  |  | Output | OUT $_{N}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $N_{N}$ | Strobe | Clear |
| Enable | $t-1$ | $t$ |  |  |  |
| 0 | 1 | 0 | 0 | $X$ | OFF |
| 1 | 1 | 0 | 0 | $X$ | $O N$ |
| $X$ | $X$ | 1 | $X$ | $X$ | $O F F$ |
| $X$ | $X$ | $X$ | 1 | $X$ | $O F F$ |
| $X$ | 0 | 0 | 0 | $O N$ | $O N$ |
| $X$ | 0 | 0 | 0 | $O F F$ | $O F F$ |

X = Irrelevant
$\mathrm{t}-1=$ previous output state
t = present output state

Information present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the off condition, regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches.

## Typical Application

## Unipolar Stepper-Motor Drive



UNIPOLAR WAVE DRIVE


UNIPOLAR 2-PHASE DRIVE


## Typical Applications, Continued

MIC5800 Incandescent/Halogen Lamp Driver


MIC5801 Relay Driver


## 8-Bit Parallel Input Protected Latched Driver

## General Description

The MIC58P01 parallel-input latched driver is a high-voltage ( 80 V ), high-current $(500 \mathrm{~mA})$ integrated circuit comprised of eight CMOS data latches, a bipolar Darlington transistor driver for each latch, and CMOS control circuitry for the common CLEAR, STROBE, and OUTPUTENABLE functions. Similar to the MIC5801, additional protection circuitry supplied on this device includes thermal shutdown, under voltage lockout (UVLO), and over-current shutdown.

The bipolar/CMOS combination provides an extremely lowpower latch with maximum interface flexibility. The MIC58P01 has open-collector outputs capable of sinking 500 mA and integral diodes for inductive load transient suppression with a minimum output breakdown voltage rating of 80 V ( 50 V sustaining). The drivers may be paralleled for higher load current capability.

With a 5V logic supply, the MIC58P01 will typically operate at better than 5 MHz . With a 12 V logic supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS circuits. TTL circuits may require pull-up resistors.

Each of these eight outputs has an independent over-current shutdown of 500 mA . Upon current shutdown, the affected channel will turn OFF until $\mathrm{V}_{\mathrm{DD}}$ is cycled or the ENABLE/ RESET pin is pulsed high. Current pulses less than $2 \mu \mathrm{~S}$ will not activate current shutdown. Temperatures above $165^{\circ} \mathrm{C}$ will shut down all outputs. The UVLO circuit disables the outputs at low $\mathrm{V}_{\mathrm{DD}}$; hysteresis of 0.5 V is provided.

## Features

- 4.4MHz Minimum Data Input Rate
- High-Voltage, High-Current Outputs
- Per-Output Over-Current Shutdown (500mA typical)
- Under Voltage Lockout
- Thermal Shutdown
- Output Transient Protection Diodes
- CMOS, PMOS, NMOS, and TTL Compatible Inputs
- Internal Pull-Down Resistors
- Low-Power CMOS Latches


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :--- | :--- |
| MIC58P01AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 22-Pin Ceramic DIP |
| MIC58P01AJB* | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 22-Pin Ceramic DIP |
| MIC58P01BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 22 -Pin Plastic DIP |
| MIC58P01BV | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Pin PLCC |
| MIC58P01BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Pin Wide SOIC |

* AJB indicates units screened to MIL-STD 883, Method 5004, condition B, and burned-in for 1 week.


## Functional Diagram



## Pin Configuration



## Pin Configuration, Continued



MIC58P01BV, 28-pin PLCC


MIC58P01BWM, 24-pin SOIC

Absolute Maximum Ratings: (Note 1)
at $+25^{\circ} \mathrm{C}$ Free-Air Temperature

| Output Voltage, $\mathrm{V}_{\text {CE }}$ | 80V |
| :---: | :---: |
| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | 15 V |
| Input Voltage Range, $\mathrm{V}_{\text {IN }}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Package Power Dissipation: |  |
| MIC58P01BN | 2.25 W |
| Derate above $\mathrm{T}_{A}=+25^{\circ} \mathrm{C}$ | $22.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| MIC58P01AJ/AJB | 2.0W |
| Derate above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| MIC58P01BV | 1.6W |
| Derate above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $16 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| MIC58P01BWM ${ }^{\text {a }}$ | 1.4W |
| Derate above $T_{A}=+25^{\circ} \mathrm{C}$ | $14 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range, $T_{S}$ | $-65^{\circ} \mathrm{C}$ to +125 |

Note 1: Micrel CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

## Typical Input




## Pin Description

| Pin (DIP) | Name | Description |
| :--- | :--- | :--- |
| 1 | CLEAR | Resets all Latches and turns all outputs OFF (open). |
| 2 | STROBE | Input Strobe Pin. Loads output latches when High. |
| $3-10$ | INPUT | Parallel Inputs, 1 through 8 |
| 11 | GROUND | Logic and Output Ground pin. |
| 12 | COMMON | Transient suppression diode common cathode pin. |
| $13-20$ | OUTPUT | Parallel Outputs, 8 through 1. |
| 21 | V $_{\text {DD }}$ | Logic Supply voltage. |
| 22 | $\overline{\text { OUTPUT }}$ | When Low, Outputs are active. When High, outputs are inactive and the device is reset <br> from a fault condition. An undervoltage condition emulates a high $\overline{\text { OE }}$ input. |

Electrical Characteristics: at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (unless otherwise noted)

| Characteristic | Symbol | Test Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Output Leakage Current | ICEX | $\mathrm{V}_{\mathrm{CE}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CE}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  | 100 |  |
| Collector-Emitter Saturation Voltage | $V_{\text {CE(SAT }}$ | $\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}$ |  | 0.9 | 1.1 | V |
|  |  | $\mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}$ |  | 1.1 | 1.3 |  |
|  |  | $\mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}$ |  | 1.3 | 1.6 |  |
| Input Voltage | $\mathrm{V}_{\text {IN }(0)}$ |  |  |  | 1.0 | V |
|  | $\mathrm{V}_{\text {IN(1) }}$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 |  |  |  |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 8.5 |  |  |  |
|  |  | $\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}$ (See Note) | 3.5 |  |  |  |
| Input Resistance | $\mathrm{R}_{\text {IN }}$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 50 | 200 |  | $\mathrm{k} \Omega$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 50 | 300 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 50 | 600 |  |  |
| Supply Current | ${ }^{I} \mathrm{DD}(\mathrm{ON})$ <br> (One output active) | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, Outputs Open |  | 3.3 | 4.5 | mA |
|  |  | $V_{D D}=10 \mathrm{~V}$, Outputs Open |  | 3.1 | 4.5 |  |
|  |  | $V_{D D}=5.0 \mathrm{~V}$, Outputs Open |  | 2.4 | 3.6 |  |
|  | ${ }^{\mathrm{I} D(\mathrm{ON})}$ <br> (All outputs active) | $V_{D D}=12 \mathrm{~V}$, Outputs Open |  | 6.4 | 10.0 | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$, Outputs Open |  | 6.0 | 9.0 |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, Outputs Open |  | 4.7 | 7.5 |  |
|  | $\mathrm{I}_{\mathrm{DD}(\mathrm{OFF})}$ <br> (Total) | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, Outputs Open, Inputs $=0 \mathrm{~V}$ |  | 3.0 | 4.5 | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, Outputs Open, Inputs $=0 \mathrm{~V}$ |  | 2.2 | 3.6 |  |
| Clamp Diode Leakage Current | IR | $\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  | 100 |  |
| Over-Current Threshold | ILIM | Per Output |  | 500 |  | mA |
| Start-Up Voltage | $V_{\text {SU }}$ | Note 2. | 3.5 | 4.0 | 4.5 | V |
| Minimum Operating $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {DD MIN }}$ |  | 3.0 | 3.5 | 4.0 | V |
| Clamp Diode Forward Voltage | $\mathrm{V}_{\mathrm{F}}$ | $\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}$ |  | 1.7 | 2.0 | V |
| Thermal Shutdown |  |  |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hystersis |  |  |  | 10 |  | ${ }^{\circ} \mathrm{C}$ |

NOTE 1: Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure a minimum logic "1". NOTE 2: Under-VoltageLlockout is guaranteed to release device at no more than 4.5 V , and disable the device at no less than 3.0 V .

## Truth Table

| $\mathrm{IN}_{\mathrm{N}}$ | Strobe | Clear | $\overline{\overline{\text { Output }}}$ | $\mathrm{OUT}_{\mathrm{N}}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | t-1 | t |
| 0 | 1 | 0 | 0 | X | OFF |
| 1 | 1 | 0 | 0 | X | ON |
| X | X | 1 | X | X | OFF |
| X | X | X | 1 | X | OFF |
| X | 0 | 0 | 0 | ON | ON |
| X | 0 | 0 | 0 | OFF | OFF |

[^2]$t=$ present output state

Information present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the Data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the OFF condition, regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches. If current shutdown is activated, the OUTPUT ENABLE must be pulsed high to restore operation. Over temperature faults are not latched and require no reset pulse.


## Timing Conditions

( $T_{A}=+25^{\circ} \mathrm{C}$, Logic Levels are $\mathrm{V}_{\mathrm{DD}}$ and Ground, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ )
A. Minimum data active time before strobe enabled (data set-up time) ....................................................................... 50 nS
B. Minimum data active time after strobe disabled (data hold time) ........................................................................... 50 nS
C. Minimum strobe pulse width ............................................................................................................................... 125 nS
D. Typical time between strobe activation and output on to off transition ................................................................ 500 nS
E. Typical time between strobe activation and output off to on transition ............................................................... 500 nS
F. Minimum clear pulse width ................................................................................................................................... 300 nS
G. Minimum data pulse width ................................................................................................................................. 225 nS

## Typical Characteristic Curves



Current Shutdown Threshold vs. Temperature


Supply Current vs. Temperature


Supply Current


Current Shutdown


Output Delay vs. Supply Voltage


## Typical Application



## General Description

BiCMOS technology gives the MIC5821/5822 family flexibility beyond the reach of standard logic buffers and power driver arrays. These devices each have an eight-bit CMOS shift register, CMOS control circuitry, eight CMOS data latches, and eight bipolar current-sink Darlington outputdrivers. The 500 mA outputs are suitable for use with incandescent bulbs and other moderate to high current loads. The drivers can be operated with a split supply where the negative supply is down to -20 V . Except for maximum driver output voltage ratings, the MIC5821 and MIC5822 are identical.

These devices have greatly improved data-input rates. With a 5 V logic supply they will typically operate faster than 5 MHz . With a 12 V supply significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS logic levels. TTL and DTL circuits may require the use of appropriate pull-up resistors. By using the serial data output, the drivers can be cascaded for interface applications requiring additional drive lines.

## Features

- 3.3 MHz Minimum Data-Input Rate
- CMOS, PMOS, NMOS, TTL Compatible
- Internal Pull-Down or Pull-Up Resistors
- Low-Power CMOS Logic and Latches
- High-Voltage Current-Sink Outputs
- Single or Split Supply Operation


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC5821CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 -Pin Plastic DIP |
| MIC5821BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Pin Plastic DIP |
| MIC5822BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Pin Plastic DIP |
| MIC5822AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 -Pin Ceramic DIP |
| MIC5822AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 -Pin Ceramic DIP |

* Micrel reserves the right to substitute MIC5821BN grade devices for the MIC5821CN
$\dagger$ AJB indicates units screened to MIL-STD 883, Method 5004, condition B , and burned-in for 1 -week.


## Functional Diagram


$v_{E E}$

## Pin Configuration


(Plastic and Ceramic DIP)

## Typical Input Circuits



## Absolute Maximum Ratings (Note 1)

at $25^{\circ} \mathrm{C}$ Free-Air Temperature and $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$


Note 1: Derate at the rate of $16.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Plastic DIP).
Note 2: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.
Note 3: For inductive load applications.

## Typical Output Driver



## Maximum Allowable Duty Cycle (Plastic DIP)

| Number of Outputs ON <br> (IOUT = 200mA <br> VDD <br> 12V) | Maximum Allowable Duty Cycle at Ambient Temperature of |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{2 5}{ }^{\circ} \mathbf{C}$ | $\mathbf{4 0}{ }^{\circ} \mathbf{C}$ | $\mathbf{5 0}{ }^{\circ} \mathbf{C}$ | $\mathbf{6 0}{ }^{\circ} \mathbf{C}$ | $\mathbf{7 0}{ }^{\circ} \mathbf{C}$ |
| 8 | $73 \%$ | $62 \%$ | $55 \%$ | $47 \%$ | $40 \%$ |
| 7 | $83 \%$ | $71 \%$ | $62 \%$ | $54 \%$ | $46 \%$ |
| 6 | $97 \%$ | $82 \%$ | $72 \%$ | $63 \%$ | $53 \%$ |
| 5 | $100 \%$ | $98 \%$ | $87 \%$ | $75 \%$ | $63 \%$ |
| 4 | $100 \%$ | $100 \%$ | $100 \%$ | $93 \%$ | $79 \%$ |
| 3 | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ |
| 2 | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ |
| 1 | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ |

Electrical Characteristics at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ (unless otherwise specified)

| Characteristic | Symbol | Applicable Devices | Test Conditions | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Unit |
| Output Leakage Current | ICEX | MIC5821 | $\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}, \mathrm{~T}_{\text {A }}=+70^{\circ} \mathrm{C}$ |  | 100 |  |
|  |  | MIC5822 | $\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}$ |  | 50 |  |
|  |  |  | $\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}, \mathrm{~T}_{\text {A }}=+70^{\circ} \mathrm{C}$ |  | 100 |  |
| Collector-Emitter Saturation Voltage | $V_{\text {CE(SAT }}$ | Both | IOUT $=100 \mathrm{~mA}$ |  | 1.1 | V |
|  |  |  | IOUT $=200 \mathrm{~mA}$ |  | 1.3 |  |
|  |  |  | IOUT $=350 \mathrm{~mA}, \mathrm{~V}_{\text {DD }}=7.0 \mathrm{~V}$ |  | 1.6 |  |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}(0)}$ | Both |  |  | 0.8 | V |
|  | $\mathrm{V}_{\operatorname{IN}(1)}$ | Both | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 |  |  |
|  |  |  | $V_{D D}=10 \mathrm{~V}$ | 8.5 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 3.5 |  |  |
| Input Resistance | $\mathrm{R}_{\mathrm{IN}}$ | Both | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 50 |  | k $\Omega$ |
|  |  |  | $V_{D D}=10 \mathrm{~V}$ | 50 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 50 |  |  |
| Supply Current | $\mathrm{IDD}(\mathrm{ON})$ | Both | One Driver ON, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 4.5 | mA |
|  |  |  | One Driver ON, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 3.9 |  |
|  |  |  | One Driver ON, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 2.4 |  |
|  |  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 16 |  |
|  |  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 14 |  |
|  |  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 8 |  |
|  | IDD(OFF) | Both | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, <br> All Inputs $=0 \mathrm{~V}$ |  | 1.6 |  |
|  |  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, <br> All Inputs= OV |  | 2.9 |  |

Electrical Characteristics MIC5822AJ/AJB at $T_{A}=-55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ (unless otherwise noted)

| Characteristic | Symbol | Test Conditions | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Unit |
| Output Leakage Current | ICEX | $\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
| Collector-Emitter Saturation Voltage | $\mathrm{V}_{\text {CE(SAT) }}$ | IOUT $=100 \mathrm{~mA}$ |  | 1.3 | V |
|  |  | IOUT $=200 \mathrm{~mA}$ |  | 1.5 |  |
|  |  | l OUT $=350 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=7.0 \mathrm{~V}$ |  | 1.8 |  |
| Input Voltage | $\mathrm{V}_{\text {INO }}$ ) |  |  | 0.8 | V |
|  | $\mathrm{V}_{\mathrm{IN}(1)}$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 3.5 |  |  |
| Input Resistance | RIN | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 35 |  | k $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 35 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 35 |  |  |
| Supply Current | $\mathrm{IDD}(\mathrm{ON})$ | One Driver ON, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 5.5 | mA |
|  |  | One Driver ON, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 4.5 |  |
|  |  | One Driver ON, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 3.0 |  |
|  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 16 |  |
|  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 14 |  |
|  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 10 |  |
|  | IDD(OFF) | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 3.5 |  |
|  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 2.0 |  |

Electrical Characteristics MIC5822AJ/AJB at $T_{A}=+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ (unless otherwise noted)

| Characteristic | Symbol | Test Conditions | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Unit |
| Output Leakage Current | ICEX | $\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}$ |  | 500 | $\mu \mathrm{A}$ |
| Collector-Emitter Saturation Voltage | $\mathrm{V}_{\text {CE(SAT) }}$ | IOUT $=100 \mathrm{~mA}$ |  | 1.3 | V |
|  |  | IOUT $=200 \mathrm{~mA}$ |  | 1.5 |  |
|  |  | IOUT $=350 \mathrm{~mA}, \mathrm{~V}_{\text {DD }}=7.0 \mathrm{~V}$ |  | 1.8 |  |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}(0)}$ |  |  | 0.8 | V |
|  | $\mathrm{V}_{\text {IN(1) }}$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 3.5 |  |  |
| Input Resistance | $\mathrm{R}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 50 |  | k $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 50 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 50 |  |  |
| Supply Current | ${ }^{\text {dDD }}$ (ON) | One Driver ON, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 4.5 | mA |
|  |  | One Driver ON, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 3.9 |  |
|  |  | One Driver ON, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 2.4 |  |
|  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 16 |  |
|  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 14 |  |
|  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 8 |  |
|  | IDD(OFF) | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 2.9 |  |
|  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 1.6 |  |

## MIC5821/5822 Family Truth Table

| Serial Data Input | Clock Input | Shift Register Contents |  |  |  |  | Serial <br> Data Output | Strobe Input | Latch Contents |  |  |  |  | Output Enable | Output Contents |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | ...... | $\mathrm{I}_{8}$ |  |  | $\mathrm{l}_{1}$ | $\mathrm{l}_{2}$ | $\mathrm{I}_{3}$ |  | 18 |  | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $l_{3}$ | ...... | 18 |
| H | - | H | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | ...... |  | $\mathrm{R}_{7}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| L | - | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | ...... |  | $\mathrm{R}_{7}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| X | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | $\mathrm{R}_{3}$ | ...... |  | $\mathrm{R}_{8}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | X | X | X | ...... | X | X | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | $\mathrm{R}_{3}$ | ...... | $\mathrm{R}_{8}$ |  |  |  |  |  |  |
|  |  | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | $\ldots$ |  | $\mathrm{P}_{8}$ | H | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | ...... | $\mathrm{P}_{8}$ | L | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | .... | $\mathrm{P}_{8}$ |
|  |  |  |  |  |  |  |  |  |  | X | X | ...... | X | H | H | H | H | ..... | H |

$L=$ Low Logic Level $\quad H=$ High Logic Level $X=$ Irrelevant $P=$ Present State $R=$ Previous State
Timing Diagram


## Timing Conditions

$\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, Logic Levels are $\mathrm{V}_{\mathrm{DD}}$ and $\left.\mathrm{V}_{\mathrm{SS}}\right)$

$$
\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}
$$

A. Minimum Data Active Time Before Clock Pulse (Data Set-Up Time) ..... 75 nS
B. Minimum Data Active Time After Clock Pulse (Data Hold Time) ..... 75 nS
C. Minimum Data Pulse Width ..... 150 nS
D. Minimum Clock Pulse Width ..... 150 nS
E. Minimum Time Between Clock Activation and Strobe ..... 300 nS
F. Minimum Strobe Pulse Width ..... 100 ns
G. Typical Time Between Strobe Activation and Output Transition ..... 500 nS

SERIAL DATA present at the input is transferred to the shift register on the logic " 0 " to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high during serial entry.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.

## Typical Applications

## MIC5822 Level Shifting Lamp Driver with Darlington Emitters Tied to a Negative Supply



# MIC5841/5842 Family 

## 8-Bit Serial-Input Latched Drivers

## General Description

Using BiCMOS technology, the MIC5841/5842 integrated circuits were fabricated to be used in a wide variety of peripheral power driver applications. The devices each have an eight-bit CMOS shift register, CMOS control circuitry, eight CMOS data latches, and eight bipolar current-sink Darlington output drivers.

These two devices differ only in maximum voltage ratings. The MIC5842 offers premium performance with a minimum output breakdown voltage rating of 80 V ( 50 V sustaining). The drivers can be operated with a split supply where the negative supply is down to -20 V .

The 500 mA outputs, with integral transient-suppression diodes, are suitable for use with lamps, relays, solenoids and other inductive loads.

These devices have improved speed characteristics. With a 5 V logic supply, they will typically operate faster than 5 MHz . With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS logic levels. TTL or DTL circuits may require the use of appropriate pull-up resistors. By using the serial data output, the drivers can be cascaded for interface applications requiring additional drive lines.

The MIC5840 family is available in DIP, PLCC, and SOIC packages. Because of limitations on package power dissipation, the simultaneous operation of all drivers at maximum rated current might require a reduction in duty cycle. A copper-alloy lead frame provides for maximum package power dissipation.

## Features

- 3.3 MHz Minimum Data-Input Rate
- CMOS, PMOS, NMOS, TTL Compatible
- Internal Pull-Up/Pull-Down Resistors
- Low-Power CMOS Logic and Latches
- High-Voltage Current-Sink Outputs
- Output Transient-Protection Diodes
- Single or Split Supply Operation


## Ordering Information

| Part Number | Temperature Range | Package |
| :---: | :---: | :---: |
| MIC5841BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18-Pin Plastic DIP |
| MIC5841BV | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Pin PLCC |
| MIC5841BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18-Pin Wide SOIC |
| MIC5841AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 18-Pin Ceramic DIP |
| MIC5841AJB* | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 18-Pin Ceramic DIP |
| MIC5842BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18-Pin Plastic DIP |
| MIC5842BV | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Pin PLCC |
| MIC5842BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18-Pin Wide SOIC |
| MIC5842AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 18-Pin Ceramic DIP |
| MIC5842AJB* | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 18-Pin Ceramic DIP |

* AJB indicates units screened to MIL-STD 883, Method 5004, condition B , and burned-in for 1 -week.


## Functional Diagram



## Pin Configuration


(Plastic and Ceramic DIP, SOIC)

## Pin Configuration

(20-Pin PLCC)Top View.


Absolute Maximum Ratings (Note 1, 2, 3)
at $25^{\circ} \mathrm{C}$ Free-Air Temperature and $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Output Voltage, $\mathrm{V}_{\mathrm{CE}}$ (MIC5841) <br> (MIC5842) | 50 V |
| :---: | :---: |
|  | 80 V |
| Output Voltage, VCE(SUS) (MIC5841) (Note 1) 35V |  |
| (MIC5842) | 50 V |
| Logic Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ |  |
| $V_{D D}$ with Reference to $V_{E E}$ 25V |  |
| Emitter Supply Voltage, VEE | -20V |
| Input Voltage Range, $\mathrm{V}_{\text {IN }}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Continuous Output Current, IOUT | 500 mA |
| Package Power Dissipation, PD (Note 2) | 1.82 W |
| Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range, Ts | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Note 1: For Inductive load applications.
Note 2: Derate at the rate of $18.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Plastic DIP)
Note 3: CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

Electrical Characteristics at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ (unless otherwise noted)

| Characteristic | Symbol | Applicable Devices | Test Conditions | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Unit |
| Output Leakage Current | ICEX | MIC5841 | $\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}, \mathrm{~T}_{\text {A }}=+70^{\circ} \mathrm{C}$ |  | 100 |  |
|  |  | MIC5842 | $\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}$ |  | 50 |  |
|  |  |  | $\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  | 100 |  |
| Collector-Emitter Saturation Voltage | $\mathrm{V}_{\text {CE (SAT) }}$ | Both | IOUT $=100 \mathrm{~mA}$ |  | 1.1 | V |
|  |  |  | IOUT $=200 \mathrm{~mA}$ |  | 1.3 |  |
|  |  |  | $\mathrm{I}_{\text {OUT }}=350 \mathrm{~mA}, \mathrm{~V}_{\text {DD }}=7.0 \mathrm{~V}$ |  | 1.6 |  |
| Collector-Emitter Sustaining Voltage | $\mathrm{V}_{\mathrm{CE} \text { (SUS) }}$ <br> (Note 5) | MIC5841 | IOUT $=350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}$ | 35 |  | V |
|  |  | MIC5842 | IOUT $=350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}$ | 50 |  |  |
| Input Voltage | $\frac{V_{\operatorname{IN}(0)}}{V_{\operatorname{IN}(1)}}$ | Both |  |  | 0.8 | V |
|  |  | Both | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 8.5 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ (See Note 4) | 3.5 |  |  |
| Input Resistance | $\mathrm{R}_{\mathrm{IN}}$ | Both | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 50 |  | k $\Omega$ |
|  |  |  | $V_{D D}=10 \mathrm{~V}$ | 50 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 50 |  |  |
| Supply Current | IDD(ON) | Both | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 16 | mA |
|  |  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 14 |  |
|  |  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 8.0 |  |
|  | IDD(OFF) | Both | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 2.9 |  |
|  |  |  | All Drivers OFF, $\mathrm{V}_{D D}=10 \mathrm{~V}$ |  | 2.5 |  |
|  |  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 1.6 |  |
| Clamp Diode Leakage Current | $\mathrm{I}_{\mathrm{R}}$ | MIC5841 | $\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
|  |  | MIC5842 | $\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}$ |  | 50 |  |
| Clamp Diode Forward Voltage | $V_{F}$ | Both | $I_{F}=350 \mathrm{~mA}$ |  | 2.0 | V |

Note 4: Operation of these devices with standard TTL may require the use of appropriate pull-up resistors to insure an input logic HIGH.
Note 5: Not 100\% tested. Guaranteed by design.

Electrical Characteristics MIC5841AJ/AJB and MIC5842AJ/AJB at $T_{A}=-55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{E E}=0 \mathrm{~V}$ (unless otherwise noted)

| Characteristic | Symbol | Test Conditions | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Unit |
| Output Leakage Current | ICEX | $\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
| Collector-Emitter <br> Saturation Voltage | $\mathrm{V}_{\text {CE(SAT) }}$ | IOUT $=100 \mathrm{~mA}$ |  | 1.3 | V |
|  |  | IOUT $=200 \mathrm{~mA}$ |  | 1.5 |  |
|  |  | $\mathrm{I}_{\text {OUT }}=350 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=7.0 \mathrm{~V}$ |  | 1.8 |  |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}(0)}$ |  |  | 0.8 | V |
|  | $\mathrm{V}_{\mathrm{IN}(1)}$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 3.5 |  |  |
| Input Resistance | $\mathrm{R}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 35 |  | k $\Omega$ |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 35 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 35 |  |  |
| Supply Current | $1 \mathrm{DD}(\mathrm{ON})$ | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 16 | mA |
|  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 14 |  |
|  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 10 |  |
|  | IDD(OFF) | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 3.5 |  |
|  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 2.0 |  |

Electrical Characteristics MIC5841AJ/AJB and MIC5842AJ/AJB at $T_{A}=+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{E E}=0 \mathrm{~V}$ (unless otherwise noted)

| Characteristic | Symbol | Test Conditions | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Unit |
| Output Leakage Current | ICEX | $\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}$ |  | 500 | $\mu \mathrm{A}$ |
| Collector-Emitter Saturation Voltage | $\mathrm{V}_{\text {CE(SAT }}$ | IOUT $=100 \mathrm{~mA}$ |  | 1.3 | V |
|  |  | IOUT $=200 \mathrm{~mA}$ |  | 1.5 |  |
|  |  | I OUT $=350 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=7.0 \mathrm{~V}$ |  | 1.8 |  |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}(0)}$ |  |  | 0.8 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 3.5 |  |  |
| Input Resistance | $\mathrm{R}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 50 |  | k $\Omega$ |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 50 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 50 |  |  |
| Supply Current | IDD(ON) | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 16 | mA |
|  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 14 |  |
|  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 8 |  |
|  | IDD(OFF) | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 2.9 |  |
|  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 1.6 |  |
| Clamp Diode Leakage Current | $\mathrm{I}_{\mathrm{R}}$ | MIC5841A $\quad \mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}$ |  | 100 | $\mu \mathrm{A}$ |
|  |  | MIC5842A $\quad \mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}$ |  | 100 |  |



## Timing Conditions

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ Logic Levels are $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ ) ..... $V_{D D}=5 V$
A. Minimum Data Active Time Before Clock Pulse (Data Set-Up Time) ..... 75 nS
B. Minimum Data Active Time After Clock Pulse (Data Hold Time) ..... 75 nS
C. Minimum Data Pulse Width ..... 150 nS
D. Minimum Clock Pulse Width ..... 150 nS
E. Minimum Time Between Clock Activation and Strobe ..... 300 nS
F. Minimum Strobe Pulse Width ..... 100 nS
G. Typical Time Between Strobe Activation and Output Transition ..... 500 nS

SERIAL DATA present at the input is transferred to the shift register on the logic " 0 " to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high during serial data entry.
When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.

## MIC5840 Family Truth Table

| Serial Data Input | Clock Input | Shift Register Contents |  |  |  |  | Serial Data <br> Output | Strobe Input | Latch Contents |  |  |  |  | Output Enable | Output Contents |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | ...... | $\mathrm{I}_{8}$ |  |  | $\mathrm{l}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ |  | 18 |  | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ |  | 18 |
| H | $\checkmark$ | H | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | ...... | $\mathrm{R}_{7}$ | $\mathrm{R}_{7}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| L | $\checkmark$ | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | ...... | $\mathrm{R}_{7}$ | $\mathrm{R}_{7}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| X | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | $\mathrm{R}_{3}$ | ...... | $\mathrm{R}_{8}$ | $\mathrm{R}_{8}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | X | X | X | ...... | X | X | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | $\mathrm{R}_{3}$ | ...... |  |  |  |  |  |  |  |
|  |  | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | ...... |  | $\mathrm{P}_{8}$ | H | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ |  | $\mathrm{P}_{8}$ | L | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | ..... | $\mathrm{P}_{8}$ |
|  |  |  |  |  |  |  |  |  | X | X | X | ...... | X | H | H | H | H | ..... | H |

[^3]
## Typical Output Driver



## Typical Input Circuits



Maximum Allowable Duty Cycle (Plastic DIP)
$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$

| Number of Outputs ON$\begin{aligned} (\text { IOUT } & =200 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{DD}} & =5.0 \mathrm{~V}) \end{aligned}$ | Max. Allowable Duty Cycle at Ambient Temperature of |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ | $40^{\circ} \mathrm{C}$ | $50^{\circ} \mathrm{C}$ | $60^{\circ} \mathrm{C}$ | $70^{\circ} \mathrm{C}$ |
| 8 | 85\% | 72\% | 64\% | 55\% | 46\% |
| 7 | 97\% | 82\% | 73\% | 63\% | 53\% |
| 6 | 100\% | 96\% | 85\% | 73\% | 62\% |
| 5 | 100\% | 100\% | 100\% | 88\% | 75\% |
| 4 | 100\% | 100\% | 100\% | 100\% | 93\% |
| 3 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 2 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 1 | 100\% | 100\% | 100\% | 100\% | 100\% |

$V_{D D}=12 \mathrm{~V}$

| $\begin{gathered} \text { Number of Outputs ON } \\ \text { (IOUT }=200 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V} \text { ) } \end{gathered}$ | Max. Allowable Duty Cycle at Ambient Temperature of |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ | $40^{\circ} \mathrm{C}$ | $50^{\circ} \mathrm{C}$ | $60^{\circ} \mathrm{C}$ | $70^{\circ} \mathrm{C}$ |
| 8 | 80\% | 68\% | 60\% | 52\% | 44\% |
| 7 | 91\% | 77\% | 68\% | 59\% | 50\% |
| 6 | 100\% | 90\% | 79\% | 69\% | 58\% |
| 5 | 100\% | 100\% | 95\% | 82\% | 69\% |
| 4 | 100\% | 100\% | 100\% | 100\% | 86\% |
| 3 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 2 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 1 | 100\% | 100\% | 100\% | 100\% | 100\% |

## Typical Applications

## Relay/Solenoid Driver MIC5842

## MIC5841 Hammer Driver



MIC5841 Solenoid Driver with Output Enable


MIC5841 Level Shifting Lamp Driver with Darlington Emitters Tied to a Negative Supply

SERIAL DATA CLOCK


## Typical Applications, Continued

MIC5842 Negative/Positive Supply PIN Diode Driver Transmit/Receive Switch


## MIC58P42

## 8-Bit Serial-Input Protected Latched Driver

## Preliminary Information

## General Description

The MIC58P42 serial-input latched driver is a high-voltage $(80 \mathrm{~V})$, high-current $(500 \mathrm{~mA})$ integrated circuit comprised of eight CMOS data latches, a bipolar Darlington transistor driver for each latch, and CMOS control circuitry for the common STROBE, CLOCK, SERIAL DATA INPUT, and OUTPUT ENABLE functions. Similar to the MIC5842, additional protection circuitry supplied on this device includes thermal shutdown, under voltage lockout (UVLO), and overcurrent shutdown.
The bipolar/CMOS combination provides an extremely lowpower latch with maximum interface flexibility. The MIC58P42 has open-collector outputs capable of sinking 500 mA and integral diodes for inductive load transient suppression with a minimum output breakdown voltage rating of $80 \mathrm{~V}(50 \mathrm{~V}$ sustaining). The drivers can be operated with a split supply, where the negative supply is down to -20 V and may be paralleled for higher load current capability.
With a 5 V logic supply, the MIC58P42 will typically operate at better than 5 MHz . With a 12 V logic supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS circuits. TTL circuits may require pull-up resistors. By using the serial data output, drivers may be cascaded for interface applications requiring additional drive lines.
Each of these eight outputs has an independent over current shutdown of 500 mA . Upon over-current detection, the affected channel will turn OFF until $V_{D D}$ is cycled or the ENABLE/RESET pin is pulsed high. Current pulses less than $2 \mu \mathrm{~S}$ will not activate current shutdown. Temperatures above $165^{\circ} \mathrm{C}$ will shut down the device. The UVLO circuit prevents operation at low $\mathrm{V}_{\mathrm{DD}}$; hysteresis of 0.5 V is provided. See the MIC59P60 for a similar device that additionally provides an error flag output.

## Features

- 3.3 MHz Minimum Data-Input Rate
- CMOS, PMOS, NMOS, and TTL Compatible
- Internal Pull-Up/Pull-Down Resistors
- Low Power CMOS Logic and Latches
- High Voltage ( 80 V ) Current-Sink Outputs
- Output Transient-Protection Diodes
- Single or Split Supply Operation
- Thermal Shutdown
- Under-Voltage Lockout
- Per-Output Over-Current Shutdown (500mA typical)


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :--- | :--- |
| MIC58P42AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 18 -Pin Ceramic DIP |
| MIC58P42AJB $\dagger$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 18 -Pin Ceramic DIP |
| MIC58P42BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18 -Pin Plastic DIP |
| MIC58P42BV | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 -Pin PLCC |
| MIC58P42BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18 -Pin Wide SOIC |

$\dagger$ AJB indicates units screened to MIL-STD 883, Method 5004, condition $B$, and burned-in for 1 week.

## Functional Diagram

## Pin Configuration

(Ceramic and Plastic DIP and SOIC)


## PLCC Pin Configuration



## Typical Input Circuits




## Typical Output Driver



## Pin Description

| Pin <br> (DIP \& S.O.) | Name | Description |
| :--- | :--- | :--- |
| 1,9 | V $_{\text {EE }}$ | Substrate. Most Negative voltage in the system connects here. |
| 2 | CLOCK | Serial Data Clock. A CLEAR input must also be clocked into the latches. |
| 3 | SERIAL DATA IN | Serial Data Input pin. |
| 4 | V $_{\text {SS }}$ | Logic reference (Ground) pin. |
| 5 | V $_{\text {DD }}$ | Logic Positive Supply voltage. |
| 6 | SERIAL DATA OUT | Serial Data Output pin. (Flow-through). |
| 7 | STROBE | Output Strobe pin. Loads output latches when high. Strobe is needed to clear latch. |
| 8 | $\overline{\text { OUTPUT }}$ ENABLE/RESET | When Low, Outputs are active. When High, device is reset from a fault condition. |
| 10 | K | Transient suppression diode's cathode common pin. |
| $11-18$ | OUTPUT N | Open Collector outputs 8 through 1. |

Electrical Characteristics at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ (unless otherwise noted)

| Characteristic | Symbol | Test Conditions | Limits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Unit |
| Output Leakage Current | ICEX | $\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}, \mathrm{~T}_{\text {A }}=+70^{\circ} \mathrm{C}$ |  |  | 100 |  |
| Collector-Emitter Saturation Voltage | $\mathrm{V}_{\text {CE(SAT }}$ | IOUT $=100 \mathrm{~mA}$ |  | 0.9 | 1.1 | V |
|  |  | IOUT $=200 \mathrm{~mA}$ |  | 1.1 | 1.3 |  |
|  |  | IOUT $=350 \mathrm{~mA}$ |  | 1.3 | 1.6 |  |
| Collector-Emitter <br> Sustaining Voltage | $\mathrm{V}_{\text {CE(SUS }}$ | IOUT $=350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}$ | 50 |  |  | V |
| Input Voltage | $\mathrm{V}_{\operatorname{IN}(1)}$ |  |  |  | 1.0 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 8.5 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 3.5 |  |  |  |
| Input Resistance | RIN | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 50 | 200 |  | k $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 50 | 300 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 50 | 600 |  |  |
| Supply Current | ${ }^{\text {DD }}$ (ON) | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 6.4 | 10.0 | mA |
|  |  | All Drivers $\mathrm{ON}, \mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 6.0 | 9.0 |  |
|  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 4.6 | 7.5 |  |
|  | IDD (1 ON) | One Driver ON, All others OFF, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 3.1 | 4.5 |  |
|  |  | One Driver ON, All others OFF, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 2.9 | 4.5 |  |
|  |  | One Driver ON, All others OFF, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 2.3 | 3.6 |  |
|  | IDD(OFF) | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 2.6 | 4.2 |  |
|  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 2.4 | 3.6 |  |
|  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 1.9 | 3.0 |  |
| Clamp Diode <br> Leakage Current | $\mathrm{I}_{\mathrm{R}}$ | $\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| Clamp Diode Forward Voltage | $\mathrm{V}_{\mathrm{F}}$ | $\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}$ |  | 1.7 | 2.0 | V |
| Output Current Shutdown Threshold | ILIM |  |  | 500 |  | mA |
| Start Up Voltage | $\mathrm{V}_{\text {SU }}$ | Note 1. | 3.5 | 4.0 | 4.5 | V |
| Minimum Supply (VD) | $\mathrm{V}_{\text {DD MIN }}$ |  | 3.0 | 3.5 | 4.0 | V |
| Thermal Shutdown |  |  |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis |  |  |  | 10 |  |  |

Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure a minimum logic "1".

Note 1: Under-voltage lockout is guaranteed to release device at no more than 4.5 V , and disable the device at no less than 3.0 V


## Timing Conditions

$\left(T_{A}=+25^{\circ} \mathrm{C}\right.$, Logic Levels are $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ ), $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$
A. Typical Data Active Time Before Clock Pulse (Data Set-Up Time) ............................................................................ 75 nS
B. Minimum Data Active Time After Clock Pulse (Data Hold Time) ............................................................................ 75 nS
C. Minimum Data Pulse Width ..................................................................................................................................... 150 nS
D. Minimum Clock Pulse Width ................................................................................................................................. 150 nS
E. Minimum Time Between Clock Activation and Strobe ............................................................................................. 300 nS
F. Minimum Strobe Pulse Width .................................................................................................................................. 100 nS
G. Typical Time Between Strobe Activation and Output Transition ............................................................................ 500 nS

SERIAL DATA present at the input is transferred to the shift register on the logic "0" to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.
Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high to prevent invalid output states.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches. A positive OUTPUTENABLE/ RESET pulse resets the output after a current shutdown fault. Thermal limit faults are not latched and require no reset pulse.

## MIC58P42 Truth Table

| Serial Data Input | Clock Input | Shift Register Contents |  |  |  | Serial Data Output | Strobe Input | Latch Contents |  |  |  |  | Output Enable | Output Contents |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{l}_{1}$ | $\mathrm{l}_{2}$ | $1_{3} \ldots \ldots$. | $\mathrm{I}_{8}$ |  |  | $\mathrm{I}_{1}$ | $\mathrm{l}_{2}$ | $\mathrm{I}_{3}$ | ...... | $\mathrm{I}_{8}$ |  | $l_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | $\ldots{ }^{\text {..... } \mathrm{I}_{8}}$ |
| H | - | H | $\mathrm{R}_{1}$ | $\mathrm{R}_{2} \ldots \ldots$ | $\mathrm{R}_{7}$ | $\mathrm{R}_{7}$ |  |  |  |  |  |  |  |  |  |  |  |
| L | ऽ | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2} \ldots \ldots$ | $\mathrm{R}_{7}$ | $\mathrm{R}_{7}$ |  |  |  |  |  |  |  |  |  |  |  |
| X | L | R1 | R2 | $\mathrm{R}_{3} \ldots \ldots$ | $\mathrm{R}_{8}$ | $\mathrm{R}_{8}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | - | O | O | O ...... | O | L |  |  |  |  |  |  |  |  |  |  |  |
|  |  | X | X | X ...... | X | X | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | $\mathrm{R}_{3}$ | ...... | $\mathrm{R}_{8}$ |  |  |  |  |  |
|  |  | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3} \ldots \ldots$ | $\mathrm{P}_{8}$ | $\mathrm{P}_{8}$ | H | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | ...... | $\mathrm{P}_{8}$ | L | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | $\ldots . . \mathrm{P}_{8}$ |
|  |  |  |  |  |  |  |  | X | X | X | ...... | X | H | H | H | H | $\ldots$ |

[^4]
## Typical Characteristic Curves



Supply Current
vs. Temperature


Supply Current vs. Temperature


Current Shutdown Threshold vs. Temperature


Current Shutdown Delay vs. Output Current


## Maximum Allowable Duty Cycle, Plastic DIP

$V_{D D}=5.0 \mathrm{~V}$

| $\begin{gathered} \text { Number of Outputs ON } \\ (\text { IOUT }=200 \mathrm{~mA} \\ \left.\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\right) \\ \hline \end{gathered}$ | Max. Allowable Duty Cycle at Ambient Temperature of: |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ | $40^{\circ} \mathrm{C}$ | $50^{\circ} \mathrm{C}$ | $60^{\circ} \mathrm{C}$ | $70^{\circ} \mathrm{C}$ |
| 8 | 85\% | 72\% | 64\% | 55\% | 46\% |
| 7 | 97\% | 82\% | 73\% | 63\% | 53\% |
| 6 | 100\% | 96\% | 85\% | 73\% | 62\% |
| 5 | 100\% | 100\% | 100\% | 88\% | 75\% |
| 4 | 100\% | 100\% | 100\% | 100\% | 93\% |
| 3 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 2 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 1 | 100\% | 100\% | 100\% | 100\% | 100\% |

$V_{D D}=12 \mathrm{~V}$

| Number of Outputs ON <br> (lout = 200mA <br> VDD = 12V) | Max. Allowable Duty Cycle at Ambient Temperature of: |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{2 5}^{\circ} \mathbf{C}$ | $\mathbf{4 0}{ }^{\circ} \mathbf{C}$ | $\mathbf{5 0}^{\circ} \mathbf{C}$ | $\mathbf{6 0}^{\circ} \mathbf{C}$ | $\mathbf{7 0}^{\circ} \mathbf{C}$ |
| 8 | $80 \%$ | $68 \%$ | $60 \%$ | $52 \%$ | $44 \%$ |
| 7 | $91 \%$ | $77 \%$ | $68 \%$ | $59 \%$ | $50 \%$ |
| 6 | $100 \%$ | $90 \%$ | $79 \%$ | $69 \%$ | $58 \%$ |
| 5 | $100 \%$ | $100 \%$ | $95 \%$ | $82 \%$ | $69 \%$ |
| 4 | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ | $86 \%$ |
| 3 | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ |
| 2 | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ |
| 1 | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ |

## MIC5890/5891

## 8-Bit Serial Input Latched Source Driver

## Preliminary Information

## General Description

The MIC5890 and MIC5891 latched drivers are high-voltage, high current integrated circuits comprised of eight CMOS data latches, CMOS control circuitry for the common STROBE and OUTPUT ENABLE, and bipolar Darlington transistor drivers for each latch.

Bipolar/MOS construction provides extremely low power latches with maximum interface flexibility.
The MIC5890/91 will typically operate at better than 5 MHz with a 5 V logic supply.
The CMOS inputs are compatible with standard CMOS, PMOS and NMOS logic levels. TTL circuits may be used with appropriate pull-up resistors to ensure a proper logichigh input.
A CMOS serial data output allows additional drivers to be cascaded when more than 8 bits are required.

The MIC5890/91 have open-emitter outputs with suppression diodes for protection against inductive load transients. The output transistors are capable of sourcing 500 mA and will sustain at least 50 V in the ON state for the MIC5890 and 35V for the MIC5891.

Simultaneous operation of all drivers at maximum rated current requires a reduction in duty cycle due to package power limitations. Outputs may be paralleled for higher load current capability.

The MIC5890 and MIC5891 is available in a 16-pin plastic DIP package ( N ), 16 -pin CerDIP package ( J ), and 16 -pin wide SOIC package (WM).

## Features

- High-Voltage, High-Current Outputs 80V Max. Output-MIC5890 50V Max. Output-MIC5891
- Output Transient Protection Diodes
- CMOS, PMOS, NMOS, TTL Compatible Inputs
- 10 MHz Minimum Data Input Rate
- Low-Power CMOS Latches


## Applications

- Alphanumeric and Bar Graph Displays
- LED and Incandescent Displays
- Relay and Solenoid Drivers
- Other High Power Loads


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :--- | :--- |
| MIC5890AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 -Pin CerDIP |
| MIC5890BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Pin CerDIP |
| MIC5890BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Pin Plastic DIP |
| MIC5890BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin Wide SOIC |
| MIC5891AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 -Pin CerDIP |
| MIC5891BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $16-$ Pin CerDIP |
| MIC5891BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $16-$-Pin Plastic DIP |
| MIC5891BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $16-$-pin Wide SOIC |

## Pin Configurations




MIC58P90/91

## Typical Circuits



Typical Input Circuit


Typical Output Circuit


Absolute Maximum Ratings: (Notes 1, 2)
at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Output Voltage, $\mathrm{V}_{\text {OUT }}$

| MIC5890 | 80 V |
| :--- | ---: |
| MIC591 | 50 V |
| Logic Supply Voltage Range, $\mathrm{V}_{\mathrm{DD}}$ | 4.5 V to 15 V |
| Load Supply Voltage Range, $\mathrm{V}_{\mathrm{BB}}$ | 5.0 V to 80 V |
| MIC5890 | 5.0 V to 50 V |
| MIC5891 | -0.3 V to $\mathrm{V}_{\mathrm{DD}}^{+0.0} \mathrm{~V}$ |
| Input Voltage Range, $\mathrm{V}_{\text {IN }}$ | 50 mA |
| Continuous Collector Current, I | See graph |
| Package Power Dissipation | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Note 1: Derate at the rate of $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Note 2: Micrel CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges

## Allowable Duty Cycles

| Number of Outputs ON at $I_{\text {OUT }}=-200 \mathrm{~mA}$ | Max. Allowable Duty Cycles at $T_{A}$ of: |  |  |
| :---: | :---: | :---: | :---: |
|  | $50^{\circ} \mathrm{C}$ | $60^{\circ} \mathrm{C}$ | $70^{\circ} \mathrm{C}$ |
| 8 | 53\% | 47\% | 41\% |
| 7 | 60\% | 54\% | 48\% |
| 6 | 70\% | 64\% | 56\% |
| 5 | 83\% | 75\% | 67\% |
| 4 | 100\% | 94\% | 84\% |
| 3 | 100\% | 100\% | 100\% |
| 2 | 100\% | 100\% | 100\% |
| 1 | 100\% | 100\% | 100\% |

Electrical Characteristics: at $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{BB}}=80 \mathrm{~V}(\mathrm{MIC5890})$ or $50 \mathrm{~V}(\mathrm{MIC5891}), \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ to 12 V (unless otherwise noted).

| Characteristic | Symbol | $\mathrm{V}_{\text {BB }}$ | Test Conditions | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Units |
| Output Leakage Current | ${ }^{\text {ICEX }}$ | Max. | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -50 |  | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ | -100 |  | $\mu \mathrm{A}$ |
| Output Saturation Voltage | $\mathrm{V}_{\text {CE(SAT) }}$ | 50 V | $\mathrm{I}_{\text {OUT }}=-100 \mathrm{~mA}$ |  | 1.8 | V |
|  |  |  | $\mathrm{I}_{\text {OUT }}=-225 \mathrm{~mA}$ |  | 1.9 | V |
|  |  |  | $\mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}$, |  | 2.0 | V |
| Output Sustaining Voltage | $\mathrm{V}_{\text {CE(SUS }}$ | Max. | $\mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}, \mathrm{MIC5891}$ | 35 |  | V |
|  |  |  | $\mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}, \mathrm{MIC5890}$ | 50 |  | V |
| Input Voltage | $\begin{aligned} & V_{\operatorname{IN}(1)} \\ & V_{\operatorname{IN}(0)} \end{aligned}$ | $\begin{aligned} & 50 \mathrm{~V} \\ & 50 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 3.5 | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ to 12V | $\mathrm{V}_{\text {SS }}{ }^{-0.3}$ | 0.8 | V |
| Input Current | $\mathrm{I}_{\mathrm{IN}(1)}$ | 50 V | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 240 | $\mu \mathrm{A}$ |
| Input Impedance | $\mathrm{Z}_{\mathrm{IN}}$ | 50V | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 100 |  | $\mathrm{k} \Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 50 |  | $\mathrm{k} \Omega$ |
| Clock Frequency | $\mathrm{f}_{\mathrm{c}}$ | 50 V |  | 10 |  | MHz |
| Serial Data Output Resistance | $\mathrm{R}_{\text {OUT }}$ | 50 V | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 20 | $\mathrm{k} \Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 6.0 | $\mathrm{k} \Omega$ |
| Turn-ON Delay | $\mathrm{t}_{\text {PLH }}$ | 50 V | Output Enable to Output, $I_{\text {OUT }}=-350 \mathrm{~mA}$ |  | 2.0 | $\mu \mathrm{s}$ |
| Turn-OFF Delay | $\mathrm{t}_{\text {PHL }}$ | 50 V | Output Enable to Output, $\mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}$ |  | 10 | $\mu \mathrm{s}$ |
| Supply Current | $\mathrm{I}_{\mathrm{BB}}$ | 50 V | All outputs ON, All outputs open |  | 10 | mA |
|  |  |  | All outputs OFF |  | 200 | $\mu \mathrm{A}$ |
|  | ${ }^{\text {DD }}$ | 50V | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, All outputs OFF, Inputs $=0 \mathrm{~V}$ |  | 100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, All outputs OFF, Inputs $=0 \mathrm{~V}$ |  | 200 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, One output ON, All Inputs $=0 \mathrm{~V}$ |  | 1.0 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, One output ON, All Inputs $=0 \mathrm{~V}$ |  | 3.0 | mA |
| Diode Leakage Current | $\mathrm{I}_{\mathrm{H}}$ | Max | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  | 100 | $\mu \mathrm{A}$ |
| Diode Forward Voltage | $\mathrm{V}_{F}$ | Open | $\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}$ |  | 2.0 | V |

NOTE 1: Positive (negative) current is defined as going into (coming out of) the specified device pin.
NOTE 2: Operation of these devices with standard TTL may require the use of appropriate pull-up resistors.

## Timing Conditions


A. Minimum data active time before clock pulse (data set-up time) ....................................................................... $75 n \mathrm{n}$
B. Minimum data active time after clock pulse (data hold time) ............................................................................. 75 nS
C. Minimum data pulse width ............................................................................................................................. 150nS
D. Minimum clock pulse width ............................................................................................................................ 150nS
E. Minimum time between clock activation and strobe ........................................................................................ 300nS
F. Minimum strobe pulse width ......................................................................................................................... 100nS
G. Typical time between strobe activation and output transition ........................................................................... 1.0 HS
H. Turn-OFF Delay ........................................................................................................see Electrical Characteristics

1 Turn-ON Delay ..........................................................................................................see Electrical Characteristics

Serial data present at the input is transferred into the shift register onthe rising edge of the CLOCK input pulse. Additional CLOCK pulses shift data information towards the SERIAL DATA OUTPUT. The serial data must appear at the input prior to the rising edge of the CLOCK input waveform.
The 8 bits present in the shift register are transferred to the respective latches when the STROBE is high (serial-toparallel conversion). The latches will continue to accept new
data as long as the STROBE is held high. Most applications where the latching feature is not used (STROBE tied high) require the OUTPUT ENABLE input to be high during serial data entry.

Outputs are active (controlled by the latch state) when the OUTPUTENABLE is low. All Outputs are low (disabled) when the OUTPUT ENABLE is high. OUTPUT ENABLE does not affect the data in the shift register or latch.

## Truth Table

| Serial Data Input | Clock Input | Shift Register Contents |  |  |  | Serial Data Output | Strobe Input | Latch Contents |  |  |  |  |  | Output Enable | Output Content |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{I}_{1}$ | $\begin{array}{ll}\mathrm{I}_{2} & \mathrm{I}_{3}\end{array}$ | ... | $\begin{array}{lll}\mathrm{I}_{\mathrm{N}-1} & \mathrm{I}_{\mathrm{N}}\end{array}$ |  |  | $l_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | ... | $\mathrm{IN}_{\mathrm{N}-1}$ | $\mathrm{I}_{n}$ |  | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3} \ldots \mathrm{I}_{1}$ | $\mathrm{I}_{\mathrm{N}-1}$ | $\mathrm{I}_{n}$ |
| H | - | H | $\mathrm{R}_{1} \mathrm{R}_{2}$ | ... | $\mathrm{R}_{\mathrm{N}-2} \mathrm{R}_{\mathrm{N}-1}$ | $\mathrm{R}_{\mathrm{N}-1}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| L | $\checkmark$ | L | $\mathrm{R}_{1} \mathrm{R}_{2}$ | $\ldots$ | $\mathrm{R}_{\mathrm{N}-2} \mathrm{R}_{\mathrm{N}-1}$ | $\mathrm{R}_{\mathrm{N}-1}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| X | ட | R | $\mathrm{R}_{2} \quad \mathrm{R}_{3}$ | ... | $\mathrm{R}_{\mathrm{N}-1} \mathrm{R}_{\mathrm{N}}$ | $\mathrm{R}_{\mathrm{N}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | X | X X | $\ldots$ | $\mathrm{X} \times$ | X | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | ${ }_{3}$ | $\ldots$ | R-1 |  |  |  |  |  |  |  |
|  |  | P | $\mathrm{P}_{2} \mathrm{P}_{3}$ | $\ldots$ | $\mathrm{P}_{\mathrm{N}-1} \mathrm{P}_{\mathrm{N}}$ | $\mathrm{P}_{\mathrm{N}}$ | H | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | $\ldots$ | $\mathrm{P}_{\mathrm{N}-1}$ |  | L |  | $\mathrm{P}_{2}$ | $\mathrm{P}_{3} \ldots \mathrm{P}$ | $\mathrm{P}_{\mathrm{N}-1}$ |  |
|  |  |  |  |  |  |  |  | X | X | X | ... | X | X | H | L | L | L ... | L | L |

L = Low Logic Level
$H=$ High Logic Level
X = Irrelevant
$P=$ Present State
R = Previous State

## General Description

The MIC5920 is an 8 channel 100 V universal latched driver capable of being operated in either serial in/parallel out, or parallel-in/parallel-out modes. Although the MIC5920 is designed for operation with a microcontroller, it can be operated in stand-alone mode. It can be used as either a source (high side) driver or sink (low side) driver.
Equipped with both a channel-by-channel overcurrent shutdown and a thermal shutdown, the MIC5920 has been designed to fit into applications where ruggedness is essential. Overcurrent shutdown level can be adjusted by selection of an external resistor. Overcurrent shutdown delay or automatic retry time can be adjusted from an external capacitor. Single shutdown-no automatic retry-can be programmed with an outside jumper. Channel-by-channel shutdown can be converted to all-channel shutdown with an external jumper.
Open drain fault outputs can drive LEDs for visual indication of faults.
Several MIC5920s can be cascaded, making it ideal for applications in which an array of lamps, power FETs, etc., have to be driven with a minimum number of parts.

## Features

- 10 V to 15 V Serial/Parallel CMOS Inputs
- Push-Pull DMOS Parallel Outputs: 100V, 200mA
- Overcurrent Shutdown with Options

Channel-by-Channel or All-Channel Shutdown Adjustable Level Adjustable Delay Adjustable Retry Time

- Overtemperature Shutdown
- Shutdown Flags (Open Drain Output can Drive LEDs) Overtemperature Flag Overcurrent Flag
- Power-up Reset
- External Strobe and Clear Connections
- Low Power Sink Mode
- Output Disable ("Panic Button")
- Serial Output for Cascading


## Applications

- Power FET Pre-Driver
- Motor Driver
- Pin Diode Driver
- Solenoid Valve Driver
- Incandescent or Halogen Lamp Driver


## Pin Configuration



## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :--- |
| MIC5920AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 40 -pin CerDIP |
| MIC5920AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 40 -pin CerDIP |
| MIC5920BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 -pin Plastic DIP |

* AJB indicates units screened to MIL-STD 883, Method 5004, condition $B$, and burned-in for 1-week.

Output Configuration


## Functional Diagram



## I/O Logic States

I/O Pin
Logic
$\qquad$Serial Clock.................................Positive-edge Triggered
Mode Select L = Parallel, H = Seria
Parallel Inputs (P1-P8) Non-inverting
Strobe $\mathrm{H}=$ Latch, $\mathrm{L}=$ Transparent
Output Enable ............................. H = Enable, L = Disable
Sink Mode ...................... H = Sink/Source, L = Sink Only
Clear $L=$ Clear (Reset)
Temp Fault ...................................L = Fault (Open Drain)
I Fault L = Fault (Open Drain)
Serial Data Out Non-inverting

## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1,3,18,20,22,24,37,39 | OUT 1 to OUT 8 | Push-pull DMOS Outputs: Sink or Source 200 mA . Overcurrent protected to either rail. |
| 6,7,8,9,11,12,13,14 | P1 to P8 | Parallel Inputs |
| 2,19,38,23 | $\mathrm{V}_{\mathrm{DD}}$ | Output Supply: Connect all four pins to supply. |
| 4 | Mode | Input Mode Select: Low for parallel input. High for serial input. |
| 5 | Strobe | Latch Control: Low for transparent latch. High to latch. |
| 10 | AGND | Analog Ground |
| 15 | Serial In | Serial Data Input: Input to shift register. |
| 16 | Serial Clock | Clock Input: Data shifted on rising edge of clock. |
| 17 | Over-current Level | Over-current Protection Level Adjustment: Normal value $390 \mathrm{k} \Omega$ connected from pin 17 to $V_{C C}$ (pin 26). |
| 21, 40 | $\mathrm{V}^{++} \mathrm{IN}, \mathrm{V}^{++}$OUT | Connect pins 21 and 40 together, connect $0.01 \mu \mathrm{~F}$ from common point of pins 21 and 40 to $V_{D D}$. |
| 25 | PGND | Power Ground |
| 26 | $\mathrm{V}_{\mathrm{Cc}}$ | Logic Supply |
| 27 | Over-current Time | Over-current Shutdown Delay/Retry Timing: Nominal value is 1000pF to ground. |
| 28 | Clear | Shift Register Clear: Low clears shift register. |
| 29 | Output Enable (OE) | Output Enable: High enables output. |
| 30 | Temp. Fault | Over-temperature Fault (open drain output, logic compatible): Low indicates over-temperature condition. |
| 31 | DGND | Digital Ground |
| 32 | IFault | Over-current Protection Select: Connect to pin 22 for single shutdown (no retries). Connect to pin 29 for all-channel shutdown. |
| 33 | Sink Mode | Sink Mode: High for sink and source mode operation. Low for power savings in sink mode only operation. |
| 34 | Serial Data Out | Serial Data Output: Cascade output for additional latch drivers. |
| 35, 36 | $\mathrm{CP}^{+}, \mathrm{CP}^{-}$ | External Capacitor: Connect capacitor between these pins. 10,000pF recommended. |

## Absolute Maximum Ratings

| Output Voltage, $\mathrm{V}_{\mathrm{O}}$ | 100 V |
| :--- | ---: |
| Logic Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 15 V |
| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | 100 V |
| Continuous Output Current/Channel |  |
| $\quad$ (Source or Sink) | 200 mA |
| Pulsed Output Current/Channel |  |
| $\quad$ (Source or Sink) | 900 mA |
| Package Power Dissipation, P |  |
| $\quad$ PDIP (Note 1) | 2.8 W |
| CerDIP (Note 2) | 2.8 W |

## Operating Ratings

$\begin{array}{lr}\text { Operating Temperature Range } & \\ \text { PDIP } & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \text { CerDIP } & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \text { Storage Temperature Range } & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}\end{array}$

Note 1 Derate at $28 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 2 Derate at $22 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

## Parallel Mode

Truth Table

| $\mathbf{I N}_{\mathbf{N}}$ | Clear | Strobe | Output <br> Enable | Output |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | Sink |
| 1 | 1 | 0 | 1 | Source |
| 1 | 0 | 0 | 1 | Sink |
| 1 | 1 | 0 | 1 | Source |
| 1 | 1 | 1 | 1 | Source |
| 1 | 0 | 1 | 1 | Source |
| $X$ | $X$ | $X$ | 0 | Off |

$\mathrm{X}=$ don't care


Timing Diagram—Parallel Mode

## Timing Conditions: Parallel Mode

A. Typical Input to Output Delay .......................................................................................................................... 170nS
B. Typical Clear to Output Delay ............................................................................................................................ 170nS
C. Typical Output Enable (Disabled) to Output Delay .......................................................................................... 150nS

Data present at the PARALLEL INPUTS is transferred to the latches when the STROBE is low. The latches will continue to accept new data as long as the strobe is low.
When the OUTPUT ENABLE input is low, all of the outputs are disabled (off). Information stored in the shift register and latches is unaffected. When OUTPUT ENABLE is high, the data stored in the latches controls the outputs.

## Serial Mode



## Timing Conditions: Serial Mode

A. Minimum Data Active Time Before Clock Pulse (Data Set-up Time) ................................................................... $20 n \mathrm{n}$
B. Minimum Data Active Time After Clock Pulse (Data Hold Time) .........................................................................20nS
C. Minimum Data Pulse Width ............................................................................................................................... 100nS

D Minimum Clock Pulse Width ......................................................................................................................25nS
E. Minimum Time Between Clock Activation and Strobe .................................................................................300nS
F. Minimum Strobe Pulse Width .................................................................................................................... 100nS
G. Typical Time Between Strobe Activation and Output Transition ...................................................................200nS

Serial data at the SERIAL INPUT is transferred into the shift register on the rising edge of the CLOCK input pulse. The register shifts data toward the SERIAL DATA OUTPUT on succeeding clock pulses. Serial data must be present at the SERIAL INPUT prior to the rising edge of the clock input pulse.
When the STROBE is low, data in the shift register is transferred to the latches (serial-to-parallel conversion). The latches will continue to accept new data as long as the strobe is low. Applications where the latches are bypassed (STROBE tied low) require the OUTPUT ENABLE to be low (disabled) during serial data entry.
When the OUTPUT ENABLE input is low, all of the outputs are disabled (off). Information stored in the shift register and latches is unaffected. When OUTPUT ENABLE is high, the data stored in the latches controls the outputs.

## General Description

The MIC59P50 parallel-input latched driver is a high-voltage $(80 \mathrm{~V})$, high-current $(500 \mathrm{~mA})$ integrated circuit comprised of eight CMOS data latches, a bipolar Darlington transistor driver for each latch, and CMOS control circuitry for the common CLEAR, STROBE, and OUTPUT ENABLE functions. Similar to the MIC5801, additional protection circuitry supplied on this device includes thermal shutdown, under voltage lockout (UVLO), and over-current shutdown.

The bipolar/MOS combination provides an extremely lowpower latch with maximum interface flexibility. The MIC59P50 has open-collector outputs capable of sinking 500 mA and integral diodes for inductive load transient suppression with a minimum output breakdown voltage rating of 80 V above $\mathrm{V}_{\mathrm{EE}}$ ( 50 V sustaining). The drivers can be operated with a split supply, where the negative supply is down to -20 V and may be paralleled for higher load current capability.

With a 5V logic supply, the MIC59P50 will typically operate at better than 5 MHz . With a 12 V logic supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS circuits. TTL circuits may require pull-up resistors.

Each of these eight outputs has an independent over-current shutdown at 500 mA . Upon current shutdown, the affected channel will turn OFF and the flag will go low until $V_{D D}$ is cycled or the ENABLE/RESET pin is pulsed high. Current pulses less than $2 \mu \mathrm{~S}$ will not activate over-current shutdown. Temperatures above $165^{\circ} \mathrm{C}$ will shut down the device and activate the open collector FLAG output at pin 1. The UVLO circuit disables the outputs at low $\mathrm{V}_{\mathrm{DD}}$; hysteresis of 0.5 V is provided.

## MIC59P50

8-Bit Parallel Input Protected Latched Driver

## Features

- 4.4 MHz Minimum Data Input Rate
- High-Voltage, High-Current Outputs
- Per-Output Over-Current Shutdown (500mA Typical)
- Undervoltage Lockout
- Thermal Shutdown
- Output Fault Flag
- Output Transient Protection Diodes
- CMOS, PMOS, NMOS, and TTL Compatible Inputs
- Internal Pull-Down Resistors
- Low-Power CMOS Latches
- Single or Split Supply Operation


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :--- | :--- |
| MIC59P50AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 24 -Pin Ceramic DIP* |
| MIC59P50AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 24 -Pin Ceramic DIP* |
| MIC59P50BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 -Pin Plastic DIP |
| MIC59P50BV | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 -Pin PLCC |
| MIC59P50BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 -Pin Wide SOIC |

*300-mil "skinny-DIP"
${ }^{\dagger}$ AJB indicates units screened to MIL-STD 883, Method 5004, condition B , and burned-in for 1 -week.

Functional Diagram


## Pin Configuration

(Ceramic and Plastic DIP and SOIC)


| Absolute Maximum Ratings: (Note 1) at $+25^{\circ} \mathrm{C}$ Free-Air Temperature |  |
| :---: | :---: |
| Output Voltage, $\mathrm{V}_{\text {CE }}$ | 80 V |
| Supply Voltage, VDD | 15 V |
| $V_{D D}-V_{E E}$ | 25 V |
| Input Voltage Range, VIN | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Continuous Collector Current, IC | 500 mA |
| Package Power Dissipation |  |
| MIC59P50BN | 2.4 W |
| Derate above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $24 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| MIC59P50AJ | 2.2 W |
| Derate above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $22 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| MIC59P50BV | 1.6W |
| Derate above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $16 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| MIC59P50BWM | 1.4 W |
| Derate above $T_{A}=+25^{\circ} \mathrm{C}$ | $14 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range, Ts | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

Note 1: Micrel CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

## Typical Input



## PLCC Pin Configuration



## Allowable Output Current As A Function of Duty Cycle



## Pin Description

| Pin <br> (DIP \& SO) | Name | Description |
| :--- | :--- | :--- |
| 1 | FLAG | $\frac{\text { Error Flag. Open Collector Output is Low upon Overcurrent Fault or Overtemperature Fault. }}{\text { OUTPUT ENABLE/RESET must be pulled high to reset the flag and fault condition. }}$ |
| 2 | CLEAR | Sets All Latches OFF (open). |
| 3 | STROBE | Input Strobe Pin. Loads output latches when High. |
| $4-11$ | INPUT | Parallel Inputs, 1 through 8 |
| 12 | $V_{\text {EE }}$ | Output Ground (Substrate). Most negative voltage in the system connects here. |
| 13 | COMMON | Transient suppression diodes cathode common pin. |
| $14-21$ | OUTPUT | Parallel Outputs, 8 through 1. |
| 22 | $V_{\text {DD }}$ | Logic Positive Supply voltage. |
| 23 | $\overline{\text { OUTPUT }}$ |  |
| 24 | $V_{\text {SNABLE/RESET }}$ | When Low, Outputs are active. When High, outputs are inactive and the Flag and outputs <br> are reset from a fault condition. An undervoltage condition emulates a high OE input. |

Electrical Characteristics: at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (unless otherwise noted)

| Characteristic | Symbol | Test Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Output Leakage Current | ICEX | $\mathrm{V}_{\mathrm{CE}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CE}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  | 100 |  |
| Collector-Emitter Saturation Voltage | $\mathrm{V}_{\text {CE(SAT }}$ | $\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}$ |  | 0.9 | 1.1 | V |
|  |  | $\mathrm{IC}=200 \mathrm{~mA}$ |  | 1.1 | 1.3 |  |
|  |  | $\mathrm{IC}=350 \mathrm{~mA}$ |  | 1.3 | 1.6 |  |
| Input Voltage | $\mathrm{V}_{\text {IN }}(0)$ |  |  |  | 1.0 | V |
|  | $\mathrm{V}_{\text {IN(1) }}$ | $V_{D D}=12 \mathrm{~V}$ | 10.5 |  |  |  |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 8.5 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ (See Note) | 3.5 |  |  |  |
| Input Resistance | RIN | $V_{D D}=12 \mathrm{~V}$ | 50 | 200 |  | $\mathrm{k} \Omega$ |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 50 | 300 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 50 | 600 |  |  |
| Supply Current | IDD(ON) <br> (One output active) | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, Outputs Open |  | 3.3 | 4.5 | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$, Outputs Open |  | 3.1 | 4.5 |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, Outputs Open |  | 2.4 | 3.6 |  |
|  | IDD(ON) <br> (All outputs active) | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, Outputs Open |  | 6.4 | 10.0 | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$, Outputs Open |  | 6.0 | 9.0 |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, Outputs Open |  | 4.7 | 7.5 |  |
|  | IDD(OFF) <br> (Total) | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, Outputs Open, Inputs $=0 \mathrm{~V}$ |  | 3.0 | 4.5 | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, Outputs Open, Inputs $=0 \mathrm{~V}$ |  | 2.2 | 3.6 |  |
| Clamp Diode Leakage Current | IR | $\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  | 100 |  |
| Over-Current Threshold | ILIM | Each Output |  | 500 |  | mA |
| Start-Up Voltage | $\mathrm{V}_{\text {SU }}$ | Note 2 | 3.5 | 4.0 | 4.5 | V |
| Minimum Operating $\mathrm{V}_{\text {DD }}$ | VDD MIN |  | 3.0 | 3.5 | 4.0 | V |
| Clamp Diode Forward Voltage | $V_{F}$ | $\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}$ |  | 1.7 | 2.0 | V |
| Thermal Shutdown |  |  |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis |  |  |  | 10 |  |  |

NOTE 1: Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure a minimum logic "1". NOTE 2: Under-Voltage Lockout is guaranteed to release device at no more than 4.5 V , and disable the device at no less than 3.0 V .

## Truth Table

| $\mathrm{IN}_{\mathrm{N}}$ | Strobe | Clear | Output <br> Enable | OUT $_{\text {N }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | t-1 | t |
| 0 | 1 | 0 | 0 | X | OFF |
| 1 | 1 | 0 | 0 | X | ON |
| X | X | 1 | X | X | OFF |
| X | X | X | 1 | X | OFF |
| X | 0 | 0 | 0 | ON | ON |
| X | 0 | 0 | 0 | OFF | OFF |

Information present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the off condition, regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches. If current shutdown is activated, the OUTPUT ENABLE must be pulsed high to restore operation and reset the Flag. Over temperature faults are not latched and require no reset pulse.

[^5]$t-1=$ previous output state
$t=$ present output state


## Timing Conditions

$\left(T_{A}=+25^{\circ} \mathrm{C}\right.$, Logic Levels are $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{S S}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ ).
A. Minimum data active time before strobe enabled (data set-up time) ..................................................................... 50 nS
B. Minimum data active time after strobe disabled (data hold time) ........................................................................... 50 nS
C. Minimum strobe pulse width ................................................................................................................................... 125 nS
D. Typical time between strobe activation and output on to off transition ................................................................ 500 nS
E. Typical time between strobe activation and output off to on transition ............................................................... 500 nS
F. Minimum clear pulse width .................................................................................................................................... 300 nS
G. Minimum data pulse width .................................................................................................................................... 225 nS

## Typical Characteristic Curves



Current Shutdown Threshold vs. Temperature


Supply Current vs. Temperature


Supply Current vs. Temperature


Current Shutdown


Output Enable Delay
vs. Supply Voltage


## Typical Application

MIC59P50 Protected Relay Driver


## MIC59P60

8-Bit Serial-Input Protected Latched Driver

## Preliminary Information

## General Description

The MIC59P60 serial-input latched driver is a high-voltage ( 80 V ), high-current ( 500 mA ) integrated circuit comprised of eight CMOS data latches, a bipolar Darlington transistor driver for each latch, and CMOS control circuitry for the common CLEAR, STROBE, CLOCK, SERIAL DATA INPUT, and OUTPUT ENABLE functions. Similar to the MIC5842, additional protection circuitry supplied on this device includes thermal shutdown, under voltage lockout (UVLO), and overcurrent shutdown.

The bipolar/CMOS combination provides an extremely lowpower latch with maximum interface flexibility. The MIC59P60 has open-collector outputs capable of sinking 500 mA and integral diodes for inductive load transient suppression with a minimum output breakdown voltage rating of $80 \mathrm{~V}(50 \mathrm{~V}$ sustaining). The drivers can be operated with a split supply, where the negative supply is down to -20 V and may be paralleled for higher load current capability.

Using a 5V logic supply, the MIC59P60 will typically operate at better than 5 MHz . With a 12 V logic supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS circuits. TTL circuits may require pull-up resistors. By using the serial data output, drivers may be cascaded for interface applications requiring additional drive lines.

Each of these eight outputs has an independent over current shutdown of 500 mA . Upon over-current shutdown, the affected channel will turn OFF and the flag will go low until $V_{\text {op }}$ is cycled or the ENABLE/RESET pin is pulsed high. Current pulses less than $2 \mu \mathrm{~S}$ will not activate current shutdown. Temperatures above $165^{\circ} \mathrm{C}$ will shut down the device and activate the error flag. The UVLO circuit prevents operation at low $\mathrm{V}_{\mathrm{DD}}$; hysteresis of 0.5 V is provided.

## Features

- 3.3 MHz Minimum Data-Input Rate
- Output Current Shutdown (500mA Typical)
- Under Voltage Lockout
- Thermal Shutdown
- Output Fault Flag
- CMOS, PMOS, NMOS, and TTL Compatible
- Internal Pull-Up/Pull-Down Resistors
- Low Power CMOS Logic and Latches
- High Voltage Current Sink Outputs
- Output Transient-Protection Diodes
- Single or Split Supply Operation


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :--- | :--- |
| MIC59P60AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 -Pin Ceramic DIP |
| MIC59P60AJB $\dagger$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 -Pin Ceramic DIP |
| MIC59P60BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 -Pin Plastic DIP |
| MIC59P60BV | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 -Pin PLCC |
| MIC59P60BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 -Pin Wide SOIC |

$\dagger$ AJB indicates units screened to MIL-STD 883, Method 5004, condition B, and burned-in for 1 week.

## Functional Diagram

## Pin Configuration

(Ceramic and Plastic DIP and SOIC)


## PLCC Pin Configuration



Typical Input Circuits


## Pin Description

| Pin | Name | Description |
| :---: | :---: | :---: |
| 1 | CLEAR | Sets All Latches OFF (open). |
| 2,10 | $\mathrm{V}_{\text {EE }}$ | Output Ground (Substrate). Most negative voltage in the system connects here. |
| 3 | CLOCK | Serial Data Clock. A CLEAR must also be clocked into the latches. |
| 4 | SERIAL DATA IN | Serial Data Input pin. |
| 5 | $V_{\text {SS }}$ | Logic reference (Ground) pin. |
| 6 | $V_{\text {DD }}$ | Logic Positive Supply voltage. |
| 7 | SERIAL DATA OUT | Serial Data Output pin. (Flow through). |
| 8 | STROBE | Output Strobe pin. Loads output latches when High. A STROBE is needed to CLEAR latches. |
| 9 | $\begin{aligned} & \hline \overline{\text { OUTPUT }} \\ & \text { ENABLE/RESET } \end{aligned}$ | When Low, Outputs are active. When High, device is inactive andreset from a fault . condition. An under voltage condition emulates a high $\overline{\mathrm{OE} / R E S E T ~ i n p u t . ~}$ |
| 11 | K | Transient suppression diode's cathode common pin. |
| 12-19 | OUTPUT N | Open Collector outputs 8 through 1. |
| 20 | $\overline{\text { FLAG }}$ | Error Flag. Flag is Low upon Overcurrent Fault or Overtemperature fault. OUTPUT ENABLE/RESET must be pulled high to reset the flag and fault condition. |

Electrical Characteristics at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ (unless otherwise noted)

| Characteristic | Symbol | Test Conditions | Limits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Unit |
| Output Leakage Current | ICEX | $\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}, \mathrm{~T}_{\text {A }}=+70^{\circ} \mathrm{C}$ |  |  | 100 |  |
| Collector-Emitter Saturation Voltage | $\mathrm{V}_{\text {CE (SAT) }}$ | IOUT $=100 \mathrm{~mA}$ |  | 0.9 | 1.1 | V |
|  |  | IOUT $=200 \mathrm{~mA}$ |  | 1.1 | 1.3 |  |
|  |  | IOUT $=350 \mathrm{~mA}$ |  | 1.3 | 1.6 |  |
| Collector-Emitter <br> Sustaining Voltage | $\mathrm{V}_{\text {CE(SUS }}$ | IOUT $=350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}$ | 50 |  |  | V |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}(0)}$ |  |  |  | 1.0 | V |
|  | $\mathrm{V}_{\mathrm{IN}(1)}$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 |  |  |  |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 8.5 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 3.5 |  |  |  |
| Input Resistance | $\mathrm{R}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 50 | 200 |  | k $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 50 | 300 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 50 | 600 |  |  |
| Supply Current | $\mathrm{I}_{\mathrm{DD}(\mathrm{ON})}$ | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 6.4 | 10.0 | mA |
|  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 6.0 | 9.0 |  |
|  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 4.6 | 7.5 |  |
|  | IDD (1 OUTPUT) | One Driver ON, All others OFF, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 3.1 | 4.5 |  |
|  |  | One Driver ON, All others OFF, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 2.9 | 4.5 |  |
|  |  | One Driver ON, All others OFF, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 2.3 | 3.6 |  |
|  | IDD(OFF) | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 2.6 | 4.2 |  |
|  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 2.4 | 3.6 |  |
|  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 1.9 | 3.0 |  |
| Clamp Diode Leakage Current | $I_{R}$ | $\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| Clamp Diode Forward Voltage | $V_{F}$ | $\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}$ |  | 1.7 | 2.0 | V |
| Over Current Shutdown Threshold | ILIM |  |  | 500 |  | mA |
| Start Up Voltage | $\mathrm{V}_{\text {SU }}$ | Note 1. | 3.5 | 4.0 | 4.5 | V |
| Minimum Supply (VD) | $\mathrm{V}_{\text {DD MIN }}$ |  | 3.0 | 3.5 | 4.0 | V |
| Thermal Shutdown |  |  |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis |  |  |  | 10 |  |  |

Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure a minimum logic "1".
Note 1: Under-voltage lockout is guaranteed to release device at no more than 4.5 V , and disable the device at no less than 3.0V


## Timing Conditions

( $T_{A}=+25^{\circ} \mathrm{C}$, Logic Levels are $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ )
A. Typical Data Active Time Before Clock Pulse (Data Set-Up Time) .......................................................................... 75 nS
B. Minimum Data Active Time After Clock Pulse (Data Hold Time) ............................................................................ 75 nS
C. Minimum Data Pulse Width ...................................................................................................................................... 150 nS
D. Minimum Clock Pulse Width .................................................................................................................................... 150 nS
E. Minimum Time Between Clock Activation and Strobe ........................................................................................... 300 nS
F. Minimum Strobe Pulse Width ................................................................................................................................... 100 nS
G. Typical Time Between Strobe Activation and Output Transition ............................................................................ 500 nS

SERIAL DATA present at the input is transferred to the shift register on the logic "0" to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform. Holding CLEAR high results in a data logic " 0 " being clocked into the shift register, turning off respective channels.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high to prevent invalid output states.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches. A positive OE/RESET pulse resets the FLAG and the output after a current shutdown fault. Over-temperature faults are not latched and require no reset pulse.

MIC59P60 Truth Table

| Serial Data Input | Clear Input | Clock Input | Shift Register Contents |  |  |  | Serial Data <br> Output | Strobe Input | Latch Contents |  |  |  |  | Output Enable | Output Contents |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3} \ldots \ldots$ | 18 |  |  | 1 | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | ...... | $\mathrm{I}_{8}$ |  | $l_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | $\ldots . . .{ }^{1} 8$ |
| H |  | - | H | $\mathrm{R}_{1}$ | $\mathrm{R}_{2} \ldots \ldots$ | $\mathrm{R}_{7}$ | $\mathrm{R}_{7}$ |  |  |  |  |  |  |  |  |  |  |  |
| L |  | $\checkmark$ | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2} \ldots \ldots$ | $\mathrm{R}_{7}$ | $\mathrm{R}_{7}$ |  |  |  |  |  |  |  |  |  |  |  |
| X |  | L | R1 | R2 | $\mathrm{R}_{3} \ldots \ldots$ | $\mathrm{R}_{8}$ | $\mathrm{R}_{8}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | H | - | 0 | 0 | O ...... | 0 | L |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | X | X | X ...... | X | X | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | $\mathrm{R}_{3}$ | ...... |  |  |  |  |  |  |
|  |  |  | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3} \ldots \ldots$ |  | $\mathrm{P}_{8}$ | H | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | ...... | $\mathrm{P}_{8}$ | L | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | 3 | $\ldots . . \mathrm{P}_{8}$ |
|  |  |  |  |  |  |  |  |  | X | X | X | ...... | X | H |  | H | H | ...... H |

[^6]
## Typical Characteristic Curves



Output Saturation Voltage vs. Temperature



Supply Current vs. Temperature


Current Shutdown Threshold vs. Temperature


Current Shutdown Delay vs. Output Current


## Maximum Allowable Duty Cycle (Plastic DIP)

$V_{D D}=5.0 \mathrm{~V}$

| Number of Outputs ON$\begin{aligned} (\text { lout } & =200 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{DD}} & =5.0 \mathrm{~V}) \end{aligned}$ | Max. Allowable Duty Cycle at Ambient Temperature of |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ | $40^{\circ} \mathrm{C}$ | $50^{\circ} \mathrm{C}$ | $60^{\circ} \mathrm{C}$ | $70^{\circ} \mathrm{C}$ |
| 8 | 85\% | 72\% | 64\% | 55\% | 46\% |
| 7 | 97\% | 82\% | 73\% | 63\% | 53\% |
| 6 | 100\% | 96\% | 85\% | 73\% | 62\% |
| 5 | 100\% | 100\% | 100\% | 88\% | 75\% |
| 4 | 100\% | 100\% | 100\% | 100\% | 93\% |
| 3 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 2 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 1 | 100\% | 100\% | 100\% | 100\% | 100\% |

$V_{D D}=12 V$

| $\begin{gathered} \text { Number of Outputs ON } \\ (\text { IOUT }=200 \mathrm{~mA} \\ \left.V_{D D}=12 \mathrm{~V}\right) \end{gathered}$ | Max. Allowable Duty Cycle at Ambient Temperature of |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ | $40^{\circ} \mathrm{C}$ | $50^{\circ} \mathrm{C}$ | $60^{\circ} \mathrm{C}$ | $70^{\circ} \mathrm{C}$ |
| 8 | 80\% | 68\% | 60\% | 52\% | 44\% |
| 7 | 91\% | 77\% | 68\% | 59\% | 50\% |
| 6 | 100\% | 90\% | 79\% | 69\% | 58\% |
| 5 | 100\% | 100\% | 95\% | 82\% | 69\% |
| 4 | 100\% | 100\% | 100\% | 100\% | 86\% |
| 3 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 2 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 1 | 100\% | 100\% | 100\% | 100\% | 100\% |

## Typical Applications



## Typical Applications, continued

Hammer Driver
Protected Level Shifting Lamp Driver with Darlington Emitters Tied To a Negative Supply


Protected Negative/Positive PIN Diode Driver Transmit/Receive Switch



#### Abstract

The MIC4807 is an 8 channel, addressable low side driver and is guaranteed to deliver 100 mA minimum at up to 80 V per channel. This note discusses the operation of the MIC4807 and shows how it can be used as a display driver with dimming for incandescent indicators.


## Introduction

The MIC4807 contains 8 low side drivers that are controlled by addressable latches (see Figure 1). Open-drain, N-channel MOSFETs of approximately $5.1 \Omega$ "on" resistance are used as output devices. The MOSFETs are designed for operation to 80 V .
Each output is controlled by its own addressable latch; the latches are selected by a 3-bit parallel address ( $\mathrm{A}_{\text {in }}, \mathrm{B}_{\mathrm{in}}$, and $\mathrm{C}_{\text {in }}$ ). A " 1 " at the data input turns the corresponding MOSFET on.
Power ICs demand protection from excessive current and dissipation, and to this end the MIC4807 includes shortcircuit current limiting and thermal shutdown. In fact, the chip can withstand a dead short to 80 V without damage. The output limits at typically 200 mA , and the chip is guaranteed to deliver 100 mA minimum over temperature. While current limiting provides short-term protection from load faults, thermal shutdown protects against sustained fault conditions by shutting off all outputs when the die temperature exceeds $150^{\circ} \mathrm{C}$. Current limiting and thermal shutdown are indispensable, yet they are sorely lacking in many other functionally similar ICs where the implementation of protection circuits is left as an exercise for the user.

## Incandescent Lamp Characteristics

Owing to their superior light output, incandescent lamps are preferred over other display devices for use in bright environments. Unfortunately, incandescent lamps have a number of characteristics that make them difficult to work with in practical applications. For example, lamps do not lend themselves to multiplexing. It is technically possible to multiplex lamps by a higher-than-rated supply voltage in conjunction with PWM techniques to control filament power dissipation.
A major pitfall of multiplexing is reliability. If the multiplex circuit fails to advance for any reason (power-up phenomenon, slow or stuck oscillator, etc.) the lamps will burn out instantly. In addition, the switched current increases proportionally with the supply voltage, necessitating larger switches.
Since multiplexing is impractical, each lamp must have its own dedicated driver. This adds circuit overhead not only in the number of drivers, but also interms of communicating with the drivers.
The brightness of an incandescent lamp is an asset in brightly illuminated environments, but what happens at night? Under contrasting conditions of low ambient light levels, the bright display can temporarily blind persons viewing it. Examples of environments with wide-ranging lightlevels include the cockpit of an airplane, or the operator's cab on farm or construction machinery. A dimming feature is highly desirable for any incandescent display.


Figure 1. MIC4807 Block Diagram

Unlike LEDs, incandescent lamps require more current and voltage than 5 V digital logic circuits can deliver. In particular, lamps draw an appreciable inrush current because the filament resistance is much lower when cold than when hot. Inrush currents of 10 times rated operating current are not uncommon. This impacts both the current rating of the driver and the lifetime of the lamp. Among other contributing factors, lamp lifetime is limited by the severe thermal shock experienced at turn-on.

## Display Driver

Figure 2 shows a practical display driver circuit using the MIC4807. \#1835 miniature lamps were selected for use on a loosely regulated " 48 V " system supply, which normally ran about $110 \%$ rated voltage. The \#1835 lamp is specified at 55 V and 50 mA , and it can easily withstand $\pm 15 \%$ varia-
tions in a 48 V supply without loss of rated life. The lamps are housed in \#31099 (GTE/Sylvania) indicator assemblies. Output current limit precludes the possibility of chip destruction from short circuit conditions such as arise when a lamp socket is "tested" for power with the conductive end of a screwdriver. Long-term short circuits (wiring faults) are handled by the MIC4807's thermal shutdown circuit.
When the MIC4807 cold-starts a \#1835 lamp, the output is immediately driven into current limit since it cannot deliver the full inrush current. The cold resistance of a \#1835 lamp is approximately $94 \Omega$; an initial current of 585 mA would flow if connected directly to 55 V . The MIC4807 current limit is typically 200 mA at room temperature, which reduces the thermal shock at turn-on and increases lamp lifetime. Note that applying 200 mA to the cold filament is equivalent to an initial lamp voltage of only 18.8 V .


Figure 2. MIC4807 Display Controller with PWM Dimming

## Display Dimming

Dimming is achieved by pulse-width modulation applied to the OUTPUT ENABLE (OE) pin. Since OUTPUT ENABLE acts on all 8 channels, the lamps are simultaneously dimmed by one control signal and maintain equal brightness, regardless of the dimming level.
An LM358 dual op-amp forms the basis of a variable PWM. The control range extends from completely off to completely on, and to any intermediate brightness level.
The PWM frequency $(400 \mathrm{~Hz})$ is considerably higher than the filament's thermal time constant, so the filament's resistance (and temperature) changes very little between "on" and "off" periods. Figure 3 shows the pulsed filament current in a PWM application for a single \#1835 lamp as a function of duty cycle. Lamp manufacturers recommend a PWM frequency of at least 400 Hz to eliminate aging effects associated with thermal cycling. At an extremely dim 10\% duty cycle, a \#1835 lamp accepts current pulses of 90 mA on a 55 V supply, exhibiting a filament resistance of $611 \Omega$. At $100 \%$ duty cycle the current falls to 50 mA , at a resistance of $1100 \Omega$. In any dimming circuit the driver circuitry must be sized to deliver the pulsed, low duty cycle current required by the relatively cool filament. This is typically twice the rated ( $100 \%$ duty cycle) lamp current.

## MIC4807 Programming

The MIC4807 programming interface consists of a 3-bit address, a data line, and two control lines (see Figure 2). $\overline{C L E A R}$ is straightforward; a low on this pin asynchronously


Figure 3. Pulsed Filament Current vs. Duty Cycle
clears the internal latches to turn all outputs off. Programming is accomplished by addressing an output, presenting the desired data ( $1=\mathrm{ON}, 0=\mathrm{OFF}$ ), and strobing $\overline{\mathrm{CHIP}}$ SELECT with a logic low. DATA is transferred to the addressed output on the falling edge of CHIP SELECT, and is latched in place when CHIP SELECT returns to a high state. In larger displays, CHIP SELECT serves as a means of controlling several MIC4807s while the address, OUTPUT ENABLE, $\overline{C L E A R}$, and DATA lines are paralleled.
For bench testing purposes a personal or laptop/portable computer is quite useful. A parallel printer port is commonly available and serves as a convenient means of programming one or more MIC4807s. Software changes can be made quickly and easily and, depending on the programming language used, the program can be stepped manually so that each bit can be checked "on the fly." This presents no problems because the MIC4807 is fully static.
An evaluation program written in BASIC is listed in Figure 4. The program consists of 5 parts. The control/input section is lines 100 through 130. This portion scans the keyboard, and branches to other parts of the program depending on which key is pressed. A "line return" branches to lines 3000 through 3030 where the MIC4807 is cleared and the computer's record of the MIC4807 latch states [8element array $D(A)$ ] is cleared. Execution then returns to lines 100 through 130. A "?" invokes a lamp test functionall of the outputs are turned on by lines 2000 through 2060. Pressing any other key reprograms the MIC4807 with the original data, and returns execution to lines 100 through 130. Pressing any number from 1 to 8 toggles the associated output on or off (lines 1000 through 1020). Lines 4000 through 4020 are accessed from several points in the program; these lines write data to a given address by toggling CHIP SELECT.
The parallel output word is given a value according to which MIC4807 pins should be high or low at any given time. $\mathrm{A}_{\text {in }}$ has a numeric (decimal) value of $1, \mathrm{~B}_{\mathrm{in}}=2, \mathrm{C}_{\text {in }}=4$, DATA $=8, \overline{\text { CHIP SELECT }}=16$, and CLEAR $=32$ to represent a logical " 1 " at each pin. The port number (8) specified in the "OUT" statements will vary from computer to computer. While final evaluation of data communications must be carried out with the actual host processor, using a computer during the debugging phase of the display design is most helpful.
An equivalent block diagram of the MIC4807 logic circuitry is shown in Figure 5. Note that CHIP SELECT, DATA, $\overline{\text { CLEAR }}$, AND OUTPUT ENABLE operate on all channels in parallel. The address decoder determines to which latch $\overline{\text { CHIP SELECT }}$ is directed. DATA has no effect on the other latches as their clocking signals remain low.

```
10 REM MIC4807 CONTROL PROGRAM
20 GOSUB 3000
30 REM A=1, B=2,C=4,DATA=8,CS=16,CLR=32
100 A$=INKEY$:IF A$="" THEN GOTO 100 ELSE
    LET A=ASC (A$) -49
110 IF A=-36 THEN GOSUB 3000
120 IF A=14 THEN GOSUB 2000
130 IF A<0 OR A>7 THEN GOTO 100
1000 D (A) =8-D(A)+2*A+96:REM TOGGLE OUTPUT
1010 GOSUB 4000
1020 GOTO 100
2000 REM "?" TURNS ON ALL OUTPUTS FOR TEST
2010 FOR A=0 TO 7
2020 OUT 8,A+56:OUT 8,A+40:OUT 8,A+56
2030 NEXT A
2040 IF INKEY$="" THEN GOTO 2040
2050 FOR A=0 TO 7:GOSUB 4000:NEXT A
2060 RETURN
3000 REM CLEAR DISPLAY AND MEMORY
3010 OUT 8,16:OUT 8,48
3020 FOR A=0 TO 7:D(A)=A+48:NEXT A
3030 RETURN
4000 REM COMMUNICATIONS DRIVER
4010 OUT 8,D(A):OUT 8,D(A)-16:OUT 8,D(A)
4 0 2 0 ~ R E T U R N
9999 END
```

Figure 4. MIC4807 Control Program Listing


Figure 5. Block Diagram of Logic Circuitry

## Display Drivers

## SECTION 4: DISPLAY DRIVERS

Display Driver Selection Guide ..... 4-2
MIC4350 Counter/Latch Decoder and Driver ..... 4-4
MIC5002/5005/5007 4 Digit Counter/Display Decoder ..... 4-8
MIC50395/50396/50397 Six Decoder Counter/Display Decoder ..... 4-15
MIC50398/50399 Six Decade Counter/Display Decoder ..... 4-21
MIC8010 Dichroic Liquid Crystal Display Driver ..... 4-27
MIC8011 Dichroic LCD Driver ..... 4-33
MIC8012 Dichroic LCD Driver with Switching Regulator ..... 4-39
MIC8013 Dichroic LCD Driver ..... 4-46
MIC8014 Dichroic LCD Driver ..... 4-53
MIC8030/8031 High Voltage Display Driver ..... 4-60
MM5450/5451 LED Display Driver ..... 4-65
Application Note 6 Four-Digit Counter Circuits ..... 4-72
Application Note 7 Six Decade Counter Display Totalizer ..... 4-78
Application Hint 2 MIC8030/MIC8031 Application Hint ..... 4-84


## Display Driver Selection Guide

## If your product's display is:



## Consider:

MIC8010 MIC8014 MIC8011 MIC8030 MIC8012 MIC8031 MIC8013


| MIC4350 | MIC50396 |
| :--- | :--- |
| MIC4807 | MIC50397 |
| MIC5002 | MIC50398 |
| MIC5005 | MIC50399 |
| MIC5007 | MM5450 |
| MIC50395 | MM5451 |

MIC4807 MIC8014
MIC8010 MIC8030
MIC8012 MIC8031
MIC8013

NUMERICAL
MIC4350
MIC4807
MIC5002
MIC5005
MIC5007
MIC50395
MIC50396
MIC50397
MIC50398
MIC50399

ALPHANUMERIC
MIC8010
MIC8011
MIC8012
MIC8013
MIC8014
MIC8030
MIC8031
MM5450
MM5451

DOT MATRIX MIC8010
MIC8011
MIC8012
MIC8013
MIC8014
MIC8030
MIC8031
MM5450
MM5451

## Display Driver Selection Guide

All Micrel Display Drivers are available in die form. Special package options are available on most display drivers: please contact factory for details.

| DEVICE | z | - | O | $\stackrel{\text { N }}{ }$ | O | 号 | - | $\stackrel{\text { ® }}{\sim}$ | - | $\stackrel{5}{5}$ | PACKAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MIC4350 Counter/Latch | 7 | - | - | - |  | - |  |  | - | - | 16 Pin PDIP |
| Decoder \& Driver | 7 | - | - | - |  | - |  |  | - | - | 16 Pin CerDIP |
| MIC4807 Protected Addres- | 8 |  |  |  |  | - |  | - | - | - | See "Latched Dri- |
| sable Low Side Driver | 8 |  |  |  |  | - |  | - | - | - | ver" Section. |
| MIC5002 4 Digit Counter Decoder | $4 \times 7$ | - | - | - | - | - |  |  | - | - | 28 Pin DIP |
| MIC5005 4 Digit Counter | $4 \times 7$ | - | - | - |  | - |  |  | - | - | 24 Pin PDIP |
| Decoder |  |  |  |  |  |  |  |  |  |  |  |
| MIC5007 4 Digit Counter | $4 \times 4$ | - | - |  | - | - |  |  | - | - | 16 Pin PDIP |
| Decoder |  |  |  |  |  |  |  |  |  |  |  |
| MIC50395 6 Decade Counter | 6x7 | - | - | - | - | - |  |  | - |  | 40 Pin PDIP |
| Decoder to 9999.99 |  |  |  |  |  |  |  |  |  |  |  |
| MIC50396 6 Decade Counter | 6x7 | - | - | - | - | - |  |  | - |  | 40 Pin PDIP |
| Decoder to 99:59:59 |  |  |  |  |  |  |  |  |  |  |  |
| MIC503976 Decade Counter | 6x7 | - | - | - | - | - |  |  | - |  | 40 Pin PDIP |
| Decoder to 59:59.99 |  |  |  |  |  |  |  |  |  |  |  |
| MIC50398 6 Decade Counter | 6x7 |  | - | - |  | - |  |  | - |  | 28 Pin PDIP |
| Decoder |  |  |  |  |  |  |  |  |  |  |  |
| MIC50399 6 Decade Counter Decoder | 6x7 |  | - |  | - | - |  |  | - |  | 28 Pin PDIP |
| MIC8010 Dichroic LCD Driver | 30 | - |  |  |  |  | - | - | - | - | 40 Pin PDIP |
|  | 30 | - |  |  |  |  | - | - | - | - | 40 Pin LCC |
| MIC8011 Dichroic LCD Driver | 38 | - |  |  |  |  | - | - | - | - | 48 Pin PDIP |
|  | 38 | - |  |  |  |  | - | - | - | - | 52 Pin QFP |
| MIC8012 Dichroic LCD Driver | 30 | - |  |  |  |  | - | - | - | - | 40 Pin PDIP |
| With Switching Regulator | 30 | - |  |  |  |  | - | - | - | - |  |
| MIC8013 Dichroic LCD Driver | 30 | - |  |  |  |  | - | - | - | - | 40 Pin DIP /LCC |
| MIC8014 Dichroic LCD Driver | 32 | - |  |  |  |  | - | - | - | - | 44 Pin PLCC |
|  | 32 | - |  |  |  |  | - | - | - | - | 44 Pin Cer Quad |
| MIC8030 50V LCD Driver | 32 | - |  |  |  |  | - | - |  | - | 44 Pin LCC/PLCC |
|  | 38 | - |  |  |  |  | - | - |  | - | 48 Pin PDIP |
| MIC8031 100V LCD Driver | 32 | - |  |  |  |  | - | - |  | - | 44 Pin LCC/PLCC |
|  | 38 | - |  |  |  |  | - | - |  | - | 48 Pin PDIP |
| MM5450 LED Display Driver | 34 | - |  |  |  | - |  |  | - |  | 40 Pin PDIP |
|  | 34 | - |  |  |  | - |  |  | - |  | 44 Pin PLCC |
| MM5451 LED Display Driver | 35 | - |  |  |  | - |  |  | - |  | 40 Pin PDIP |
|  | 35 | $\bullet$ |  |  |  | - |  |  | - |  | 44 Pin PLCC |

## General Description

The MIC4350 is a CMOS device combining the functions of an NBCD counter, four-bit latch, and a seven-segment decoder/driver. It provides up to 25 mA drive/segment capability for displays which require current sinking in the active mode. A lamp blanking input is provided for intensity modulation. A lamp test feature is also available. Synchronous or asynchronous operation is available when the high driving serial output is used in conjunction with the Enable input and some external gating. Automatic suppression of leading zeros in the display is provided by the counter Reset.

## Features

- CMOS version of TTL equivalent MC4350L, 4350P
- 25 mA driver/segment for current sinking
- Synchronous or asynchronous operation
- Lamp blanking for intensity modulation
- Leading zero suppression


## Applications

- Incandescent lamp drivers
- Panel displays
- Modulated intensity functions


## Functional Diagram

Segment Identification


## Pin Configuration



Ordering Information*

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC4350AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 -pin Ceramic DIP |
| MIC4350CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 -pin Plastic DIP |

* Contact factory for other options


## Absolute Maximum Ratings

$V_{C C}$, DC Supply Voltage
7 V
VIN, Input Voltage Range
IOL2, (Continuous), Low Level Output Driver Current
-0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

25 mA
$P_{D}$, Power Dissipation
$\mathrm{T}_{\mathrm{A}}$, Operating Temperature Range $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
TSTG, Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## Pin Function

| 1. | $\overline{\text { CLK }}$ | If $\overline{\mathrm{CE}}$ and CR are both at " 0 " the counter advances one state when clock changes " 1 " to " 0 ". |
| :---: | :---: | :---: |
| 2. | $\overline{C E}$ | Logic "0" enables count. |
|  |  | Logic "1" inhibits count. |
| 3. | LB | No effect if LT at " 1 ". With LT at " 0 ", a " 1 " at LB turns off outputs $\overline{\mathrm{a}}$ to $\overline{\mathrm{g}}$; a "0" allows $\overline{\mathrm{a}}$ to $\overline{\mathrm{g}}$ to display normally. |
| 4. | $\overline{\mathrm{e}}$ | Segment identification. |
| 5. | $\overline{\mathrm{d}}$ | Segment identification. |
| 6. | $\overline{\text { f }}$ | Segment identification. |
| 7. | $\overline{\mathrm{g}}$ | Segment identification. |
| 8. | GND | Ground. |
| 9. | $\overline{\mathrm{c}}$ | Segment identification. |
| 10. | $\overline{\mathrm{a}}$ | Segment identification. |
| 11. | $\overline{\mathrm{b}}$ | Segment identification. |
| 12. | TC | High only when counter is in 1001 (nine) state. LB, LT, LST have no effect. |
| 13. | LT | " 1 " turns outputs $\bar{a}$ to $\bar{g}$ on regardless of other inputs. |
| 14. | $\overline{\text { LST }}$ | " 0 " stores counter output data as it was prior to "1" to "0" transition. "1" allows decoder to be driven directly from counter outputs. |
| 15. | CR | " 1 " resets counter to 1010 (ten). This turns all transistors off on next latch strobe providing automatic zero suppression. Next enabled clock pulse advances counter to 0001. |
| 16. | $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage. |

## Recommended Operating Conditions

$V_{C C}$, DC Supply Voltage
4.5 V to 5.5 V
$V_{\text {IN }}$, DC Input Voltage $\mathrm{T}_{\mathrm{A}}$, Operating Temperature

$$
\begin{array}{lr}
\text { A version: } & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
\text { C version: } & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}
\end{array}
$$

## Functional Description

Count Enable ( $\overline{\mathrm{CE}}$ ) may be changed with $(\overline{\mathrm{CLK}})$ either high or low.
Counter reset ( $\overline{\mathrm{CR}}$ ) overrides count enable ( $\overline{\mathrm{CE}}$ ) and clock ( $\overline{\mathrm{CLK}}$ ). It may be changed regardless of levels present at count enable ( $\overline{\mathrm{CE}}$ ) and clock (CLK).
Latch strobe ( $\overline{\mathrm{LST}}$ ), lamp blanking (LB) and lamp test (LT) may be changed regardless of levels at count enable (CE), clock ( $\overline{\mathrm{CLK}}$ ) and counter reset (CR).

Refer to timing diagram if a logic " 1 " to " 0 " transition on clock (CLK) can occur while levels are changing on count enable (CE) or latch strobe (LST), or if a logic " 0 " to " 1 " transition of counter reset (CR) can occur simultaneously with a "0" to "1" transition of latch strobe ( $\overline{\mathrm{LST}}$ ).

Tie all unused inputs to ground except for latch strobe ( $\overline{\mathrm{LST}}$ ), which must be returned to a logic "1" level if not used.

## Typical Application

Electrical Characteristics: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted

| Symbol | Parameter | Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Low level input voltage | $\mathrm{V}_{\mathrm{O}}=0.1 \mathrm{~V}$ or ( $\left.\mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V}\right)$ |  | 1.0 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High level input voltage | $\mathrm{V}_{\mathrm{O}}=0.1 \mathrm{~V}$ or ( $\left.\mathrm{V}_{C C}-0.1 \mathrm{~V}\right)$ | 3.5 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage Logic Output Driver Output | $\begin{aligned} & V_{\text {PIN12 }}=V_{I H}, I_{O}=1 \mathrm{~mA} \\ & V_{\text {PIN13 }}=V_{I H}, I_{O}=25 \mathrm{~mA} \\ & T_{A}=25^{\circ} \mathrm{C} \\ & T_{A}=125^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & 0.2 \\ & 0.4 \end{aligned}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Logic Logic Output Driver Output | $\begin{aligned} & \mathrm{IO}=-1 \mathrm{~mA} \\ & \mathrm{IO}=0.25 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 8.0 \end{aligned}$ |  | V |
| IIN | Input Leakage Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {CC }}$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current Driver Output | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | -20 | -73 | mA |
| IcC | Quiescent Supply Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {CC }}$, I OUT $=0 \mu \mathrm{~A}$ |  | 100 | $\mu \mathrm{A}$ |
| ICEX | Leakage Current Driver Output | $\mathrm{V}_{\mathrm{O}}=8 \mathrm{~V}$ |  | 0.25 | mA |

## Timing Diagram

Conditions: $\quad \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%,-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$
Clock Frequency ( $\mathrm{F}_{\mathrm{CL}}$ ) $=1 \mathrm{MHz}$
Propagation Delay, Clock to $\mathrm{T}_{\mathrm{C}}(\mathrm{t} C L T C)=150 \mathrm{nS}$


NOTE 1: To store counter information the latch strobe may go as low at any time up to 50 nS before the positive going transition of counter resets.

## Functional Truth Table

|  | Input |  |  |  |  |  | Output |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Function | CLOCK | $\overline{\mathrm{CE}}$ | CR | LST | LT | LB | TC | $\overline{\mathbf{a}}$ | $\overline{\mathrm{b}}$ | $\overline{\mathbf{c}}$ | $\overline{\mathrm{d}}$ | $\overline{\mathbf{e}}$ | $\bar{f}$ | $\overline{\mathrm{g}}$ |
| Lamp Test | X | X | X | X | 1 | X | - | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Lamp Blanking | X | X | X | X | 0 | 1 | - | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Reset | X | X | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Enable | P | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  | P1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
|  | P2 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
|  | P3 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
|  | P4 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
|  | P5 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
|  | P6 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
|  | P7 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
|  | P8 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | P9 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
|  | P10 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
|  | P11 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
|  | P | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |

$P=$ Any number of pulses may be applied
$\mathrm{P}_{\mathrm{N}}=\mathrm{n}$ pulses on the clock input
X = Don't Care

## General Description

The MIC5002/5/7 is an ion-implanted, P-channel MOS, fourdecade synchronous counter with latches, multiplexing circuits, and a read-only memory programmed for sevensegment outputs and BCD outputs. In addition, many on-chip control circuits provide flexibility of use with a minimum of external components.

The MIC5002/5/7 provides a means of counting up to 9999, transferring the count into latches without interrupting the counting operation, and supplying the latched information to the outputs one decade at a time. Scanning is controlled by the SCAN input which increments a one-of-four counter on its negative edge, thereby scanning the latches from MSD (Most Significant Digit) to LSD (Least Significant Digit).

Low-threshold voltages for input DTL/TTL compatibility are achieved through an ion-implementation process. Enhancement mode devices, as well as depletion-mode devices, are fabricated on the chip, allowing it to operate from a single +5 V power supply. Depletion-mode technology also allows the entire circuit to operate on less than 25 mW of power.

## Features

- Single-supply operation or double-supply for higher output drive
- Multiplexed seven-segment and/or BCD outputs
- TTL-compatible inputs
- Four decades of synchronous counting
- Minimum external component count
- Low power consumption


## Ordering Information

| Part Number | Temperature Range | Package |
| :---: | :---: | :---: |
| MIC5002CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 -Pin Plastic DIP |
| MIC5005CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 -Pin Plastic DIP |
| MIC5007CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 -Pin Plastic DIP |

The block diagram, Figure 1, shows all options available on the MIC5002 MOS/LSI. Other members of this family which

## Functional Diagram



Figure 1

## Pin Configurations



Figure 2
are different versions of this same chip are the MIC5005 and MIC5007. The MIC5005 is supplied in a 24-pin package and does not include the BCD outputs. The MIC5007 is supplied in a 16 -pin package. (See Figure 2 for these members of the display counter/decoder family.)

## Functional Description (MIC5002)

## $V_{G G}$, Pin 1

$V_{G G}$ is the output gate drive voltage supply. It must be tied to a supply which is no greater than $V_{D D}$ and no less than $V_{D D}$ -13.2 V . Higher output drive capability is realized when $\mathrm{V}_{\mathrm{GG}}$ is maintained at the recommended level of $\mathrm{V}_{\mathrm{DD}}-12 \mathrm{~V}$. (See Figure 3 for typical output characteristics.)

## TRANSFER, Pin 2

While TRANSFER is at logic 0 , data in the decade counters is continuously transferred to the latches. This input may be left at 0 for a continuous transfer and display mode or may be driven high to subsequently cause the latches to store the current counter contents.

Storage occurs internally when TRANSFER is taken to a 1 and the next negative edge of COUNT INPUT occurs. This allows asynchronous COUNT and TRANSFER operation since the transfer is terminated internally prior to incrementing the counters. This means that a COUNT negative edge must follow a TRANSFER command before a reset is applied to assure transfer of data. An external reset command must be delayed at least one COUNT negative edge following a transfer. External transfer should terminate at least $1 \mu \mathrm{~S}$ prior to this COUNT negative edge and RESET should occur no sooner than $1 \mu \mathrm{~S}$ following that edge.

## Output Drive Characteristics


(lOL @ $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{SS}}-0.75 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{A}}=75^{\circ} \mathrm{C}$
$\left.\mathrm{IOH}_{\mathrm{OH}} @ \mathrm{~V}_{0}=\mathrm{V}_{\mathrm{DD}}+0.75 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}\right)$

RESET, Pin 3
The decade counters are reset to 0000 when $\overline{\text { RESET }}$ is at logic 0 . The RESET input at logic 0 also forces the scan counter to the MSD output and resets the OVERFLOW latch output to a logic 1 . It maintains this condition as long as a logic 0 is present at RESET and overrides all other associated inputs. As indicated previously, the decade counter should not be reset until a transfer has been terminated.

Since the $\overline{\text { RESET }}$ input resets the scan counter to the MSD, the scan rate must be much faster than the reset rate to allow the lesser significant digits to be enabled. Therefore, FSCAN should be much greater than four times FRESET.

Ideally, the reset pulse should also be made narrow to prevent its duration from causing the MSD to be on much longer than the other digits and thus appear to be brighter.

## COUNT, Pin 4

The decade counters are synchronously incremented on the negative edge of the COUNT input. The internal oscillator on this input may be overridden by an external signal source or may be allowed to oscillate at a frequency set by a single capacitor tied to this input from the $\mathrm{V}_{S S}$ or $\mathrm{V}_{\text {DD }}$ supply. In systems with considerable noise, better oscillator stability exists when the capacitor is tied to $\mathrm{V}_{\mathrm{SS}}$. (See Table 1.)

## COUNT EXTEND, Pin 5

COUNT EXTEND is a feature provided to enable MIC5002s to be cascaded. Whenever the counter state attains 9999 count, the COUNT EXTEND output goes high. This output remains logical 1 only until the next negative transition of COUNT occurs or a RESET signal is applied.

## Typical Count Oscillator Frequencies vs. Capacitance Between VSS and COUNT

| Capacitance | Typical Frequency |
| :---: | :---: |
| 470 pF | 135 kHz |
| 1000 pF | 90 kHz |
| 4700 pF | 33 kHz |
| 20000 pF | 9.5 kHz |

$\left(\mathrm{V}_{\mathrm{SS}}=5.75 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{GG}}=-12 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$
Table 1
Typical Scan Oscillator Frequencies vs. Capacitance Between VSS and SCAN Input

| Capacitance | Typical Frequency |
| :---: | :---: |
| 470 pF | 17 kHz |
| 1000 pF | 11.2 kHz |
| 4700 pF | 4.0 kHz |
| 20000 pF | 1.33 kHz |

$\left(\mathrm{V}_{\mathrm{SS}}=5.75 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{GG}}=-12 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

Table 2

## OVERFLOW, Pin 6 (N/A on MIC5007)

OVERFLOW occurs on the 10,000th count input following a reset. It is normally high and, when activated, goes low to indicate that the decade counters have gone from 9999 to 0000 without encountering a reset. Once activated, the OVERFLOW latch will remain low until RESET is pulled low.

## $\overline{\text { DECIMAL POINT }}$ IN, Pin 7 (N/A on MIC5007)

With DECIMAL POINT IN held high, the device employs leading zero blanking. This causes any leading zeros in the display latches to be blanked when their DIGIT SELECT goes high. At the start of each MSD to LSD scan, blanking of leading zeros occurs until the first non-zero number occurs in the display or DECIMAL POINT IN is clocked to a 0 . Any number following will be displayed. Leading zero blanking does not affect the $\overline{B C D}$ outputs or the LSD in the display which is displayed even if zero. The LSD output resets the blanking circuitry to begin blanking zeros in the next scan cycle.
Leading zero blanking may be inhibited by wiring $\overline{\mathrm{DECIMAL}}$ POINT IN to ground. The MIC5007 does not have a pin for $\overline{\text { DECIMAL POINT }} \operatorname{IN}$ and therefore does not have leading zero blanking.
In the DECIMAL POINT RIGHT mode, even though the $\overline{\text { DECIMAL POINT IN is clocked, unblanking is delayed until }}$ the following digit is enabled.

## DECIMAL POINT LEFT OR RIGHT, Pin 8(N/A on MIC5007)

Bringing this control to logic 1 allows the use of displays with the decimal point physically located on the left side of the numeral. Logic 0 on this input allows for a right-handed decimal point.

## $\overline{\text { BLANKING, Pin } 9}$

 to the off-state and $\overline{\mathrm{BCD}}$ to the equivalent of the number zero. This condition is maintained on a dc basis as long as the BLANKING input is zero. The DIGIT SELECT outputs continue to operate at the scan rate as described.

## SCAN INPUT, Pin 10

The DIGIT SELECT COUNTER is incremented by a negative edge on the SCAN INPUT. During the time the SCAN INPUT is at 0 , the SEGMENT and DIGIT SELECT outputs are forced off and the complement BCD outputs are forced to logic 1. The off level of the 7 -segment and BCD outputs is determined by the state of the TRUE/COMPLEMENT input. This remains until the SCAN INPUT returns to logic 1.

The DIGIT SELECT COUNTER is a one-of-four counter, scanning from MSD to LSD, enabling one quad latch output at a time, and presenting a logic 1 to the corresponding DIGIT SELECT output.
The internal oscillator on this input may be overridden by an external signal source or may be allowed to oscillate at a frequency set by a single capacitor tied to this input from the $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$ supply. In systems with considerable noise, better oscillator stability exists when the capacitor is tied to VSS. (See Table 2.)

## TRUE/COMPLEMENT, Pin 11 (N/A on MIC5007)

When this control is driven to 0 , inversion of both the $\overline{B C D}$ and 7 -segment outputs occurs. Depending upon the display used, combinations of the BLANKING input and TRUE/ COMPLEMENT control can be chosen to give a lamp test.

## $\overline{B C D}$ OUT, Pins 12 through 15 (N/A on MIC5005)

The $\overline{B C D}$ outputs are push-pull and are designed to drive directly to the base of common emitter transistors. Output characteristics are shown in Figure 3.

## $V_{D D}$, Pin 16

$V_{D D}$ is the negative supply and is nominally ground.

## SEGMENT OUTPUTS, Pins 17 through 23 (N/A on MIC5007)

The SEGMENT OUTPUT buffers are identical to the $\overline{B C D}$ output buffers.

## DIGIT SELECT OUTPUTS, Pins 24 through 27

The DIGIT SELECT OUTPUTS are push-pull and go high during their appropriate times to accomplish the multiplexing of the digits.

## $V_{\text {SS }}$, Pin 28

$V_{S S}$ is the positive supply voltage and is nominally maintained at 5 Vdc with respect to $\mathrm{V}_{\mathrm{DD}}$.

## Absolute Maximum Ratings* (See Notes 1 and 2)

Absolute Maximum $V_{S S}$
VGG Supply Range $^{\text {G }}$
Operating Temperature Range
Storage Temperature Range

$$
\begin{array}{r}
7.5 \mathrm{~V} \\
0 \mathrm{~V} \geq \mathrm{V}_{\mathrm{GG}} \geq-13.2 \mathrm{~V} \\
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\end{array}
$$

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Operating Characteristics

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units | Notes |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{SS}}$ | Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-\mathrm{V}_{\mathrm{DD}}$ | 4.5 | 5.0 | 7.5 | V | 1,2 |
| $\mathrm{~V}_{\mathrm{GG}}$ | Supply Voltage | $\mathrm{V}_{\mathrm{GG}}-\mathrm{V}_{\mathrm{DD}}$ | -13.2 | -12 | $\mathrm{~V}_{\mathrm{DD}}$ | V | 1,2 |
| $\mathrm{~F}_{\mathrm{C}}$ | Count Frequency |  | dc |  | 250 | kHz |  |

## DC Characteristics

( V SS $=+5 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{GG}}=\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V} ; 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Parameter | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input Voltage, Logic 0 (Low) |  | $V_{D D}$ | $\mathrm{V}_{\mathrm{DD}}+0.8$ | V |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input Voltage, Logic 1 (High) | $\mathrm{V}_{S S}-1$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}+0.3$ | V | 3 |
| $\mathrm{I}_{\text {SS }}$ | Supply Current, $\mathrm{V}_{\text {SS }}$ |  | 2.5 | 5.0 | mA | 4, Inputs open |
| $\mathrm{I}_{\mathrm{GG}}$ | Supply Current, VGG |  | 0.2 | 0.5 | mA | $\mathrm{V}_{\mathrm{GG}}=-12 \mathrm{~V}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 3 | 10 | pF | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {SS }}$ |
| IIL | Input Current, Logic 0, Count Input <br> Scan Input Decimal Point Input Other Logic Inputs |  |  | $\begin{aligned} & 1.6 \\ & 1.6 \\ & 1.0 \\ & 1.0 \end{aligned}$ | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ |
| lOL | Output Current, Logic 0 | 0.5 |  |  | mA | 6, $\mathrm{V}_{\mathrm{GG}}=-12 \mathrm{~V}$ |
| IOH | Output Current, Logic 1 | 0.5 |  |  | mA | $6, \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Voltage, Logic 0 |  |  | $V_{D D}+0.2$ | V | 4 |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage, Logic 1 | $\mathrm{V}_{\mathrm{DD}}-0.2$ |  |  | V | 4 |

## NOTES:

1. $V_{D D}=0 V$.
2. $\mathrm{V}_{S S}-\mathrm{V}_{\mathrm{GG}}$ no more than 20.7 V .
3. Internal pull-up resistors (approx. 10k) are provided at all inputs other than Count Input, Scan Input and Decimal Point Input.
4. $V_{G G}=-12 \mathrm{~V} \pm 10 \%$. Outputs open.
5. Measurement made at $V_{1}=V_{D D}+0.4 \mathrm{~V}$. This condition is sufficient to represent a logic 0 and hold off or override the internal oscillators. Maximum current at $\mathrm{V}_{1}=+0.4 \mathrm{~V}$ is $1.6 \mathrm{~mA} .400 \mu \mathrm{~A}$ source current is sufficient to represent a logic 1 and hold off or override the internal oscillators.
6. I I measured at $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{SS}}-0.75 \mathrm{~V}$. (Direct driving base pnp emitter to $\mathrm{V}_{\mathrm{SS}}$.) $\mathrm{I}_{\mathrm{OH}}$ measured at $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{DD}}+0.75 \mathrm{~V}$. (Direct driving base npn emitter to $V_{D D}$.)

## AC Characteristics

$\left(\mathrm{V}_{\mathrm{SS}}=+5 \mathrm{~V} \pm \% ; \mathrm{V}_{\mathrm{GG}}=\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V} ; 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right.$ unless otherwise noted)

| Symbol | Parameter | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{Cl}}$ | Count Input Frequency | dc |  | 250 | kHz |  |
| $\mathrm{f}_{\mathrm{SI}}$ | Scan Input Frequency | dc |  | 50 | kHz |  |
| $t_{\text {RD }}$ | Reset to Any Output Delay |  |  | 15 | $\mu \mathrm{S}$ |  |
| tpw | Logic 0 Pulse Width, $\overline{\text { Reset Input }}$ <br>  <br>  <br> $\frac{\text { Count Input }}{\text { Transfer Input }}$ | $\begin{gathered} 1.0 \\ 1.0 \\ 10.0 \\ 2.5 \end{gathered}$ |  |  | $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ |  |
| $\mathrm{t}_{\mathrm{PH}}$ | Logic 1 Time Count Input <br> Scan Input | $\begin{gathered} 3.0 \\ 10.0 \end{gathered}$ |  |  | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \end{aligned}$ |  |
| $t_{\text {SD }}$ | Scan to Output Disable Time Digit Select Outputs All Data Outputs |  |  | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \end{aligned}$ | $\begin{aligned} & 7 \\ & 7 \end{aligned}$ |
| $t_{\text {SE }}$ | Scan to Output Enable Time Digit Select Outputs All Data Outputs |  |  | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\mu \mathrm{S}$ | $\begin{aligned} & 8 \\ & 8 \end{aligned}$ |
| $\mathrm{t}_{\mathrm{CE}}$ | Count Input to Count Extend Delay to 1 or 0 |  |  | 15 | $\mu \mathrm{S}$ | 9 |
| $\mathrm{t}_{\mathrm{O}}$ | Count Input to Overflow Delay (On) |  |  | 15 | $\mu \mathrm{S}$ | 9 |
| $\mathrm{t}_{\text {ROF }}$ | Reset Input to Overflow Delay (Off) |  |  | 5 | $\mu \mathrm{S}$ |  |

## NOTES:

1. $V_{D D}=O V$.
2. $\mathrm{V}_{\mathrm{SS}}-\mathrm{V}_{\mathrm{GG}}$ no more than 20.7 V .
3. Internal pull-up resistors (approx. 10k) are provided at all inputs other than Count Input, Scan Input and Decimal Point Input.
4. $V_{G G}=-12 \mathrm{~V} \pm 10 \%$. Outputs open.
5. Measurement made at $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}+0.4 \mathrm{~V}$. This condition is sufficient to represent a logic 0 and hold off or override the internal oscillators. Maximum current at $\mathrm{V}_{1}=+0.4 \mathrm{~V}$ is 1.6 mA . $400 \mu \mathrm{~A}$ source current is sufficient to represent a logic 1 and hold off or override the internal oscillators.
6. lol measured at $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{SS}}-0.75 \mathrm{~V}$. (Direct driving base pnp emitter to $\mathrm{V}_{\mathrm{SS}}$.) $\mathrm{I}_{\text {OH }}$ measured at $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{DD}}+0.75 \mathrm{~V}$. (Direct driving base npn emitter to $V_{D D}$.)
7. Delay measured from the negative edge of the SCAN input.
8. Delay measured from the rising edge of the SCAN input.
9. Delay measured from the negative edge of the COUNT input.

Typical Application：Revolution Counter


Figure 5

## Six Decade Counter / Display Decoder

## General Description

The MIC50395 is an ion-implanted, P-channel MOS sixdecade synchronous up/down-counter/display driver with compare-register and storage-latches. The counter as well as the register can be loaded digit-by-digit with BCD data. The counter has an asynchronous-clear function.

Scanning is controlled by the scan oscillator input which is self-oscillating or can be driven by an external signal. The six-decade register is constantly compared to the state of the six-decade counter and when both the register and the counter have the same content, an EQUAL signal is generated. The contents of the counter can be transferred into the 6 -digit latch which is then multiplexed from MSD to LSD in $B C D$ and 7 -segment format to the output. The sevensegment decoder incorporates a leading-zero blanking circuit which can be disabled by an external signal. This device is intended to interface directly with the standard CMOS logic families.

The MIC50396 and MIC50397 operate identically to the MIC50395 except that two digits in each were reprogrammed to provide divide by six circuitry instead of divide by ten. The MIC50396 is well suited for industrial timer applications while the MIC50397 is best suited for stop watch or real time computer clock applications.

## Features

- Single power supply
- Schmitt-Trigger on the count-input
- Drives common anode or cathode displays (CA with buffer)
- Six decades of synchronous up/down counting
- Look-ahead carry or borrow
- Loadable counter
- Loadable compare-register with comparator output
- Multiplexed BCD and seven-segment outputs
- Internal scan oscillator
- Direct LED segment drive
- Interfaces directly with CMOS logic
- Leading zero blanking
- MIC50396 programmed to count time: - 99 hrs. 59 min. 59 sec .
- MIC50397 programmed to count time: - 59 hrs. $59 \mathrm{~min} .99 / 100 \mathrm{sec}$.


## Ordering Information

| Part Number | Temp. Range | Package |
| :---: | :---: | :---: |
| MIC50395CN | $0-70^{\circ} \mathrm{C}$ | 40 -pin Plastic DIP |
| MIC50396CN | $0-70^{\circ} \mathrm{C}$ | 40 -pin Plastic DIP |
| MIC50397CN | $0-70^{\circ} \mathrm{C}$ | 40 -pin Plastic DIP |



Segment Identification


## Operations:

## Six Decade Counter, Latch

The six decade counter is synchronously incremented or decremented on the positive edge of the count input signal. A Schmitt trigger on this input provides hysteresis for protection against both a noisy environment and double triggering due to a slow rising edge at the count input.

The count inhibit can be changed in coincidence with the positive transition of the count input; the count input is inhibited when the count inhibit is high.
The counter will increment when up/down input is high ( $\mathrm{V}_{\mathrm{SS}}$ ) and will decrement when up/down input is low. The up/down input can be changed $0.75 \mu \mathrm{~S}$ prior to the positive transition of the count input.

The clear input is asynchronous and will reset all decades to zero when brought high but does not affect the six digit latch or the scan counter.

As long as store input is low, data is continuously transferred from the counter to the display. Data in the counter will be latched and displayed when store input is high. Store can be changed in coincidence with the positive transition of the count input.
The counter is loaded digit by digit corresponding to the digit strobe outputs. BCD thumb wheel switches with four diodes per decade connected between the digit strobe outputs and the BCD inputs is one method to supply BCD data for loading the counter decades.
The load counter pulse must be at $V_{S S} 2 \mu S$ prior to the positive transition of the digit strobe of the digit to be loaded. The load counter pulse may be removed after the positive transition of the digit strobe since the chip internally latches this signal. The BCD data to be loaded must be valid through the negative transition of the digit strobe.

## Inputs, Outputs

The seven segment outputs are open drain capable of sourcing 10 mA average current per segment over one digit cycle. Segments are on when at $\mathrm{V}_{\mathrm{SS}}$. The Carry, Equal, Zero, BCD and digit strobe outputs are push pull and are on when at $\mathrm{V}_{\text {SS }}$. All inputs except Counter BCD, Register BCD, and SCAN inputs are high impedance CMOS compatible.
Three basic outputs originate from the counter: zero output, equal output, and carry output. Each output goes high on the positive $\left(\mathrm{V}_{\mathrm{SS}}\right)$ going edge of the count input under the following conditions:

Zero output goes high for one count period when all decades contain zero. During a load counter operation the zero output is inhibited.

Equal output goes high for one count period when the contents of the counter and compare register are equal. The equal output is inhibited by a load counter or load register operation, which lasts until the next interdigit blanking period
following a negative transition of Load Counter or Load Register.

The carry output goes high with the leading edge of the count input at the count of 000000 when counting up or at 999999* when counting down and goes low with the negative going edge of the same count input.

A count frequency of 1 MHz can be achieved if the equal output, zero output and carry output are not used. These outputs do not respond at this frequency due to their output delay illustrated on the timing diagram.

## Six Decade Compare Register

The register is loaded identically to the load counter paragraph described previously. The register may be loaded independently of the counter, however, the clear input will not remove the register contents. Contents of the register are not displayed by the BCD or seven segment outputs.

## BCD Seven Segment Outputs

BCD or seven segment outputs are available. Digit strobes are decoded internally by a divide by six Johnson counter. This counter scans from MSD to LSD. By bringing the SET input low, this counter will be forced to the MSD decade count. During this time the segment outputs are blanked to protect against display burn out.
BCD outputs are valid for MSD when $\overline{\text { SET }}$ is low. Applying $V_{S S}$ to SET allows normal scan to resume. Digit 6 output is active $\left(V_{\mathrm{SS}}\right)$ until the next scan clock pulse brings up digit 5 output.
The segment outputs and digit strobes are blanked during the interdigit blanking time. Leading zero blanking affects only the segment outputs. This option is disabled by bringing the LZB input high. Typically the interdigit blanking time is 5 to $25 \mu \mathrm{~S}$ when using the internal scan oscillator.
$B C D$ output data changes at the beginning of the interdigit blanking time. Therefore the BCD output data is valid when the positive transition of a digit output occurs.

## Scan Oscillator

The MIC50395 has an internal scan oscillator. The frequency of the scan oscillator is determined by an external capacitor between $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ and scan input. The wave form present on the scan oscillator input is triangular in the self oscillate mode.

An external oscillator may also be used to drive the scan input. In either case, external capacitors of 150pF each will be required from $\mathrm{V}_{\mathrm{SS}}$ to Counter BCD inputs and register $B C D$ inputs. This will allow asynchronous loading of the $B C D$ inputs.

In the internal drive mode the interdigit blanking time will be the sum of the negative dwell period of the external oscillator and the normal self oscillate blanking time. ( $5 \rightarrow 25 \mu \mathrm{~S}$ ). Display brightness can be controlled by the duty cycle of the external scan oscillator.

[^7]If external capacitors on the BCD inputs are undesirable, it will be necessary to synchronize the negative going edge of the load register and/or load counter command to coincide with the positive going edge of the scan input signal. Also the $\mathrm{V}_{\text {SS }}$ range should be limited from 10.8 to 13.2 Volts.
Typically, the scan oscillator will oscillate at the following frequencies with these nominal capacitor values from $V_{S S}$ to scan input.

| $\mathbf{C}_{\mathrm{IN}}$ | Min | Max |
| :--- | :---: | :---: |
| 820 pF | 1.4 kHz | 4.8 kHz |
| 470 pF | 2.0 kHz | 6.8 kHz |
| 120 pF | 7.0 kHz | 20 kHz |

Functional Diagram
LED DISPLAY


## Absolute Maximum Ratings

Voltage on Any Terminal Relative to $\mathrm{V}_{\text {SS }} \quad+0.3 \mathrm{~V}$ to -20 V
Operating Temperature Range (Ambient) $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature Range (Ambient) $-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$

## Maximum Operating Conditions

| Symbol | Parameter | Min | Max | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature | 0 | 70 | C |  |
| $\mathrm{V}_{\mathrm{SS}}$ | Supply voltage $\left(\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}\right)$ | 10 | 15 | V | 1 |
| $\mathrm{I}_{\mathrm{SS}}$ | Supply Current |  | 35 | mA | 2 |
| $\mathrm{~B}_{\mathrm{V}}$ | Break Down Voltage <br> (Segment only @ $10 \mu \mathrm{~A})$ |  | $\mathrm{V}_{\mathrm{SS}}-26$ | V |  |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation | 670 | mW | 3 |  |

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=+10.0 \mathrm{~V}\right.$ to $\left.+15.0,0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)$

## Static Operating Conditions

| Symbol | Parameter | Min | Max | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage, "0" | $\mathrm{V}_{\mathrm{DD}}$ | $0.2 \mathrm{~V}_{\mathrm{SS}}$ | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage, "1" | $\mathrm{V}_{\mathrm{SS}}-1$ | $\mathrm{~V}_{\mathrm{SS}}$ | V | 4 |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Voltage "0" @ 30 $\mu \mathrm{A}$ |  | $0.2 \mathrm{~V}_{\mathrm{SS}}$ | V | 5 |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output Voltage "1" @ 1.5 mA | $0.8 \mathrm{~V}_{\mathrm{SS}}$ |  | V | 5 |
| $\mathrm{I}_{\mathrm{OH}}$ | Output Current "1" <br> Digit strobes <br> Segment outputs | 3.0 <br> 10.0 |  | mA | 6 |
| $\mathrm{I}_{\text {SCAN }}$ | Scan Input Pullup Current @ 0 V |  | 5.5 | mA |  |
| $\mathrm{I}_{\text {SCAN }}$ | Scan Input Pulldown Current @ 15 V | 2 | 40 | $\mu \mathrm{~A}$ |  |
| $\mathrm{I}_{\mathrm{SET}}$ | SET Input Pullup Current @ 0V | 5 | 60 | $\mu \mathrm{~A}$ |  |

Note 1: With 150 pF capacitor to $\mathrm{V}_{\mathrm{SS}}$ from counter BCD and register BCD inputs.
Note 2: $I_{s s}$ with inputs and outputs open at $0^{\circ} \mathrm{C} .33 \mathrm{~mA}$ at $25^{\circ} \mathrm{C}$ and 28 mA at $70^{\circ} \mathrm{C}$. This does not include segment current. Total power per segment must be limited not to exceed power dissipation of package. ( $\theta_{\mathrm{JA}}=100 \mathrm{C} /$ Watt $)$
Note 3: All outputs loaded.
Note 4: MIN $V_{I H}$ from $R_{A} R_{B} R_{C} R_{D} C_{A} C_{B} C_{C} C_{D}$ inputs is $V_{S S}-2.5 \mathrm{~V}$. Those inputs have internal pulldown resistors to $V_{D D}$.
Note 5: This applied to the push pull CMOS compatible outputs. Does not include digit strobes or segment outputs.
Note 6: For $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}-2.0$ Volts. Average value over one digit cycle.
Note 7: For $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{SS}}-3.0$ Volts. Average value over one digit cycle.

Timing


## Loading Counter, Register (1 Digit)



NOTE:
The inhibit function of the zero or equal outputs does not end when the Load Counter input goes to a " 0 " unless that transition occurs during interdigit blanking period at least $2.0 \mu \mathrm{~S}$ prior to a positive transition of a digit output. This same timing restriction holds for Equal and Load Register.

## Dynamic Operating Conditions

| Symbol | Parameter | Min | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{Cl}}$ | Count Input Frequency | 0 | 1.00 | MHz | 8,9 |
| $\mathrm{f}_{\text {SI }}$ | Scan Input Frequency | 0 | 20 | kHz |  |
| $\mathrm{t}_{\text {CPW }}$ | Count Pulse Width | 400 |  | nS | 10 |
| $\mathrm{t}_{\text {SPW }}$ | Store Pulse Width | 2.0 |  | $\mu \mathrm{S}$ |  |
| $\mathrm{t}_{\text {SS }}$ | Store Setup Time | 0 |  | $\mu \mathrm{S}$ | 11 |
| $\mathrm{t}_{\mathrm{CIS}}$ | Count Inhibit Setup Time | 0 |  | $\mu \mathrm{S}$ | 11 |
| $\mathrm{t}_{\text {UDS }}$ | Up/Down Setup Time | -0.75 |  | $\mu \mathrm{S}$ | 11 |
| $\mathrm{t}_{\text {CPW }}$ | Clear Pulse Width | 2.0 |  | $\mu \mathrm{S}$ | 11 |
| $\mathrm{t}_{\text {CS }}$ | Clear Setup Time | -0.5 |  | $\mu \mathrm{S}$ | 11 |
| $\mathrm{t}_{\mathrm{OA}}$ | Zero Access Time |  | 3.0 | $\mu \mathrm{S}$ | 11 |
| $\mathrm{t}_{\mathrm{OH}}$ | Zero Hold Time |  | 1.5 | $\mu \mathrm{S}$ | 11 |
| $\mathrm{t}_{\mathrm{CA}}$ | Carry Access Time |  | 1.5 | $\mu \mathrm{S}$ | 11 |
| $\mathrm{t}_{\mathrm{CH}}$ | Carry Hold Time | 0.9 |  | $\mu \mathrm{S}$ | 12 |
| $\mathrm{t}_{\text {EA }}$ | Equal Access Time | 2.0 |  | $\mu \mathrm{S}$ | 11 |
| $\mathrm{t}_{\mathrm{EH}}$ | Equal Hold Time | 1.5 |  | $\mu \mathrm{S}$ | 11 |
| $t_{L}$ | Load Time | $1 / 6 \mathrm{f}_{\text {SI }}$ |  |  |  |

Note 8: Measured at 50\% duty cycle.
Note 9: If carry, equal, or zero outputs are used, the count frequency will be limited by their respective output times.
Note 10: The count pulse width must be greater than the carry access time when using the carry output.
Note 11: The positive edge of the count input is the $t=0$ reference.
Note 12: Measured from negative edge of count input.


## General Description

The MIC50398/9 is an ion-implanted, P-channel MOS six-decade synchronous up/down-counter/display driver with storage latches. The counter can be loaded digit-by-digit with BCD data. The counter has an asynchronous-clear function.

Scanning is controlled by the scan oscillator input which is self-oscillating or can be driven by an external signal. The contents of the counter can be transferred into the 6-digit latch which is then multiplexed from MSD to LSD in BCD or 7 -segment format to the output. These devices are intended to interface directly with the standard CMOS logic families.

## Features

- Single power supply
- Schmitt-Trigger on the count-input
- Six decades of synchronous up/down counting
- Look-ahead carry or borrow
- Loadable counter
- Multiplexed seven-segment outputs MIC50398N
- Multiplexed BCD outputs, MIC50399N
- Internal scan oscillator


## Pin Connection



Ordering Information

| Part Number | Temp. Range | Package |
| :---: | :---: | :---: |
| MIC50398CN | $0-70^{\circ} \mathrm{C}$ | 28-pin Plastic DIP |
| MIC50399CN | $0-70^{\circ} \mathrm{C}$ | 28 -pin Plastic DIP |



Segment Identification


## Operations:

## Six Decade Counter, Latch

The six decade counter is synchronously incremented or decremented on the positive edge of the count input signal. A Schmitt trigger on this input provides hysteresis for protection against both a noisy environment and double triggering due to a slow rising edge at the count input.

The count inhibit can be changed in coincidence with the positive transition of the count input. Count inhibit must remain high while the count input is high to inhibit counting.
The counter will increment when up/down input is high $\left(\mathrm{V}_{\mathrm{SS}}\right)$ and will decrement when up/down input is low. The up/down input can be changed $0.75 \mu \mathrm{~S}$ prior to the positive transition of the count input.

The clear input is asynchronous and will reset all decades to zero when brought high but does not affect the six digit latch or the scan counter.

As long as store input is low, data is continuously transferred from the counter to the display. Data in the counter will be latched and displayed when store input is high. Store can be changed in coincidence with the positive transition of the count input.
The counter is loaded digit by digit corresponding to the digit strobe outputs. BCD thumb wheel switches with four diodes per decade connected between the digit strobe outputs and the BCD inputs is one method to supply BCD data for loading the counter decades.

The load counter pulse must be at $\mathrm{V}_{S S} 2 \mu \mathrm{~S}$ prior to the positive transition of the digit strobe of the digit to be loaded. The load counter pulse may be removed after the positive transition of the digit strobe since the chip internally latches this signal. The BCD data to be loaded must be valid through the negative transition of the digit strobe.

## Inputs, Outputs

The seven segment outputs are open drain capable of sourcing 10 mA average current per segment over one digit cycle. Segments are on when at $\mathrm{V}_{\mathrm{SS}}$. The Carry, Zero, BCD and digit strobe outputs are push pull and are on when at $\mathrm{V}_{\text {SS }}$. All inputs except Counter BCD and SCAN inputs are high impedance CMOS compatible.

Two basic outputs originate from the counter: zero output, and carry output. Each output goes high on the positive $\left(\mathrm{V}_{\mathrm{SS}}\right)$ going edge of the count input under the following conditions:

Zero output goes high for one count period when all decades contain zero. During a load counter operation the zero output is inhibited. Zero output is on the MIC50399 only.

The carry output goes high with the leading edge of the count input at the count of 000000 when counting up or at 999999 when counting down and goes low with the negative going edge of the same count input. During a load counter operation the carry output is inhibited.

A count frequency of 1.5 MHz can be achieved if the zero output and carry output are not used. These outputs do not respond at this frequency due to their output delay illustrated on the timing diagram.

## BCD \& Seven Segment Outputs

BCD or seven segment outputs are available. Digit strobes are decoded internally by a divide by six Johnson counter. This counter scans from MSD to LSD. By bringing the $\overline{\text { SET }}$ input low, this counter will be forced to the MSD decade count. During this time the segment outputs are blanked to protect against display burn out.

BCD outputs are valid for MSD when $\overline{\text { SET }}$ is low. Applying $V_{S S}$ to $\overline{S E T}$ allows normal scan to resume. Digit 6 output is active $\left(\mathrm{V}_{\mathrm{SS}}\right)$ until the next scan clock pulse brings up digit 5 output.

The segment outputs and digit strobes are blanked during the interdigit blanking time. Typically the interdigit blanking time is 3 to 10 microseconds when using the internal scan oscillator.

BCD output data changes at the beginning of the interdigit blanking time. Therefore the BCD output data is valid when the positive transition of a digit output occurs. BCD outputs are on MIC50399 only.

## Scan Oscillator

The counters have an internal scan oscillator. The frequency of the scan oscillator is determined by an external capacitor between $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$ and scan input. The wave form present on the scan oscillator input is triangular in the self oscillate mode. An external oscillator may also be used to drive the scan input.

In the external drive mode the interdigit blanking time will be the sum of the negative dwell period of the external oscillator and the normal self oscillate blanking time. ( $3 \rightarrow 10 \mu \mathrm{~S}$ ). Display brightness can be controlled by the duty cycle of the external scan oscillator.

Typically, the scan oscillator will oscillate at the following frequencies with these nominal capacitor values from $V_{S S}$ to scan input.

| $\mathbf{C}_{\mathrm{IN}}$ | Min | Max |
| :---: | :---: | :---: |
| 820 pF | 1.4 kHz | 4.8 kHz |
| 470 pF | 2.0 kHz | 6.8 kHz |
| 120 pF | 7.0 kHz | 20 kHz |



## Absolute Maximum Ratings*

Voltage on Any Terminal Relative to $\mathrm{V}_{\mathrm{SS}} \quad+0.3 \mathrm{~V}$ to -20 V
Operating Temperature Range (Ambient) $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ Storage Temperature Range (Ambient) $\quad-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$
*Operating above absolute maximum ratings may damage the device.

## Maximum Operating Conditions

| Symbol | Parameter | Min | Max | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{V}_{\mathrm{SS}}$ | Supply voltage $\left(\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}\right)$ | 10 | 15 | V |  |
| $\mathrm{I}_{\mathrm{SS}}$ | Supply Current |  | 40 | mA | 1 |
| $\mathrm{~B}_{\mathrm{V}}$ | Break Down Voltage <br> (Segment only @ $10 \mu \mathrm{~A})$ |  | $\mathrm{V}_{\mathrm{SS}}-26$ | V | MIC50398 only |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation | 670 | mW | 2 |  |

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=+10.0 \mathrm{~V}\right.$ to $\left.+15.0,0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)$

## Static Operating Conditions

| Symbol | Parameter | Min | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage, "0" | $V_{\text {DD }}$ | $0.2 \mathrm{~V}_{\text {SS }}$ | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage, "1" | $\mathrm{V}_{S S}-1$ | $\mathrm{V}_{\text {SS }}$ | V | 3 |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Voltage "0" @ $30 \mu \mathrm{~A}$ |  | $0.2 \mathrm{~V}_{\text {Ss }}$ | V | 4 |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage "1" @ 1.5 mA | $0.8 \mathrm{~V}_{\text {Ss }}$ |  | V | 4 |
| $\mathrm{I}_{\mathrm{OH}}$ | Output Current " 1 " <br> Digit strobes Segment outputs | $\begin{gathered} 3.0 \\ 10.0 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 5 \\ & 6 \end{aligned}$ |
| $I_{\text {SCAN }}$ | Scan Input Pullup Current @ 0 V |  | 5.5 | mA |  |
| $\mathrm{I}_{\text {SCAN }}$ | Scan Input Pulldown Current @ 15 V | 2 | 40 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\text {SET }}$ | $\overline{\text { SET }}$ Input Pullup Current @ OV | 5 | 60 | $\mu \mathrm{A}$ |  |

Note 1: $I_{\text {ss }}$ with inputs and outputs open at $0^{\circ} \mathrm{C} .33 \mathrm{~mA}$ at $25^{\circ} \mathrm{C}$ and 28 mA at $70^{\circ} \mathrm{C}$. This does not include segment current.
Total power per segment must be limited not to exceed power dissipation of package. $\left(\theta_{\mathrm{JA}}=100^{\circ} \mathrm{C} / \mathrm{Watt}\right)$
Note 2: All outputs loaded.
Note 3: MIN $V_{I H}$ from $C_{A} C_{B} C_{C} C_{D}$ inputs is $V_{S S}-3.5 \mathrm{~V}$. Those inputs have internal pulldown resistors to $V_{D D}$.
Note 4: This applied to the push pull CMOS compatible outputs. Does not include digit strobes on segment outputs.
Note 5: For $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}-2.0$ Volts. Average value over one digit cycle.
Note 6: For $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{SS}}-3.0$ Volts. Average value over one digit cycle.

## Timing



## Loading Counter, Register (1 Digit)



Dynamic Operating Conditions

| Symbol | Parameter | Min | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{Cl}}$ | Count Input Frequency | 0 | 1.5 | MHz | 7,8 |
| $\mathrm{f}_{\mathrm{SI}}$ | Scan Input Frequency | 0 | 20 | kHz |  |
| $\mathrm{t}_{\text {CPW }}$ | Count Pulse Width | 325 |  | nS | 9 |
| $\mathrm{t}_{\text {SPW }}$ | Store Pulse Width | 2.0 |  | $\mu \mathrm{S}$ |  |
| $\mathrm{t}_{\text {SS }}$ | Store Setup Time | 0 |  | $\mu \mathrm{S}$ | 10 |
| $\mathrm{t}_{\mathrm{ClS}}$ | Count Inhibit Setup Time | 0 |  | $\mu \mathrm{S}$ | 10 |
| $\mathrm{t}_{\text {UDS }}$ | Up/Down setup Time | -0.75 |  | $\mu \mathrm{S}$ | 10 |
| $\mathrm{t}_{\text {CPW }}$ | Clear Pulse Width | 2.0 |  | $\mu \mathrm{S}$ | 10 |
| $\mathrm{t}_{\mathrm{CS}}$ | Clear Setup Time | -0.5 |  | $\mu \mathrm{S}$ | 10 |
| $\mathrm{t}_{\mathrm{OA}}$ | Zero Access Time |  | 3.0 | $\mu \mathrm{S}$ | 10 MIC50399 only |
| $\mathrm{t}_{\mathrm{OH}}$ | Zero Hold Time |  | 1.5 | $\mu \mathrm{S}$ | 10 MIC50399 only |
| $\mathrm{t}_{\mathrm{CA}}$ | Carry Access Time |  | 1.5 | $\mu \mathrm{S}$ | 10 |
| $\mathrm{t}_{\mathrm{CH}}$ | Carry Hold Time |  | 0.9 | $\mu \mathrm{S}$ | 11 |
| $\mathrm{t}_{\mathrm{L}}$ | Load Time | $1 / 6 \mathrm{f}_{\text {SI }}$ |  |  | 12 |

Note 7: Measured at $50 \%$ duty cycle.
Note 8: If carry or zero outputs are used, the count frequency will be limited by their respective output times.
Note 9: The count pulse width must be greater than the carry access time when using the carry output.
Note 10: The positive edge of the count input is the $t=0$ reference.
Note 11: Measured from negative edge of count input.
Note 12: Time to load one digit.

## MIC8010

## Liquid Crystal Display Driver

## General Description

The MIC8010 driver is designed for use with liquid crystal displays. A serial data interface is used to load an internal register, which in turn controls the segment outputs. A FIFO output allows multiple chips to be cascaded and programmed via a single, serial interface. An on-chip backplane oscillator is included.
In addition to the package options shown, the MIC8010 is available in die form; contact the factory concerning dice and custom packaging requirements

## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :--- |
| MIC8010-01BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 -pin Plastic DIP |
| MIC8010-02BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 -pin Ceramic DIP |
| MIC8010-01AL | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 40 -pin Ceramic LCC |
| MIC8010-02AL | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 40 -pin Ceramic LCC |

## Features

- Pin-for-pin compatible with Holt HI8010
- Built using Micrel's proprietary rugged high voltage CMOS process for improved reliability
- Drives 30 segments
- Compatible with dichroic, midchroic, VF or TM displays
- Internal or external backplane oscillator
- 3 V to 18 V logic supply range
- 5 V to 35 V output drive swing
- Single or split power supply operation
- Mil spec or extended temperature range part available; contact factory for details
- Cascadable serial interface
- 60 V extended output swing available; contact factory for details

Block Diagram


Note: The MIC8010 is ESD sensitive.

## Absolute Maximum Ratings (Note 1, 2)

Supply Voltage:

| $\mathrm{V}_{\mathrm{DD}}$ | -0.3 V to +18 V |
| :--- | ---: |
| $\mathrm{~V}_{\mathrm{EE}}$ | $\mathrm{V}_{\mathrm{DD}}-35 \mathrm{~V}$ to +0.3 V |
| Input Voltage (except LCD $\phi$ ) | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| LCD $\phi$ Input Voltage | $\mathrm{V}_{\mathrm{DD}}-35 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| DC Current Drain per input pin | 10 mA |

Operating Temperature Range:
MIC8010-01BN, -02BN $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ MIC8010-01AL, -02AL $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Power Dissipation

DC Electrical Characteristics (Notes 3 and 4) $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| Parameter | Symbol | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage | $\mathrm{V}_{\mathrm{DD}}$ |  | 3 |  | 18 | V |
| Supply Current | $\mathrm{I}_{\mathrm{DD}}$ | no load |  |  | 200 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\mathrm{EE}}$ | no load, $\mathrm{f}_{\mathrm{BP}}=100 \mathrm{~Hz}$ |  |  | 150 | $\mu \mathrm{A}$ |
| Input Low Voltage (excluding LCD $\phi$ ) | VIL |  | 0 |  | 1.3 | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}$ to 16 V |  |  | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Input High Voltage (excluding LCD $\phi$ ) | $\mathrm{V}_{\mathrm{IH}}$ |  | 2 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}$ to 16 V | $0.5 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V |
| Input Low Voltage (LCD $\phi$ ) | $\mathrm{V}_{\text {ILX }}$ |  | $\mathrm{V}_{\mathrm{EE}}$ |  | 2 | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}$ to 16 V |  |  | $0.1 \mathrm{~V}_{D D}$ | V |
| Input High Voltage (LCD $\phi$ ) | $\mathrm{V}_{\mathrm{IHX}}$ |  | 2.5 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}$ to 16 V | $0.9 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V |
| Input Current | $\mathrm{I}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{DD}}=0$ to 5 V |  |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{1}$ | Note 5 |  |  | 5 | pF |
| Segment Output Impedance | $\mathrm{R}_{\text {SEG }}$ | $\mathrm{I}_{\mathrm{L}}=10 \mu \mathrm{~A}$ |  |  | 10 | k $\Omega$ |
| Backplane Output Impedance | $\mathrm{R}_{\mathrm{BP}}$ | $\mathrm{I}_{\mathrm{L}}=10 \mu \mathrm{~A}$ |  |  | 450 | $\Omega$ |
| Data Out Current | $\mathrm{I}_{\mathrm{DOT}}$ | Source Current, $\mathrm{V}_{\mathrm{OH}}=4.5 \mathrm{~V}$ |  |  | 0.6 | mA |
|  | $\mathrm{I}_{\text {DOL }}$ | Sink Current, $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | -0.6 |  |  | mA |

AC Electrical Characteristics (Note 3) $\mathrm{V}_{\mathrm{EE}}=-25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, no load, unless otherwise specified.

| Parameter | Symbol | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Period | ${ }^{\text {t }}$ L | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 1000 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 500 |  |  | nS |
| Clock Pulse Width | ${ }^{\text {c }}$ W | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 450 |  |  | nS |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 220 |  |  | nS |
| Data-In Setup | ${ }_{t}{ }_{\text {S }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 300 |  |  | nS |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 150 |  |  | nS |
| Data-In Hold | $\mathrm{t}_{\mathrm{DH}}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 10 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 10 |  |  | nS |
| Chip Select Setup to Clock | $\mathrm{t}_{\mathrm{CSS}}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 200 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 100 |  |  | ns |
| Chip Select Hold to Clock | $\mathrm{t}_{\mathrm{CSH}}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 450 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 220 |  |  | nS |
| Load Setup to Clock | $t_{\text {LS }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 280 |  |  | nS |


| Parameter | Symbol | Conditions | Min | Typical | Max | Units |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Chip Select Setup to Load | $\mathrm{t}_{\mathrm{CSL}}$ |  | 0 |  |  | nS |
| Load Pulse Width | $\mathrm{t}_{\mathrm{LW}}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10$ | 300 |  |  | nS |
| Chip Select Hold to Load | $\mathrm{t}_{\mathrm{LCS}}$ |  | 0 |  |  | nS |
| Data Out Valid from Clock | $\mathrm{t}_{\mathrm{CDO}}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  | 600 | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  |  | 300 | nS |

Note 1 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2 All voltages are referred to $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$.
Note 3 Minimum and Maximum values are 100\% tested. Typical values represent the most likely parametric norm.
Note $4 \quad V_{D D}-32 \mathrm{~V}<\mathrm{V}_{E E}-5 \mathrm{~V}$ is required for proper device operation.
Note 5 Guaranteed by design.

## Timing Diagram



## Applications Information

The MIC8010 utilizes a serial data interface as a means of programming the LCD segment outputs. The interface protocol is compatible with software written for the Holt HI-8010.
An internal shift register is used to load segment data, and a latch is used to transfer this data to the segment drivers. The shift register can be loaded when chip select is held low $\left(\mathrm{V}_{\text {SS }}\right)$. DATA INPUT is shifted in on the falling edges of CLOCK, and the contents of the shift register exit at SERIAL DATA OUTPUT on the rising edges of CLOCK. A high level $\left(V_{D D}\right)$ at LOAD enables the transfer of data from the shift register to the latch. The latch is transparent while LOAD is held high.
If data is shifted into the internal register but not immediately loaded into the latch, $\overline{\text { CLOCK }}$ should remain low. The driver may then be deselected without disturbing the contents of the shift register. If $\overline{\mathrm{CLOCK}}$ is held high while $\overline{\mathrm{CHIP} \text { SELECT }}$ is toggled, an extra clock pulse will be generated in the chip, thereby shifting the data.
A data "1" causes the associated segment output to operate $180^{\circ}$ out of phase with the backplane output, thus turning the segment on (the segment becomes opaque). If a " 0 " is loaded, the associated segment will remain off (clear).
Several chips can be cascaded by simply connecting SERIAL DATA OUTPUT from one chip to DATA INPUT of the next. LOAD, $\overline{\text { CLOCK, }}$, and CHIP SELECT are each paralleled to allow simultaneous control of all drivers with only 3 lines plus one data line.

## Power Supplies

The MIC8010 can operate from a single supply of $\mathrm{V}_{\mathrm{DD}}=4$ to 18 V , with $\mathrm{V}_{\mathrm{EE}}$ and $\mathrm{V}_{\mathrm{SS}}$ at ground, or from two supplies with $V_{D D}$ for logic voltage and $V_{E E}$ for segment/backplane voltage. $\mathrm{V}_{\mathrm{EE}}$ is then negative with respect to $\mathrm{V}_{\mathrm{SS}}$, and the potential across $V_{D D}$ and $V_{E E}$ must be limited to 35 V . If 5 V logic levels are used to program the display driver, then $\mathrm{V}_{\mathrm{DD}}$ should be 5 V . The segment and backplane drivers obtain maximum available output swing by switching from $\mathrm{V}_{\mathrm{EE}}$ to $\mathrm{V}_{\mathrm{DD}}$. For higher output voltage swing see the MIC8030 series devices.

## Internal Oscillator

The on-chip oscillator (Figure 1) is available in two configurations. Devices with the "-01" suffix feature a 1-pin oscillator (LCD $\phi$ and LCD $\phi$ Option tied together). An external resistor and capacitor set the operating frequency (see Figure 2), and the backplane frequency is $\mathrm{f}_{\mathrm{OSC}} \div 256$. With $\mathrm{R}_{\mathrm{OSC}}=150 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{OSC}}=470 \mathrm{pF}, \mathrm{f}_{\mathrm{OSC}}=25.6 \mathrm{kHz}$ and $\mathrm{f}_{\mathrm{BP}}$ $=100 \mathrm{~Hz}$.
Devices with a "-02" suffix bring out only LCD $\phi$, leaving LCD $\phi$ Option disconnected. In this case LCD $\phi$ is driven with an external clock; in a typically application several MIC801002 drivers would be slaved to a master MIC8010-01 to drive a large display with a common backplane. Figure 2 shows this mode of operation. The input clock signal resets the divider shown in Figure 1 on each cycle so that the backplane operates at the external clock frequency.
The oscillator may be disabled entirely, which allows the segment and backplane outputs to operate in a static, dc manner. The feature is used in driving displays other than LCD displays, such as VF or LED. LCD $\phi$ is connected to $V_{D D}$ for this mode.


Figure 1. Internal Oscillator Circuit


Figure 2. Cascading with Internal Clock Oscillator - 01 Configuration


Figure 3. Cascading with External Clocking Source - 02 Configuration

## Pin Assignments

|  | Device Suffix |  |
| :--- | :---: | :---: |
| Function | $\mathbf{- 0 1}$ | $\mathbf{- 0 2}$ |
| VSS (Ground) | 1 | 1 |
| Chip Select | 2 | 2 |
| Clock | 3 | 3 |
| Load | 4 | 4 |
| Data Input | 5 | 5 |
| LCD | 6 | 6 |
| LCD $\phi$ Option | 6 | NC |
| VDD | 7 | 7 |
| Segment 1 | 8 | 8 |
| Segment 2 | 9 | 9 |
| Segment 3 | 10 | 10 |
| Segment 4 | 11 | 11 |
| Segment 5 | 12 | 12 |
| Segment 6 | 13 | 13 |
| Segment 7 | 14 | 14 |
| Segment 8 | 15 | 15 |
| Segment 9 | 16 | 16 |
| Segment 10 | 17 | 17 |
| Segment 11 | 18 | 18 |
| Segment 12 | 19 | 19 |
| Segment 13 | 20 | 20 |


|  | Device Suffix |  |
| :--- | :---: | :---: |
| Function | $-\mathbf{0 1}$ | $\mathbf{- 0 2}$ |
| Segment 14 | 21 | 21 |
| VEE $_{\text {EE }}$ | 22 | 22 |
| Segment 15 | 23 | 23 |
| Segment 16 | 24 | 24 |
| Segment 17 | 25 | 25 |
| Segment 18 | 26 | 26 |
| Segment 19 | 27 | 27 |
| Backplane | 28 | 28 |
| Data Output | 29 | 29 |
| Segment 20 | 30 | 30 |
| Segment 21 | 31 | 31 |
| Segment 22 | 32 | 32 |
| Segment 23 | 33 | 33 |
| Segment 24 | 34 | 34 |
| Segment 25 | 35 | 35 |
| Segment 26 | 36 | 36 |
| Segment 27 | 37 | 37 |
| Segment 28 | 38 | 38 |
| Segment 29 | 39 | 39 |
| Segment 30 | 40 | 40 |
|  |  |  |

## Connection Diagrams



40-Pin Plastic DIP



40-Pin Ceramic Chip Carrier

## Liquid Crystal Display Driver

## General Description

The MIC8011 driver is designed for use with liquid crystal displays. A serial data interface is used to load an internal register, which in turn controls the segment outputs. A FIFO output allows multiple chips to be cascaded and programmed via a single, serial interface. An on-chip backplane oscillator is included.
In addition to the package options shown, the MIC8011 is available in die form; contact the factory concerning dice and custom packaging requirements

## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :--- | :--- |
| MIC8011-01BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 -pin Plastic DIP |
| MIC8011-02BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 -pin Ceramic DIP |
| MIC8011-03BQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 52 -pin QFP |

## Features

- Cascadable serial interface
- Built using Micrel's proprietary rugged high voltage CMOS process for improved reliability
- Drives 38 segments
- Compatible with dichroic, midchroic, VF or TM displays
- Internal or external backplane oscillator
- 3 V to 18 V logic supply range
- 5 V to 35 V output drive swing
- Single or split power supply operation
- Mil spec or extended temperature range part available; contact factory for details
- 60 V extended output swing available; contact factory for details

Block Diagram


## Absolute Maximum Ratings (Note 1, 2)

Supply Voltage:

| $V_{D D}$ | -0.3 V to +18 V |
| :--- | ---: |
| $\mathrm{~V}_{\mathrm{EE}}$ | $\mathrm{V}_{\mathrm{DD}}-35 \mathrm{~V}$ to +0.3 V |
| Input Voltage (except LCD $\phi$ ) | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| LCDInput Voltage <br> DC Current Drain per input pin | $\mathrm{V}_{\mathrm{DD}}-35 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
|  | 10 mA |

Operating Temperature Range:
MIC8011-01BN, -02BN $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ MIC8011-01AL, -02AL $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Power Dissipation

DC Electrical Characteristics (Notes 3 and 4) $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| Parameter | Symbol | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage | $V_{D D}$ |  | 3 |  | 18 | V |
| Supply Current | $\mathrm{I}_{\mathrm{DD}}$ | no load |  |  | 200 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\text {EE }}$ | no load, $f_{\text {BP }}=100 \mathrm{~Hz}$ |  |  | 150 | $\mu \mathrm{A}$ |
| Input Low Voltage (excluding LCD $\phi$ ) | $\mathrm{V}_{\text {IL }}$ |  | 0 |  | 1.3 | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}$ to 16 V |  |  | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Input High Voltage (excluding LCD $\phi$ ) | $\mathrm{V}_{\mathrm{IH}}$ |  | 2 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}$ to 16 V | $0.5 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V |
| Input Low Voltage (LCD $\phi$ ) | $\mathrm{V}_{\text {ILX }}$ |  | $\mathrm{V}_{\mathrm{EE}}$ |  | 2 | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}$ to 16 V |  |  | $0.1 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Input High Voltage (LCD $\phi$ ) | $\mathrm{V}_{\mathrm{IHX}}$ |  | 2.5 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}$ to 16 V | $0.9 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V |
| Input Current | $\mathrm{I}_{\text {IN }}$ | $\mathrm{V}_{\mathrm{DD}}=0$ to 5V |  |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{1}$ | Note 5 |  |  | 5 | pF |
| Segment Output Impedance | $\mathrm{R}_{\text {SEG }}$ | $\mathrm{I}_{\mathrm{L}}=10 \mu \mathrm{~A}$ |  |  | 10 | k $\Omega$ |
| Backplane Output Impedance | $\mathrm{R}_{\mathrm{BP}}$ | $\mathrm{I}_{\mathrm{L}}=10 \mu \mathrm{~A}$ |  |  | 450 | $\Omega$ |
| Data Out Current | $\mathrm{I}_{\text {DOT }}$ | Source Current, $\mathrm{V}_{\mathrm{OH}}=4.5 \mathrm{~V}$ |  |  | 0.6 | mA |
|  | $\mathrm{I}_{\text {DOL }}$ | Sink Current, $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | -0.6 |  |  | mA |

AC Electrical Characteristics (Note 3) Test circuit. $\mathrm{V}_{\mathrm{EE}}=-25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| Parameter | Symbol | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Period | ${ }^{\text {t }} \mathrm{CL}$ | $V_{D D}=5 \mathrm{~V}$ | 1000 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 500 |  |  | nS |
| Clock Pulse Width | ${ }_{\text {t }}$ W | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 450 |  |  | nS |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 220 |  |  | nS |
| Data-In Setup | $t_{\text {DS }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 300 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 150 |  |  | nS |
| Data-In Hold | $\mathrm{t}_{\mathrm{DH}}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 10 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 10 |  |  | nS |
| Chip Select Setup to Clock | $\mathrm{t}_{\text {cSS }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 200 |  |  | nS |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 100 |  |  | nS |
| Chip Select Hold to Clock | ${ }^{\text {t }}$ CSH | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 450 |  |  | nS |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 220 |  |  | nS |
| Load Setup to Clock | $\mathrm{t}_{\text {LS }}$ | $V_{D D}=5 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 280 |  |  | nS |


| Parameter | Symbol | Conditions | Min | Typical | Max | Units |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Chip Select Setup to Load | $\mathrm{t}_{\mathrm{CSL}}$ |  | 0 |  |  | nS |
| Load Pulse Width | $\mathrm{t}_{\mathrm{LW}}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10$ | 300 |  |  | nS |
| Chip Select Hold to Load | $\mathrm{t}_{\mathrm{LCS}}$ |  | 0 |  |  | nS |
| Data Out Valid from Clock | $\mathrm{t}_{\mathrm{CDO}}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  | 600 | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  |  | 300 | nS |

Note 1 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2 All voltages are referred to $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$.
Note 3 Minimum and Maximum values are 100\% tested. Typical values represent the most likely parametric norm.
Note $4 \quad \mathrm{~V}_{\mathrm{DD}}-32 \mathrm{~V}<\mathrm{V}_{\mathrm{EE}}-5 \mathrm{~V}$ is required for proper device operation.
Note 5 Guaranteed by design.

## Timing Diagram



## Applications Information

The MIC8011 utilizes a serial data interface as a means of programming the LCD segment outputs. The interface protocol is compatible with software written for the Holt HI-8010.
An internal shift register is used to load segment data, and a latch is used to transfer this data to the segment drivers. The shift register can be loaded when chip select is held low $\left(\mathrm{V}_{\text {SS }}\right)$. DATA INPUT is shifted in on the falling edges of CLOCK, and the contents of the shift register exit at SERIAL DATA OUTPUT on the rising edges of CLOCK. A high level $\left(V_{D D}\right)$ at LOAD enables the transfer of data from the shift register to the latch. The latch is transparent while LOAD is held high.
If data is shifted into the internal register but not immediately loaded into the latch, $\overline{\text { CLOCK }}$ should remain low. The driver may then be deselected without disturbing the contents of the shift register. If $\overline{C L O C K}$ is held high while $\overline{\text { CHIP SELECT }}$ is toggled, an extra clock pulse will be generated in the chip, thereby shifting the data.
A data "1" causes the associated segment output to operate $180^{\circ}$ out of phase with the backplane output, thus turning the segment on (the segment becomes opaque). If a " 0 " is loaded, the associated segment will remain off (clear).
Several chips can be cascaded by simply connecting SERIAL DATA OUTPUT from one chip to DATA INPUT of the next. LOAD, $\overline{\text { CLOCK }}$, and $\overline{\text { CHIP SELECT }}$ are each paralleled to allow simultaneous control of all drivers with only 3 lines plus one data line.

## Power Supplies

The MIC8011 can operate from a single supply of $\mathrm{V}_{\mathrm{DD}}=4$ to 18 V , with $\mathrm{V}_{\mathrm{EE}}$ and $\mathrm{V}_{\mathrm{SS}}$ at ground, or from two supplies with $V_{D D}$ for logic voltage and $V_{E E}$ for segment/backplane voltage. $V_{E E}$ is then negative with respect to $V_{S S}$, and the potential across $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\text {EE }}$ must be limited to 35 V . If 5 V logic levels are used to program the display driver, then $\mathrm{V}_{\mathrm{DD}}$ should be 5 V . The segment and backplane drivers obtain maximum available output swing by switching from $\mathrm{V}_{\mathrm{EE}}$ to $\mathrm{V}_{\mathrm{DD}}$. For higher output voltage swing see the MIC8030 series devices.

## Internal Oscillator

The on-chip oscillator (Figure 1) is available in two configurations. Devices with the "-01" suffix feature a 1-pin oscillator (LCD $\phi$ and LCD $\phi$ Option tied together). An external resistor and capacitor set the operating frequency (see Figure 2), and the backplane frequency is $f_{O S C} \div 256$. With $\mathrm{R}_{\mathrm{OSC}}=150 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{OSC}}=470 \mathrm{pF}, \mathrm{f}_{\mathrm{OSC}}=25.6 \mathrm{kHz}$ and $\mathrm{f}_{\mathrm{BP}}$ $=100 \mathrm{~Hz}$.
Devices with a "-02" suffix bring out only LCD $\phi$, leaving LCD $\phi$ Option disconnected. In this case LCD $\phi$ is driven with an external clock; in a typically application several MIC801102 drivers would be slaved to a master MIC8011-01 to drive a large display with a common backplane. Figure 2 shows this mode of operation. The input clock signal resets the divider shown in Figure 1 on each cycle so that the backplane operates at the external clock frequency.
Devices with the "-03" suffix have both the LCD $\phi$ and LCD $\phi$ Option available externally, allowing operation in either of the previous two configurations
The oscillator may be disabled entirely, which allows the segment and backplane outputs to operate in a static, dc manner. The feature is used in driving displays other than LCD displays, such as VF or LED. LCD $\phi$ is connected to $V_{D D}$ for this mode.


Figure 1. Internal Oscillator Circuit


Figure 2. Cascading with External Clocking Source - Option -02


Figure 3. Cascading with Internal Clock Oscillator - Option -01

## Pin Assignments

|  | Device Suffix |  |  |
| :--- | :---: | :---: | :---: |
| Function | $-\mathbf{0 1}$ | $\mathbf{- 0 2}$ | $\mathbf{- 0 3}$ |
| VSS | 3 | 3 | 50 |
| Chip Select | 4 | 4 | 51 |
| Clock | 5 | 5 | 52 |
| Load | 6 | 6 | 1 |
| Data Input | 7 | 7 | 2 |
| LCD申 | 8 | 8 | 3 |
| LCD Option | 8 | NC | 4 |
| VDD | 9 | 9 | 5 |
| Segment 37 | 10 | 10 | 6 |
| Segment 38 | 11 | 11 | 7 |
| Segment 1 | 12 | 12 | 8 |
| Segment 2 | 13 | 13 | 9 |
| Segment 3 | 14 | 14 | 10 |
| Segment 4 | 15 | 15 | 11 |
| Segment 5 | 16 | 16 | 12 |
| Segment 6 | 17 | 17 | 13 |
| Segment 7 | 18 | 18 | 14 |
| Segment 8 | 19 | 19 | 15 |
| Segment 9 | 20 | 20 | 16 |
| Segment 10 | 21 | 21 | 17 |
| Segment 11 | 22 | 22 | 18 |
| Segment 12 | 23 | 23 | 19 |
| Segment 13 | 24 | 24 | 20 |
| Segment 14 | 25 | 25 | 21 |
| V EE | 26 | 26 | 22 |


|  | Device Suffix |  |  |
| :--- | :---: | :---: | :---: |
| Function | $-\mathbf{0 1}$ | $-\mathbf{0 2}$ | $-\mathbf{0 3}$ |
| Segment 15 | 27 | 27 | 23 |
| Segment 16 | 28 | 28 | 24 |
| Segment 17 | 29 | 29 | 25 |
| Segment 18 | 30 | 30 | 26 |
| Segment 19 | 31 | 31 | 27 |
| Backplane | 32 | 32 | 28 |
| Data Output | 33 | 33 | 29 |
| Segment 20 | 34 | 34 | 30 |
| Segment 21 | 35 | 35 | 31 |
| Segment 22 | 36 | 36 | 32 |
| Segment 23 | 37 | 37 | 33 |
| Segment 24 | 38 | 38 | 34 |
| Segment 25 | 39 | 39 | 35 |
| Segment 26 | 40 | 40 | 36 |
| Segment 27 | 41 | 41 | 37 |
| Segment 28 | 42 | 42 | 38 |
| Segment 29 | 43 | 43 | 39 |
| Segment 30 | 44 | 44 | 40 |
| Segment 31 | 45 | 45 | 41 |
| Segment 32 | 46 | 46 | 42 |
| Segment 33 | 47 | 47 | 43 |
| Segment 34 | 48 | 48 | 44 |
| Segment 35 | 1 | 1 | 45 |
| Segment 36 | 2 | 2 | 46 |
|  |  |  |  |

## Connection Diagrams




52-Pin QFP -03

## Liquid Crystal Display Driver

## General Description

The MIC8012 driver is designed for use with liquid crystal displays. A serial data interface is used to load an internal register, which in turn controls the segment outputs. An onchip backplane oscillator is included.
A switching regulator is included on-chip to provide a negative supply where only a single, positive supply is available to power the chip.
In addition to the package options shown, the MIC8012 is available in die form; contact factory concerning dice and custom packaging requirements.

## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :--- |
| MIC8012-01BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 -pin Plastic DIP |

## Features

- Serial interface
- Drives 30 segments
- Built using Micrel's proprietary rugged high voltage CMOS process for improved reliability
- Compatible with dichroic, midchroic, or TM displays
- Internal backplane oscillator
- 3 V to 18 V logic supply range
- 5 V to 35 V output drive swing
- On-chip switching regulator for negative supply voltage
- Mil spec (883C) or extended temperature range part available; contact factory for details
- 60 V extended output swing available; contact factory for details.


## Block Diagram



Note: The MIC8012 is ESD sensitive.

Absolute Maximum Ratings (Note 1, 2)

Supply Voltage

| $V_{D D}$ | -0.3 V to +18 V |
| :---: | :---: |
| $V_{\text {EE }}$ | $\mathrm{V}_{\mathrm{DD}}-35 \mathrm{~V}$ to +0.3 V |
| Input Voltage (except LCD $\phi$ ) | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| LCD $\phi$ Input Voltage | $\mathrm{V}_{\mathrm{DD}}-35 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| DC Current Drain per |  |

Operating Temperature Range:
MIC8012-01BN
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range Power Dissipation
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ 250 mW

DC Electrical Characteristics (Notes 3 and 4) $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{E E}=-25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| Parameter | Symbol | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage | $V_{D D}$ |  | 3 |  | 18 | V |
| Supply Current | $\mathrm{I}_{\mathrm{DD}}$ | no load |  |  | 200 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\text {EE }}$ | no load, $f_{B P}=100 \mathrm{~Hz}$ |  |  | 150 | $\mu \mathrm{A}$ |
| Input Low Voltage <br> (excluding LCD $\phi$ ) | $\mathrm{V}_{\text {IL }}$ |  | 0 |  | 1.3 | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}$ to 16 V |  |  | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Input High Voltage (excluding LCD $\phi$ ) | $\mathrm{V}_{\mathrm{IH}}$ |  | 2 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}$ to 16 V | $0.5 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V |
| Input Low Voltage (LCD $\phi$ ) | $\mathrm{V}_{\text {ILX }}$ |  | $\mathrm{V}_{\mathrm{EE}}$ |  | 2 | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}$ to 16 V |  |  | $0.1 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Input High Voltage (LCD $\phi$ ) | $\mathrm{V}_{\mathrm{IHX}}$ |  | 2.5 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}$ to 16 V | $0.9 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V |
| Input Current | $\mathrm{I}_{\text {IN }}$ | $\mathrm{V}_{\mathrm{DD}}=0$ to 5 V |  |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{1}$ | Note 5 |  |  | 5 | pF |
| Segment Output Impedance | $\mathrm{R}_{\text {SEG }}$ | $L_{L}=10 \mu \mathrm{~A}$ |  |  | 10 | $\mathrm{k} \Omega$ |
| Backplane Output Impedance | $\mathrm{R}_{\mathrm{BP}}$ | $\mathrm{L}_{\mathrm{L}}=10 \mu \mathrm{~A}$ |  |  | 450 | $\Omega$ |

AC Electrical Characteristics (Note 3) $\mathrm{V}_{\mathrm{EE}}=-25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, no load,
unless otherwise specified.

| Parameter | Symbol | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Period | ${ }^{\text {cL }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 1000 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 500 |  |  | nS |
| Clock Pulse Width | ${ }^{\text {c }}$ W | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 450 |  |  | nS |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 220 |  |  | nS |
| Data-In Setup | $t_{\text {DS }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 300 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 150 |  |  | nS |
| Data-In Hold | $\mathrm{t}_{\mathrm{DH}}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 10 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 10 |  |  | nS |
| Chip Select Setup to Clock | $\mathrm{t}_{\mathrm{CSS}}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 200 |  |  | nS |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 100 |  |  | nS |
| Chip Select Hold to Clock | ${ }^{\text {cSSH}}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 450 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 220 |  |  | nS |
| Load Setup to Clock | $\mathrm{t}_{\text {LS }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 280 |  |  | nS |


| Parameter | Symbol | Conditions | Min | Typical | Max | Units |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Chip Select Setup to Load | $\mathrm{t}_{\mathrm{CSL}}$ |  | 0 |  |  | nS |
| Load Pulse Width | $\mathrm{t}_{\mathrm{LW}}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10$ | 300 |  |  | nS |
| Chip Select Hold to Load | $\mathrm{t}_{\mathrm{LCS}}$ |  | 0 |  |  | nS |
| Data Out Valid from Clock | $\mathrm{t}_{\mathrm{CDO}}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  | 600 | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  |  | 300 | nS |

Note 1 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical Characteristics do not apply when operating the device beyond its specified Operating Ratings.
Note 2 All voltages are referred to $\mathrm{V}_{S S}=0 \mathrm{~V}$.
Note 3 Minimum and Maximum values are 100\% tested. Typical values represent the most likely parametric norm.
Note $4 \quad V_{D D}-32 \mathrm{~V}<\mathrm{V}_{E E}-5 \mathrm{~V}$ is required for proper device operation.
Note 5 Guaranteed by design.

## Timing Diagram



## Applications Information

## Power Supplies

The MIC8012 includes a p-channel switch that serves as an inverting buck-boost switching supply to develop $\mathrm{V}_{\mathrm{EE}}$ (negative supply voltage) where only a positive supply is available (see Figure 1). Although the duty cycle of the p-channel gate drive is approximately $50 \%$, the inductor current is operated in a discontinous mode to obtain an output $\left(\mathrm{V}_{\mathrm{EE}}\right)$ that is greater in magnitude than the input supply ( $\mathrm{V}_{\mathrm{DD}}$ ). Regulation is provided by a zener diode. The switching frequency is $1 / 2$ that of the internal backplane oscillator.

## Programming

The MIC8012 utilizes an internal shift register as the means of loading segment data, and a latch is used to transfer this data to the segment drivers. The shift register can be loaded when CHIP SELECT is held low $\left(\mathrm{V}_{\text {SS }}\right)$. DATA INPUT is shifted in on the falling edges of CLOCK. A high level $\left(V_{D D}\right)$ at LOAD enables the transfer of data from the shift register to the latch. The latch is transparent while LOAD is held high.

A data " 1 " cause the associated segment output to operate $180^{\circ}$ out of phase with the backplane output, thus turning the segment on (the segment becomes opaque). If a " 0 " is loaded, the associated segment will remain off (clear).

## Oscillator

The on-chip oscillator (Figure 3) is made available by internally bonding LCD $\phi$ and LCD $\phi$ Option together. An external resistor and capacitor set the operating frequency (see Figure 3), and the backplane frequency is $\mathrm{f}_{\mathrm{OSC}} \div 256$. With $R_{O S C}=150 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{OSC}}=470 \mathrm{pF}, \mathrm{f}_{\mathrm{OSC}}=25.6 \mathrm{kHz}$ and $f_{B P}=100 \mathrm{~Hz}$.
A number of MIC8010-02 and/or MIC8011-02 drivers may be slaved to the MIC8012-01 oscillator by connecting their LCD $\phi$ inputs to the MIC8012-01 backplane output (see Figure 2). In this configuration the "slaved" backplane outputs are tied in parallel and operate at the frequency of LCD $\phi$. In this application the MIC8012 can generate the negative $\mathrm{V}_{\mathrm{EE}}$ supply for all of the display drivers.


Figure 1. Switching Supply Connection


Figure 2. Cascading with MIC8010/12


Figure 3. Internal Oscillator Circuit

Pin Assignments

|  | Device Suffix |
| :--- | :---: |
| Function | $\mathbf{- 0 1}$ |
| VSS (Ground) | 1 |
| Chip Select | 2 |
| Clock | 3 |
| Load | 4 |
| Data Input | 5 |
| LCD $\phi$ | 6 |
| LCD Option | 6 |
| VDD | 7 |
| Segment 1 | 8 |
| Segment 2 | 9 |
| Segment 3 | 10 |
| Segment 4 | 11 |
| Segment 5 | 12 |
| Segment 6 | 13 |
| Segment 7 | 14 |
| Segment 8 | 15 |
| Segment 9 | 16 |
| Segment 10 | 17 |
| Segment 11 | 17 |
| Segment 12 | 18 |
| Segment 13 | 19 |


|  | Device Suffix |
| :--- | :---: |
| Function | $-\mathbf{0 1}$ |
| Segment 14 | 21 |
| $V_{\text {EE }}$ | 22 |
| Segment 15 | 23 |
| Segment 16 | 24 |
| Segment 17 | 25 |
| Segment 18 | 26 |
| Segment 19 | 27 |
| Backplane | 27 |
| Degment 20 | 28 |
| Segment 21 | 29 |
| Segment 22 | 30 |
| Segment 23 | 31 |
| Segment 24 | 32 |
| Segment 25 | 33 |
| Segment 26 | 34 |
| Segment 27 | 35 |
| Segment 28 | 36 |
| Segment 29 | 37 |
| Segment 30 | 38 |
| NC | 39 |

## Connection Diagram



40-Pin Plastic DIP

## General Description

The MIC8013 driver is designed for use with liquid crystal displays. A serial data interface is used to load an internal register, which in turn controls the segment outputs. A FIFO output allows multiple chips to be cascaded and programmed via a single, serial interface. An on-chip backplane oscillator is included.
In addition to the package options shown, the MIC8013 is available in die form; contact the factory concerning dice and custom packaging requirements

## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :--- |
| MIC8013-01BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 -pin Plastic DIP |
| MIC8013-02BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 -pin Plastic DIP |
| MIC8013-01AL | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 40 -pin Ceramic LCC |
| MIC8013-02AL | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 40 -pin Ceramic LCC |

## Features

- Logic compatible with AMI/Gould S4520
- Drives 30 segments
- Built using Micrel's proprietary rugged high voltage CMOS process for improved reliability
- Compatible with dichroic, midchroic, VF or TM displays
- Internal or external backplane oscillator
- 3 V to 18 V logic supply range
- 5 V to 35 V output drive swing
- Single or split power supply operation
- Mil spec or extended temperature range part available; contact factory for details
- Cascadable serial interface
- 60 V extended output swing available; contact factory for details

Block Diagram


Note: The MIC8013 is ESD sensitive.

Absolute Maximum Ratings (Note 1, 2)

| $V_{D D}$ | -0.3 V to +17 V | Operating Temperature Range: |  |
| :--- | ---: | :---: | ---: |
| $\mathrm{V}_{\mathrm{BB}}$ | $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}-32 \mathrm{~V}$ | MIC8013-01BN, -02 BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Input Voltage (except LCD $\phi$ ) | $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ | MIC8013-01AL, -02 AL | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| LCD $\phi$ Input Voltage | $\mathrm{V}_{\mathrm{BB}}-35 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ | Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| DC Current Drain per input pin | 10 mA | Power Dissipation | 250 mW |

DC Electrical Characteristics (Notes 3 and 4 )
$3 V \leq V_{D D} \leq 16 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=-25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$, unless otherwise specified.

| Parameter | Symbol | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Supply Voltage | $V_{\text {DD }}$ |  | 3 |  | 16 | V |
| Display Supply Voltage | $V_{B B}$ | $\mathrm{V}_{\mathrm{BB}} \leq \mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}-32$ |  | $\mathrm{V}_{\mathrm{D}}{ }^{-5}$ | V |
| Supply Current (external oscillator) | $I_{\text {DD }}$ | no load, CMOS input levels |  |  | 200 | $\mu \mathrm{A}$ |
| Supply Current |  | $\mathrm{V}_{\mathrm{DD}} \leq 5 \mathrm{~V}$ |  |  | 200 | $\mu \mathrm{A}$ |
| (internal oscillator) |  | no load, $\mathrm{V}_{\mathrm{DD}}=16 \mathrm{~V}, \mathrm{CMOS}$ input levels |  |  | 750 | $\mu \mathrm{A}$ |
| Display Driver Current | $\mathrm{I}_{\mathrm{BB}}$ | $\mathrm{f}_{\mathrm{BP}}=100 \mathrm{~Hz}$, no load |  |  | -200 | $\mu \mathrm{A}$ |
| Input Low Voltage (excluding LCD $\phi$ ) | $\mathrm{V}_{\text {IL }}$ |  | $\mathrm{V}_{\mathrm{SS}}$ |  | $0.2 \mathrm{~V}_{\text {DD }}$ | V |
| Input High Voltage (excluding LCD $\phi$ ) | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{DD}} \geq 5 \mathrm{~V}$ | $0.5 \mathrm{~V}_{\text {DD }}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Input Low Voltage (LCD $\phi$ ) | $\mathrm{V}_{\text {ILX }}$ | externally driven | $\mathrm{V}_{\mathrm{BB}}$ |  | $0.1 \mathrm{~V}_{\text {DD }}$ | V |
| Input High Voltage (LCD $\phi$ ) | $\mathrm{V}_{\mathrm{IHX}}$ | externally driven | $0.9 \mathrm{~V}_{\text {DD }}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Input Leakage Current | $\mathrm{I}_{\mathrm{L}}$ | $\mathrm{V}_{\mathrm{DD}}=0$ to 5 V |  |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{1}$ |  |  |  | 5 | pF |
| DC Bias (Average) Any Segment Output to Backplane | $\mathrm{V}_{\text {OAVG }}$ | Note 7 |  |  | $\pm 25$ | mV |
| Segment Output | $\mathrm{C}_{\text {LSEG }}$ | Note 8 |  |  | 1000 | pF |
| Backplane Output | $\mathrm{C}_{\text {LBP }}$ |  |  |  | 40,000 | pF |
| Segment Output Impedance | $\mathrm{R}_{\text {SEG }}$ | $\mathrm{I}_{\mathrm{L}}=10 \mu \mathrm{~A}$ |  |  | 10 | $\mathrm{k} \Omega$ |
| Backplane Output Impedance | $\mathrm{R}_{\mathrm{BP}}$ | $\mathrm{I}_{\mathrm{L}}=10 \mu \mathrm{~A}$ |  |  | 312 | $\Omega$ |
| Data Out Output Impedance | $\mathrm{R}_{\mathrm{DD}}$ |  |  |  | 3 | $\mathrm{k} \Omega$ |
| Data Out Current | $\mathrm{l}_{\mathrm{DOH}}$ | Source Current, $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}-5 \mathrm{~V}$ |  |  | 0.6 | mA |
|  | IDOL | Sink Current, $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | -0.6 |  |  | mA |

## AC Electrical Characteristics (Note 3)

$V_{B B}=-25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, no load, unless otherwise specified.

| Parameter | Symbol | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle Time | ${ }^{\text {c CYC }}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 1000 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 320 |  |  | nS |
| Cycle Time (cascaded) | ${ }^{\text {cYec }}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 1300 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 600 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 350 |  |  | nS |

## AC Electrical Characteristics (Continued)

| Parameter | Symbol | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Pulse Width Low/High | $\mathrm{t}_{\mathrm{OL}}, \mathrm{t}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 450 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 220 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 140 |  |  | nS |
| Clock Pulse Width Low/High (cascaded) | $\mathrm{t}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 750 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 320 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 180 |  |  | nS |
| Clock Rise, Fall Time (Note 4) | $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ |  |  | 1 |  | $\mu \mathrm{S}$ |
| Data-In Setup | ${ }^{\text {t }}$ S | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 300 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 150 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5$ | 120 |  |  | nS |
| $\overline{\overline{C S}}$ Setup to Clock | ${ }^{\text {t }}$ csc | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 200 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 100 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 50 |  |  | nS |
| Data-In Hold | ${ }^{\text {t }}$ D | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 10 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 10 |  |  | nS |
| $\overline{\mathrm{CS}}$ Hold | ${ }^{\text {t }} \mathrm{Ccs}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 450 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 220 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 140 |  |  | nS |
| Load Pulse Setup (Note 5) | ${ }_{\mathrm{t}}^{\mathrm{CL}}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 280 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 180 |  |  | nS |
| $\overline{\overline{\mathrm{CS}} \text { Hold }}$ (rising LOAD to rising $\overline{\mathrm{CS}}$ ) | tics | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 300 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 200 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 150 |  |  | nS |
| Load Pulse Delay | $\mathrm{t}_{\mathrm{LC}}$ |  | 0 |  |  | nS |
| Load Pulse Width <br> (Note 5) | $t_{\text {LW }}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5$ | 220 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 140 |  |  | nS |
| $\overline{\text { CS Setup to Load }}$ | ${ }^{\text {c CSL }}$ |  | 0 |  |  | nS |
| Data Out Valid from Clock | $\mathrm{t}_{\mathrm{CDO}}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ |  |  | 550 | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  | 220 | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ |  |  | 110 | nS |

Note 1 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical Characteristics do not apply when operating the device beyond its specified Operating Ratings
Note 2 All voltages are referred to $V_{S S}=0 \mathrm{~V}$.
Note 3 Minimum and Maximum values are 100\% tested. Typical values represent the most likely parametric norm.
Note 4 Power consumption increases for clock rise or fall times greater than 100 nS .
Note 5 LOAD may also be held high while clocking. In this case, the latch is transparent, and the falling edge of LOAD will latch the data.
Note $6 V_{D D}-32 \mathrm{~V}<\mathrm{V}_{\mathrm{BB}}<\mathrm{V}_{\mathrm{DD}}-5 \mathrm{~V}$ is required for proper device operation
Note 7 Guaranteed by design.
Note 8 Parameters are not tested using this load. This is given as a maximum only.

## Applications Information

The MIC8013 utilizes a serial data interface as a means of programming the LCD segment outputs.
An internal shift register is used to load segment data, and a latch is used to transfer this data to the segment drivers. The shift register can be loaded when chip select is held low $\left(\mathrm{V}_{\text {SS }}\right)$. DATA INPUT is shifted in on the falling edges of $\overline{C L O C K}$, and the contents of the shift register exit at SERIAL DATA OUTPUT on the rising edges of CLOCK. A high level $\left(V_{D D}\right)$ at LOAD enables the transfer of data from the shift register to the latch. The latch is transparent while LOAD is held high.
If data is shifted into the internal register but not immediately loaded into the latch, $\overline{\text { CLOCK }}$ should remain high. The driver may then be deselected without disturbing the contents of the shift register. If $\overline{\mathrm{CLOCK}}$ is held low while $\overline{\mathrm{CHIP}}$ $\overline{\text { SELECT }}$ is toggled, an extra clock pulse will be generated in the chip, thereby shifting the data.
A data "1" causes the associated segment output to operate $180^{\circ}$ out of phase with the backplane output, thus turning the segment on (the segment becomes opaque). If a " 0 " is loaded, the associated segment will remain off (clear).
Several chips can be cascaded by simply connecting SERIAL DATA OUTPUT from one chip to DATA INPUT of the next. LOAD, $\overline{\text { CLOCK, }}$, and CHIP SELECT are each paralleled to allow simultaneous control of all drivers with only 3 lines plus one data line.

## Power Supplies

The MIC8013 can operate from a single supply of $\mathrm{V}_{\mathrm{DD}}=4$ to 18 V , with $\mathrm{V}_{\mathrm{BB}}$ and $\mathrm{V}_{\mathrm{SS}}$ at ground, or from two supplies with $V_{D D}$ for logic voltage and $V_{B B}$ for segment/backplane
voltage. $\mathrm{V}_{\mathrm{BB}}$ is then negative with respect to $\mathrm{V}_{\mathrm{SS}}$, and the potential across $V_{D D}$ and $V_{B B}$ must be limited to 35 V . If 5 V logic levels are used to program the display driver, then $\mathrm{V}_{\mathrm{DD}}$ should be 5 V . The segment and backplane drivers obtain maximum available output swing by switching from $V_{B B}$ to $\mathrm{V}_{\mathrm{DD}}$. For higher output voltage swing see the MIC8030 series devices.

## Internal Oscillator

The on-chip oscillator (Figure 1) is available in two configurations. Devices with the "-01" suffix feature a 1-pin oscillator (LCD $\phi$ and LCD $\phi$ Option tied together). An external resistor and capacitor set the operating frequency (see Figure 2), and the backplane frequency is $\mathrm{f}_{\mathrm{OSC}} \div 256$. With $R_{\mathrm{OSC}}=150 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{OSC}}=470 \mathrm{pF}, \mathrm{f}_{\mathrm{OSC}}=25.6 \mathrm{kHz}$ and $\mathrm{f}_{\mathrm{BP}}$ $=100 \mathrm{~Hz}$.
Devices with a "-02" suffix bring out only LCD $\phi$, leaving LCD $\phi$ Option disconnected. In this case LCD $\phi$ is driven with an external clock; in a typical application several MIC801302 drivers would be slaved to a master MIC8013-01 to drive a large display with a common backplane. Figure 2 shows this mode of operation. The input clock signal resets the divider shown in Figure 1 on each cycle so that the backplane operates at the external clock frequency.
An "-03" suffix version of this part is available which offers the option of using either of the two above mentioned configurations. The CHIP SELECT is always low on this option; contact factory for more details.
The oscillator may be disabled entirely, which allows the segment and backplane outputs to operate in a static, dc manner. LCD $\phi$ is connected to $V_{D D}$ for this mode, used primarily for driving LED and VF type displays.

## Timing Diagram



## Logic Truth Table

| Data In | Clock | Chip Select | Load | $Q_{1}(\mathrm{SR})$ | $Q_{N}(S R)$ | BP | $\mathrm{Q}_{\mathrm{N}}$ (Driver) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | 1 | 0 | NC | NC | 0 | $\mathrm{Q}_{\mathrm{N}}(\mathrm{L})$ |
| X | X | 1 | 1 | NC | NC | 1 | $\mathrm{Q}_{\mathrm{N}}(\mathrm{L})$ |
| 0 | $\uparrow$ | 0 | 0 | NC | NC | 1 | $\mathrm{Q}_{\mathrm{N}}(\mathrm{L})$ |
| 0 | $\uparrow$ | 0 | 1 | NC | NC | 1 | $Q_{N}(\mathrm{~L})$ |
| 0 | $\downarrow$ | 0 | 0 | 0 | $\mathrm{Q}_{(\mathrm{N}-1)}-\mathrm{Q}_{\mathrm{N}}$ | 1 | $Q_{N}(\mathrm{~L})$ |
| 0 | $\downarrow$ | 0 | 1 | 0 | $Q_{(N-1)}-Q_{N}$ | 1 | $Q_{N}(S R)$ |
| 1 | $\uparrow$ | 0 | 0 | NC | NC | 1 | $Q_{N}(\mathrm{~L})$ |
| 1 | $\uparrow$ | 0 | 1 | NC | NC | 1 | $Q_{N}(\mathrm{~L})$ |
| 1 | $\downarrow$ | 0 | 0 | 1 | $Q_{(N-1)}-Q_{N}$ | 1 | $Q_{N}(\mathrm{~L})$ |
| 1 | $\downarrow$ | 0 | 1 | 1 | $Q_{(N-1)}-Q_{N}$ | 1 | $\mathrm{Q}_{\mathrm{N}}(\mathrm{SR})$ |

$\uparrow=$ Rising Edge, $\downarrow=$ Falling Edge


Figure 1. Internal Oscillator Circuit


Figure 2. Cascading with Internal Clock Oscillator - $\mathbf{0 1}$ Option


Figure 3. Cascading with External Clocking Source - 02 Option

## Pin Assignments

|  | Device Suffix |  |
| :--- | :---: | :---: |
| Function | $\mathbf{- 0 1}$ | $\mathbf{- 0 2}$ |
| VSS (Ground) | 1 | 1 |
| Chip Select | 2 | 2 |
| Clock | 3 | 3 |
| Load | 4 | 4 |
| Data Input | 5 | 5 |
| LCD $\phi$ | 6 | 6 |
| LCD Option | 6 | NC |
| VDD | 7 | 7 |
| Segment 1 | 8 | 8 |
| Segment 2 | 9 | 9 |
| Segment 3 | 10 | 10 |
| Segment 4 | 11 | 11 |
| Segment 5 | 12 | 12 |
| Segment 6 | 13 | 13 |
| Segment 7 | 14 | 14 |
| Segment 8 | 15 | 15 |
| Segment 9 | 16 | 16 |
| Segment 10 | 17 | 17 |
| Segment 11 | 18 | 18 |
| Segment 12 | 19 | 19 |
| Segment 13 | 20 | 20 |


|  | Device Suffix |  |
| :--- | :---: | :---: |
| Function | $-\mathbf{0 1}$ | $\mathbf{- 0 2}$ |
| Segment 14 | 21 | 21 |
| $\mathrm{~V}_{\text {BB }}$ | 22 | 22 |
| Segment 15 | 23 | 23 |
| Segment 16 | 24 | 24 |
| Segment 17 | 25 | 25 |
| Segment 18 | 26 | 26 |
| Segment 19 | 27 | 27 |
| Backplane | 28 | 28 |
| Data Output | 29 | 29 |
| Segment 20 | 30 | 30 |
| Segment 21 | 31 | 31 |
| Segment 22 | 32 | 32 |
| Segment 23 | 33 | 33 |
| Segment 24 | 34 | 34 |
| Segment 25 | 35 | 35 |
| Segment 26 | 36 | 36 |
| Segment 27 | 37 | 37 |
| Segment 28 | 38 | 38 |
| Segment 29 | 39 | 39 |
| Segment 30 | 40 | 40 |
|  |  |  |

## Connection Diagrams



40-Pin Plastic DIP


40-Pin Ceramic Chip Carrier

## MIC8014

## Liquid Crystal Display Driver

## General Description

The MIC8014 driver is designed for use with liquid crystal displays. A serial data interface is used to load an internal register, which in turn controls the segment outputs. A FIFO output allows multiple chips to be cascaded and programmed via a single, serial interface. An on-chip backplane oscillator is included.
In addition to the package options shown, the MIC8014 is available in die form; contact the factory concerning dice and custom packaging requirements

## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :--- |
| MIC8014-03BV | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 -pin PLCC |
| MIC8014-03AE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 44 -pin CERQUAD |

## Features

- Pin to pin compatible with AMI/Gould S4520
- Drives 32 segments
- Built using Micrel's proprietary rugged high voltage CMOS process for improved reliability
- Compatible with dichroic, midchroic, VF or TM displays
- Internal or external backplane oscillator
- 3 V to 18 V logic supply range
- 5 V to 35 V output drive swing
- Single or split power supply operation
- Mil spec (883C) or extended temperature range part available; contact factory for details
- Cascadable serial interface
- 60 V extended output swing available; contact factory for details

Block Diagram


Note: The MIC8014 is ESD sensitive.

Absolute Maximum Ratings (Note 1, 2)

| $V_{D D}$ | -0.3 V to +17 V | Operating Temperature Range: |  |
| :--- | ---: | ---: | ---: |
| $\mathrm{V}_{\mathrm{BB}}$ | $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}-32 \mathrm{~V}$ | MIC8014-03BV | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Input Voltage (except LCD $\phi$ ) | $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ | MIC8014-03AE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| LCD Input Voltage | $\mathrm{V}_{\mathrm{BB}}-35 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ | Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| DC Current Drain per input pin | 10 mA | Power Dissipation | 250 mW |

DC Electrical Characteristics
(Notes 3 and 4)
$3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 16 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=-25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise specified.

| Parameter | Symbol | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Supply Voltage | $V_{D D}$ |  | 3 |  | 16 | V |
| Display Supply Voltage | $\mathrm{V}_{\mathrm{BB}}$ | $\mathrm{V}_{\mathrm{BB}} \leq \mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}{ }^{-32}$ |  | $\mathrm{V}_{\mathrm{DD}}-5$ | V |
| Supply Current (external oscillator) | $I_{\text {DD }}$ | no load, CMOS input levels |  |  | 200 | $\mu \mathrm{A}$ |
| Supply Current |  | $\mathrm{V}_{\mathrm{DD}} \leq 5 \mathrm{~V}$ |  |  | 200 | $\mu \mathrm{A}$ |
| (internal oscillator) |  | no load, $\mathrm{V}_{\mathrm{DD}}=16 \mathrm{~V}, \mathrm{CMOS}$ input levels |  |  | 750 | $\mu \mathrm{A}$ |
| Display Driver Current | $\mathrm{I}_{\text {BB }}$ | $\mathrm{f}_{\mathrm{BP}}=100 \mathrm{~Hz}$, no load |  |  | -200 | $\mu \mathrm{A}$ |
| Input Low Voltage (excluding LCD $\phi$ ) | $\mathrm{V}_{\mathrm{IL}}$ |  | $\mathrm{V}_{\text {SS }}$ |  | $0.2 \mathrm{~V}_{\text {DD }}$ | V |
| Input High Voltage (excluding LCD $\phi$ ) | $\mathrm{V}_{\mathrm{IH}}$ | $V_{D D} \geq 5 \mathrm{~V}$ | $0.5 \mathrm{~V}_{\text {DD }}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Input Low Voltage (LCD $\phi$ ) | $\mathrm{V}_{\text {ILX }}$ | externally driven | $\mathrm{V}_{\mathrm{BB}}$ |  | $0.1 V_{D D}$ | V |
| Input High Voltage (LCD $\phi$ ) | $\mathrm{V}_{\mathrm{IHX}}$ | externally driven | $0.9 \mathrm{~V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Input Leakage Current | $\mathrm{I}_{\mathrm{L}}$ | $\mathrm{V}_{\mathrm{DD}}=0$ to 5 V |  |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{1}$ |  |  |  | 5 | pF |
| DC Bias (Average) Any Segment Output to Backplane | $\mathrm{V}_{\text {OAVG }}$ | Note 7 |  |  | $\pm 25$ | mV |
| Segment Output | C LSEG | Note 8 |  |  | 1000 | pF |
| Backplane Output | $\mathrm{C}_{\text {LBP }}$ |  |  |  | 40,000 | pF |
| Segment Output Impedance | $\mathrm{R}_{\text {SEG }}$ | $\mathrm{I}_{\mathrm{L}}=10 \mu \mathrm{~A}$ |  |  | 10 | k $\Omega$ |
| Backplane Output Impedance | $\mathrm{R}_{\mathrm{BP}}$ | $\mathrm{I}_{\mathrm{L}}=10 \mu \mathrm{~A}$ |  |  | 312 | $\Omega$ |
| Data Out Output Impedance | $\mathrm{R}_{\mathrm{DD}}$ |  |  |  | 3 | $\mathrm{k} \Omega$ |
| Data Out Current | $\mathrm{I}_{\mathrm{DOH}}$ | Source Current, $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}-5 \mathrm{~V}$ |  |  | 0.6 | mA |
|  | $\mathrm{I}_{\mathrm{DOL}}$ | Sink Current, $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | -0.6 |  |  | mA |

AC Electrical Characteristics (Note 3)
$V_{B B}=-25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, no load, unless otherwise specified.

| Parameter | Symbol | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle Time | ${ }^{\text {t }}$ CYC | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 1000 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 320 |  |  | nS |
| Cycle Time (cascaded) | ${ }^{\text {t }}$ CYC | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 1300 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 600 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 350 |  |  | nS |

## AC Electrical Characteristics (Continued)

| Parameter | Symbol | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Pulse Width Low/High | $\mathrm{t}_{\mathrm{OL}}, \mathrm{t}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 450 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 220 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 140 |  |  | nS |
| Clock Pulse Width Low/High (cascaded) | $\mathrm{t}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 750 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 320 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 180 |  |  | nS |
| Clock Rise, Fall Time (Note 4) | $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ |  |  | 1 |  | $\mu \mathrm{S}$ |
| Data-In Setup | $\mathrm{t}_{\mathrm{DS}}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 300 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 150 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5$ | 120 |  |  | nS |
| $\overline{\overline{\mathrm{CS}} \text { Setup to Clock }}$ | ${ }^{\text {t }}$ csc | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 200 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 100 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 50 |  |  | nS |
| Data-In Hold | ${ }^{\text {dH }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 10 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 10 |  |  | nS |
| $\overline{\overline{\mathrm{CS}} \text { Hold }}$ | ${ }^{\text {t }}$ ccs | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 450 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 220 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 140 |  |  | nS |
| Load Pulse Setup (Note 5) | ${ }^{\text {t }} \mathrm{CL}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 280 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 180 |  |  | nS |
| $\overline{\overline{\mathrm{CS}} \text { Hold }}$(rising LOAD to rising $\overline{\mathrm{CS}}$ ) | t LCS | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 300 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 200 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 150 |  |  | nS |
| Load Pulse Delay | $\mathrm{t}_{\mathrm{LC}}$ |  | 0 |  |  | nS |
| Load Pulse Width (Note 5) | ${ }_{\text {tw }}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $V_{D D}=5$ | 220 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 140 |  |  | nS |
| $\overline{\overline{\mathrm{CS}} \text { Setup to Load }}$ | ${ }^{\text {CSSL }}$ |  | 0 |  |  | nS |
| Data Out Valid from Clock | $\mathrm{t}_{\mathrm{CDO}}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ |  |  | 550 | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  | 220 | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ |  |  | 110 | nS |

Note 1 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical Characteristics do not apply when operating the device beyond its specified Operating Ratings.
Note 2 All voltages are referred to $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$.
Note 3 Minimum and Maximum values are 100\% tested. Typical values represent the most likely parametric norm.
Note 4 Power consumption increases for clock rise or fall times greater than 100 nS .
Note 5 LOAD may also be held high while clocking. In this case, the latch is transparent, and the falling edge of LOAD will latch the data.
Note $6 \quad V_{D D}-32 \mathrm{~V}<\mathrm{V}_{\mathrm{BB}}<\mathrm{V}_{\mathrm{DD}}-5 \mathrm{~V}$ is required for proper device operation
Note 7 Guaranteed by design.
Note 8 Parameters are not tested using this load. This is given as a maximum only.

## Applications Information

The MIC8014 utilizes a serial data interface as a means of programming the LCD segment outputs.
An internal shift register is used to load segment data, and a latch is used to transfer this data to the segment drivers. The shift register can be loaded when chip select is held low $\left(\mathrm{V}_{\mathrm{SS}}\right)$. DATA INPUT is shifted in on the falling edges of CLOCK, and the contents of the shift register exit at SERIAL DATA OUTPUT on the rising edges of CLOCK. A high level $\left(V_{D D}\right)$ at LOAD enables the transfer of data from the shift register to the latch. The latch is transparent while LOAD is held high.
If data is shifted into the internal register but not immediately loaded into the latch, $\overline{\text { CLOCK }}$ should remain high. The driver may then be deselected without disturbing the contents of the shift register. If $\overline{\mathrm{CLOCK}}$ is held low while $\overline{\mathrm{CHIP}}$ $\overline{\text { SELECT }}$ is toggled, an extra clock pulse will be generated in the chip, thereby shifting the data.
A data "1" causes the associated segment output to operate $180^{\circ}$ out of phase with the backplane output, thus turning the segment on (the segment becomes opaque). If a "0" is loaded, the associated segment will remain off (clear).
Several chips can be cascaded by simply connecting SERIAL DATA OUTPUT from one chip to DATA INPUT of the next. LOAD, $\overline{\text { CLOCK, }}$, and CHIP SELECT are each paralleled to allow simultaneous control of all drivers with only 3 lines plus one data line.

## Timing Diagram

## Power Supplies

The MIC8013 can operate from a single supply of $\mathrm{V}_{\mathrm{DD}}=4$ to 18 V , with $V_{B B}$ and $V_{S S}$ at ground, or from two supplies with $V_{D D}$ for logic voltage and $V_{B B}$ for segment/backplane voltage. $\mathrm{V}_{\mathrm{BB}}$ is then negative with respect to $\mathrm{V}_{\mathrm{SS}}$, and the potential across $V_{D D}$ and $V_{B B}$ must be limited to 35 V . If 5 V logic levels are used to program the display driver, then $\mathrm{V}_{\mathrm{DD}}$ should be 5 V . The segment and backplane drivers obtain maximum available output swing by switching from $V_{B B}$ to $\mathrm{V}_{\mathrm{DD}}$. For higher output voltage swing see the MIC8030 series devices.

## Internal Oscillator

The on-chip oscillator (Figure 1 ) is available in two configurations. If pins 19 and 20 are tied together, (LCD $\phi$ and LCD $\phi$ Option tied together) a one pin oscillator configuration results. An external resistor and capacitor set the operating frequency (see Figure 2), and the backplane frequency is $\mathrm{f}_{\mathrm{OSC}} \div 256$. With $\mathrm{R}_{\mathrm{OSC}}=150 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{OSC}}=470 \mathrm{pF}, \mathrm{f}_{\mathrm{OSC}}=$ 25.6 kHz and $\mathrm{f}_{\mathrm{BP}}=100 \mathrm{~Hz}$.

To configure this device such that an external oscillator can be used, connect the oscillator to LCD $\phi$, leaving LCD $\phi$ Option disconnected. In a typical application, several MIC8014 to drive a large display with a common backplane. Figure 2 shows this mode of operation. The input clock signal resets the divider shown in Figure 1 on each cycle so that the backplane operates at the external clock frequency.
An "-03" suffix is used to indicate this device has both LCD $\phi$ and LCD $\phi$ Option pinned out externally, unlike other members of the MIC8010 family.
The oscillator may be disabled entirely, which allows the segment and backplane outputs to operate in a static, DC manner. LCD $\phi$ is connected to $\mathrm{V}_{\mathrm{DD}}$ for this mode, used primarily for driving VF and LED displays.


## Logic Truth Table

| Data In | Clock | Chip Select | Load | $\mathrm{Q}_{1}(\mathrm{SR})$ | $Q_{N}(S R)$ | BP | $Q_{N}$ (Driver) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | 1 | 0 | NC | NC | 0 | $Q_{N}(\mathrm{~L})$ |
| X | X | 1 | 1 | NC | NC | 1 | $\mathrm{Q}_{\mathrm{N}}(\mathrm{L})$ |
| 0 | $\uparrow$ | 0 | 0 | NC | NC | 1 | $Q_{N}(\mathrm{~L})$ |
| 0 | $\uparrow$ | 0 | 1 | NC | NC | 1 | $Q_{N}(\mathrm{~L})$ |
| 0 | $\downarrow$ | 0 | 0 | 0 | $Q_{(N-1)}-Q_{N}$ | 1 | $Q_{N}(\mathrm{~L})$ |
| 0 | $\downarrow$ | 0 | 1 | 0 | $Q_{(N-1)}-Q_{N}$ | 1 | $\mathrm{Q}_{\mathrm{N}}(\mathrm{SR})$ |
| 1 | $\uparrow$ | 0 | 0 | NC | NC | 1 | $Q_{N}(\mathrm{~L})$ |
| 1 | $\uparrow$ | 0 | 1 | NC | NC | 1 | $Q_{N}(\mathrm{~L})$ |
| 1 | $\downarrow$ | 0 | 0 | 1 | $Q_{(N-1)}-Q_{N}$ | 1 | $Q_{N}(\mathrm{~L})$ |
| 1 | $\downarrow$ | 0 | 1 | 1 | $\mathrm{Q}_{(\mathrm{N}-1)}-\mathrm{Q}_{\mathrm{N}}$ | 1 | $\mathrm{Q}_{\mathrm{N}}(\mathrm{SR})$ |

$\uparrow=$ Rising Edge, $\downarrow=$ Falling Edge


Figure 1. Internal Oscillator Circuit


Figure 2. Cascading with Internal Clock Oscillator


Figure 3. Cascading with External Clocking Source - 02 Option

## Pin Assignments

|  | Device Suffix |
| :--- | :---: |
| Function | $-\mathbf{0 3}$ |
| Segment 21 | 1 |
| Segment 22 | 2 |
| Segment 23 | 3 |
| Segment 24 | 4 |
| Segment 25 | 5 |
| Segment 26 | 6 |
| Segment 27 | 7 |
| Segment 28 | 8 |
| Segment 29 | 9 |
| Segment 30 | 10 |
| Segment 31 | 11 |
| Segment 32 | 12 |
| NC | 13 |
| VSS (Ground) | 14 |
| Chip Select | 15 |
| Clock | 16 |
| Load | 17 |
| Data In | 18 |
| LCD $\phi$ | 19 |
| LCD Option | 20 |
| VDD | 21 |
| Segment 1 | 22 |


|  | Device Suffix |
| :--- | :---: |
| Function | $-\mathbf{0 3}$ |
| Segment 2 | 23 |
| Segment 3 | 24 |
| Segment 4 | 25 |
| Segment 5 6 | 26 |
| Segment 7 7 | 27 |
| Segment 8 | 28 |
| Segment 9 | 29 |
| Segment 10 | 30 |
| Segment 11 12 | 31 |
| Segment 13 | 32 |
| Segment 14 | 33 |
| VBB | 34 |
| Segment 15 | 35 |
| Segment 16 | 36 |
| Segment 17 | 37 |
| Segment 18 | 38 |
| Segment 19 | 39 |
| BP | 30 |
| Data Out | 41 |
| Segment 20 | 42 |

## Connection Diagram



## General Description

The MIC8030/MIC8031 is a CMOS high voltage liquid crystal display driver. Up to 38 segments can be driven from four CMOS level inputs (CLOCK, DATA IN, LOAD and CHIP SELECT). The MIC8031 is rated at 100 V and the MIC8030 is rated at 50V. Data is loaded serially into a shift register, and transferred to latches which hold the data until new data is received.

The backplane can be driven from external source, or the internal oscillator can be used. If the internal oscillator is used, the frequency of the backplane will be determined by an external resistor and capacitor. The oscillator need not be used if a DC output is desired.

## Features

- High Voltage Outputs capable of a driving up to 100 volt outputs from 5 to 15 volt logic
- Drives 30, 32, or 38 segments
- Cascadable
- On chip Oscillator or External Backplane Input
- CMOS construction for wide supply range and low power consumption
- Schmitt Triggers on all inputs
- CMOS, PMOS, and NMOS compatible


## Applications

- Dichroic and Standard Liquid Crystal Displays
- Flat Panel Displays
- Print Head Drives
- Vacuum Fluorescent Displays


## Functional Diagram



## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :--- |
| MIC8030-01AEB <br> MIC8031-01AEB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 44 -lead CER QUAD, <br> Class B screened |
| MIC8030-01CV <br> MIC8031-01CV | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 44 -pin PLCC |
| MIC8030-02CN <br> MIC8031-02CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 48 -pin Plastic DIP |

* Contact factory for other package options.

Pin Configuration 44-Pin CER QUAD - E 44-Pin LCC -L 44-Pin PLCC -V


## Functional Description

With CHIP SELECT tied low, serial data is clocked into the shift register at each falling edge of the CLOCK input. Pulling LOAD high will cause a parallel loading of the shift register contents into the latches. If load is left high, the latches are transparent.

A logic "1" clocked into the shift register corresponds to that segment being on, and that segment is out of phase with the backplane.

The backplane may be externally driven or the internal oscillator can be used. If $\operatorname{LCD} \phi$ is externally driven, the backplane will be in phase with the input; LCD $\phi$ OPT is not connected. The internal oscillator is used by shorting LCD $\phi$ OPT to LCD $\phi$, connecting a capacitor to ground, and a resistor to $V_{C C}$. The frequency of the backplane will be $1 / 256$ of the input frequency, and is given as: $f=10 /[R(C+.0002)]$ at $V_{D D}$ $=5 \mathrm{~V}, \mathrm{R}$ in $\mathrm{k} \Omega, \mathrm{C}$ in $\mu \mathrm{F}$.
Example: $\mathrm{R}=150 \mathrm{k} \Omega, \mathrm{C}=420 \mathrm{pF}: \mathrm{f}=108 \mathrm{~Hz}$

Pin Configuration 48-Pin Plastic DIP - N


For displays with more than 38 segments, two or more MIC8030/MIC8031 may be cascaded by connecting DATA OUT of the previous stage with DATA IN of the next stage; CLOCK, LOAD and CHIP SELECT of all following stages should be tied to the control lines of the first MIC8030/ MIC8031. The backplane output of the first stage should be tied to LCD $\phi$ of all following stages, the LCD $\phi$ OPT must be left unconnected on those stages. If the internal oscillator is used, and $\mathrm{V}_{\mathrm{BB}}>50 \mathrm{~V}$ then an external $330 \mathrm{k} \Omega$ resistor must be used between the BACKPLANE of the first stage and LCD $\phi$ of all following stages.

Packaging options available include DATA OUT 30, 32 or 38 with the corresponding number of segments, and the availability of LCD $\phi$ OPT. Types of packages include plastic and ceramic DIPs, surface mount packages, plastic and ceramic Leadless Chip Carriers and custom packaging.

## Internal Oscillator Circuit



## Typical Application

## External Oscillator



## Internal Oscillator



[^8]
## Absolute Maximum Ratings

$V_{C C}$
18 V
$\mathrm{V}_{\mathrm{BB}}$ (MIC8030)
$V_{B B}$ (MIC8031)
Inputs (CLK, DATA IN, LOAD, $\overline{C S}$ )
Inputs (LCDO)
Storage Temperature
Operating Temperature
Maximum Current into and out of any segment
Maximum Power Dissipation, any segment
Maximum Total power dissipation

## 75 V

110 V

$$
-0.5 \mathrm{~V} \text { to } 18 \mathrm{~V}
$$

-0.5 V to 50 V

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

$$
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

20 mA
50 mW
600 mW

DC Electrical Characteristics: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=50 \mathrm{~V}$ (MIC3830), $\mathrm{V}_{\mathrm{BB}}=100 \mathrm{~V}$ (MIC3831), $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |  |  |  |
| $V_{C C}$ | Logic Supply Voltage | MIC8030 | 4.5 | 5 | 5.5 | V |
| $V_{C C}$ | Logic Supply Voltage | MIC8031 | 4.5 | 5 | 16.5 | V |
| $V_{B B}$ | Display Supply Voltage | MIC8030 | 20 | 35 | 50 | $\checkmark$ |
| $V_{B B}$ | Display Supply Voltage | MIC8031 | 20 | 35 | 100 | V |
| ICC | Supply Current (external oscillator) | Note 1 |  | 35 | 250 | $\mu \mathrm{A}$ |
|  | Supply Current (internal oscillator) | Note 1 |  | 35 | 250 |  |
| $\mathrm{I}_{\mathrm{BB}}$ | Display Driver Current | $\mathrm{F}_{\mathrm{BP}}=100 \mathrm{~Hz}$ No Loads |  | 7 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{BB}}$ | Display Driver Current | MIC8031, $\mathrm{V}_{\mathrm{BB}}=100 \mathrm{~V}$ |  | 20 | 200 | $\mu \mathrm{A}$ |
| INPUTS (CLK, DATA IN, LOAD, $\overline{\text { CS }}$ ) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level |  | $V_{C C}-1.5$ | $\mathrm{V}_{\text {CC }}-1.8$ | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level |  | 0 | 2.5 | 2.0 | V |
| $\mathrm{I}_{\mathrm{L}}$ | Input Leakage Current |  |  | <1 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input Capacitance | Note 2 |  | 5 | 10 | pF |
| INPUT LCDO |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | LCDO Input High Level | Externally driven | $0.9 \mathrm{~V}_{\text {CC }}$ | $\mathrm{V}_{C C}$ | 50 | V |
| $\mathrm{V}_{\text {IL }}$ | LCDO Input Low Level | Externally driven | -0.5V | 0 | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| ILCDO | LCDO Leakage Current | $\mathrm{V}_{\text {LCDO }}=15 \mathrm{~V}$ |  | 2 | 10 | $\mu \mathrm{A}$ |
| ILCDO | LCDO Leakage Current | $\mathrm{V}_{\text {LCDO }}=35 \mathrm{~V}$ |  | 6 | 100 | $\mu \mathrm{A}$ |
| ILCDO | LCDO Leakage Current | $\mathrm{V}_{\text {LCDO }}=50 \mathrm{~V}$ |  |  | 1 | mA |
| CAPACITANCE LOADS (TYPICAL) |  |  |  |  |  |  |
| CLSEG | Segment Output | $\mathrm{FBP}<100 \mathrm{~Hz}$ |  |  | 100 | pF |
| $\mathrm{C}_{\text {LBP }}$ | Backplane Output | FBP $<100 \mathrm{~Hz}$ |  |  | 4000 | pF |
| $V_{\text {OAVG }}$ | DC Bias (Average) Any Segment | FBP < 100Hz, Note 2 |  |  | +25 | mV |
| OUTPUT TO BACKPLANE |  |  |  |  |  |  |
| $\mathrm{R}_{\text {SEG }}$ | Segment Output Impedance | $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ |  | 1.4 | 10 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\mathrm{BP}}$ | Backplane Output Impedance | $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ |  | 170 | 312 | $\Omega$ |
| $\mathrm{R}_{\text {DATA OUT }}$ | Data Out Output Impedance | $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ |  | 1.8 | 3 | $\mathrm{k} \Omega$ |

Note 1: CMOS input levels. No loads.
Note 2: Guaranteed by design but not tested on a production basis.

AC Electrical Characteristics: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=50 \mathrm{~V}(\mathrm{MIC3830}), \mathrm{V}_{\mathrm{BB}}=50 \mathrm{~V}$ (MIC3831), $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$

| Symbol | Parameter | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{Cl}} \mathrm{C}$ | Cycle Time | 500 |  |  | nS |
| tol, tOH | Clock Pulse Width low/high | 250 |  |  | nS |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Clock rise/fall |  |  | 1 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{DS}}$ | Data In Setup | 100 |  |  | nS |
| $t_{\text {csc }}$ | $\overline{\text { CS Setup to Clock }}$ | 100 |  |  | nS |
| $t_{\text {DH }}$ | Data Hold | 10 |  |  | nS |
| $\mathrm{t}_{\mathrm{CCS}}$ | $\overline{\mathrm{CS}}$ Hold | 220 |  |  | nS |
| $\mathrm{t}_{\mathrm{CL}}$ | Load Pulse Setup | 250 |  |  | nS |
| tLCS | $\overline{\mathrm{CS}}$ Hold (rising load to rising $\overline{\mathrm{CS}}$ ) | 200 |  |  | nS |
| t ${ }_{\text {LW }}$ | Load Pulse Width | 300 |  |  | nS |
| tLC | Load Pulse Delay (falling load to falling clock) | 0 |  |  | nS |
| $\mathrm{t}_{\text {CDO }}$ | Data Out Valid from Clock |  |  | 220 | nS |
| $\mathrm{t}_{\text {CSL }}$ | $\overline{\text { CS }}$ Setup to LOAD | 0 |  |  | nS |
| $\mathrm{F}_{\mathrm{BP}}$ | Backplane Frequency | 50 | 100 | 2000 | Hz |

## Timing Diagram



* The $\overline{\mathrm{CS}}$ high-to-low transition will generate a clock pulse.


## Logic Truth Table

| Data <br> In | Clock | Chip <br> Select | Load | $Q_{1(\text { SR })}$ | $\mathbf{Q}_{N(\text { SR })}$ | $\mathbf{Q}_{\text {N(DRIVER) }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | 1 | X | NC | NC | $\mathrm{Q}_{\mathrm{N}(\mathrm{L})}$ |
| 0 | $\uparrow$ | 0 | 0 | NC | NC | $\mathrm{Q}_{\mathrm{N}(\mathrm{L})}$ |
| 0 | $\uparrow$ | 0 | 1 | NC | NC | $\mathrm{Q}_{\mathrm{N}(\mathrm{L})}$ |
| 0 | $\downarrow$ | 0 | 0 | 0 | $\mathrm{Q}_{\mathrm{N}}-1 \rightarrow \mathrm{Q}_{\mathrm{N}}$ | $\mathrm{Q}_{\mathrm{N}(\mathrm{L})}$ |
| 0 | $\downarrow$ | 0 | 1 | 0 | $\mathrm{Q}_{\mathrm{N}}-1 \rightarrow \mathrm{Q}_{\mathrm{N}}$ | $\mathrm{Q}_{\mathrm{N}(\mathrm{SR})}$ |
| 1 | $\uparrow$ | 0 | 0 | NC | NC | $\mathrm{Q}_{\mathrm{N}(\mathrm{L})}$ |
| 1 | $\uparrow$ | 0 | 1 | NC | NC | $\mathrm{Q}_{\mathrm{N}(\mathrm{L})}$ |
| 1 | $\downarrow$ | 0 | 0 | 1 | $\mathrm{Q}_{\mathrm{N}}-1 \rightarrow \mathrm{Q}_{\mathrm{N}}$ | $\mathrm{Q}_{\mathrm{N}(\mathrm{L})}$ |
| 1 | $\downarrow$ | 0 | 1 | 1 | $\mathrm{Q}_{\mathrm{N}}-1 \rightarrow \mathrm{Q}_{\mathrm{N}}$ | $\mathrm{Q}_{\mathrm{N}(\mathrm{SR})}$ |

$\uparrow=$ Rising Edge, $\downarrow=$ Falling Edge

## General Description

The MM5450 and MM5451 LED display drivers are monolithic MOS IC's fabricated in an N-Channel, metal-gate process. The technology produces low threshold, enhancement mode, and ion-implanted depletion mode devices. These devices are available in packaged or die form, suitable for conventional packaging, hybrid assembly or chip on board technology.

A single pin controls the LED display brightness by setting a reference current through a variable resistor connected to $V_{D D}$.

## Applications

- Industrial control indicator
- Relay driver
- Digital clock, thermometer, counter, voltmeter
- Instrumentation readouts


## Features

- Continuous brightness control
- Serial data input
- No load signal requirement
- Enable (on MM5450)
- Wide power supply operation
- TTL compatibility
- 34 or 35 outputs, 15 mA capability
- Alphanumeric capability
- Available in die or packaged form


## Ordering Information

| Part Number | Temp. Range | Package |
| :--- | :---: | :---: |
| MM5450BN | -25 to $+85^{\circ} \mathrm{C}$ | 40 -pin Plastic DIP |
| MM5451BN | -25 to $+85^{\circ} \mathrm{C}$ | 40 -pin Plastic DIP |
| MM5450BV | -25 to $+85^{\circ} \mathrm{C}$ | 44 -pin PLCC |
| MM5451BV | -25 to $+85^{\circ} \mathrm{C}$ | 44 -pin PLCC |
| MM5450/51BY |  | none |

## Block Diagram



Figure 1.

## Connection Diagram: Die



Figure 2.

## Connection Diagram: Dual-in-line Package

| $\mathrm{v}_{\text {SS }} 1$ | MM5450BN | 40 | OUTPUT BIT 18 |
| :---: | :---: | :---: | :---: |
| OUTPUT BIT $17 \quad 2$ |  | 39 | OUTPUT BIT 19 |
| OUTPUTBIT 16 |  | 38 | OUTPUT BIT 20 |
| OUTPUT BIT $15 \quad 4$ |  | 37 | OUTPUT BIT 21 |
| OUTPUT BIT 145 |  | 36 | OUTPUT BIT 22 |
| OUTPUTBIT $13 \quad 6$ |  | 35 | OUTPUT BIT 23 |
| OUTPUT BIT $12 \boxed{7}$ |  | 34 | OUTPUT BIT 24 |
| OUTPUT BIT $11 \quad 8$ |  | 33 | OUTPUT BIT 25 |
| OUTPUT BIT $10 \quad 9$ |  | 32 | OUTPUT BIT 26 |
| OUTPUT BIT $9 \times 10$ |  | 31 | OUTPUT BIT 27 |
| OUTPUT BIT 811 |  | 30 | OUTPUT BIT 28 |
| OUTPUT BIT 712 |  | 29 | OUTPUT BIT 29 |
| OUTPUT BIT 613 |  | 28 | OUTPUT BIT 30 |
| OUTPUT BIT 5 |  | 27 | OUTPUT BIT 31 |
| OUTPUT BIT $4 \times 15$ |  | 26 | OUTPUT BIT 32 |
| OUTPUT BIT 3 16 |  | 25 | OUTPUT BIT 33 |
| OUTPUT BIT $2 \quad 17$ |  | 24 | OUTPUT BIT 34 |
| OUTPUT BIT 1 |  | 23 | DATA ENABLE |
| BRIGHTNESS 19 CONTROL |  | 22 | data in |
| $\mathrm{V}_{\text {DD }} 20$ |  | 21 | CLOCK IN |


| $v_{S S}$ | MM5451BN | 40 | OUTPUT BIT 18 |
| :---: | :---: | :---: | :---: |
| OUTPUT BIT 17 |  | 39 | OUTPUT BIT 19 |
| OUTPUT BIT 16 |  | 38 | OUTPUT BIT 20 |
| OUTPUT BIT $15 \triangle$ |  | 37 | OUTPUT BIT 21 |
| OUTPUT BIT $14 \begin{array}{r}5 \\ \hline\end{array}$ |  | 36 | OUTPUT BIT 22 |
| OUTPUT BIT $13 \boxed{6}$ |  | 35 | OUTPUT BIT 23 |
| OUTPUT BIT $12 \boxed{7}$ |  | 34 | OUtPut bit 24 |
| OUTPUT BIT 118 |  | 33 | OUTPUT BIT 25 |
| OUTPUT BIT $10 \quad 9$ |  | 32 | OUTPUT BIT 26 |
| OUTPUT BIT 9 |  | 31 | OUTPUT BIT 27 |
| OUTPUT BIT 811 |  | 30 | OUTPUT BIT 28 |
| OUTPUT BIT 712 |  | 29 | OUTPUT BIT 29 |
| OUTPUT BIT 613 |  | 28 | OUTPUT BIT 30 |
| OUTPUT BIT 514 |  | 27 | OUTPUT BIT 31 |
| OUTPUT BIT 415 |  | 26 | OUTPUT BIT 32 |
| OUTPUT BIT 316 |  | 25 | OUTPUT BIT 33 |
| OUTPUT BIT $2 \times 17$ |  | 24 | OUTPUT BIT 34 |
| OUTPUT BIT 118 |  | 23 | OUTPUT BIT 35 |
| BRIGHTNESS 19 |  | 22 | DATA IN |
| $\mathrm{V}_{\text {DD }} 20$ |  | 21 | CLOCK IN |

Figure 3a, 3b.

## Connection Diagram: Plastic Leaded Chip Carrier




Figure 4a, 4b.

## Functional Description

The MM5450 and MM5451 were designed to drive either 4 or 5 digit alphanumeric LED displays with the added benefit of requiring minimal interface with the display or data source.
Data is transferred serially via 2 signals; clock and serial data. Data transfer without the added inconvenience of an external load signal is accomplished by using a format of a leading " 1 " followed by the allowed 35 data bits. These 35 data bits are latched after the 36 th has been transferred. This scheme provides non multiplexed, direct drive to the LED display. Characters currently displayed (thus, data output) changes only ifthe serial data bits differfrom those previously transferred.

Control of the output current for LED displays provides for the display brightness. To prevent oscillations, a 1 nF capacitor should be connected to pin 19, brightness control.
The block diagram is shown in Figure 1. For the MIC5450, the DATA ENABLE is a metal option and is used instead of the 35th output. The output current is typically 20 times greater that the current into pin 19 , which is set by an external variable resistor. There is an external reset connection shown which is available on unpackaged (die) units only.
Figure 2 illustrates the die "pinout", or pad location for bonding in "chip on board" applications.

Figure 5 shows the input data format. A leading "1" is followed by 35 bits of data. After the 36 th had been transferred, a LOAD signal is generated synchronously with the clock high state. This loads the 35 bits of data into the latches. The low side of the clock is used to generate a RESET signal which clears all shift registers for the next set of data. All shift registers are static master-slave, with no clear for the master portion of the first register, allowing continuous operation.

There must be a complete set of 36 clocks or the shift registers will not clear.
When the chip first powers ON an internal power ON reset signal is generated which resets all registers and all latches. The START bit and the first clock return the chip to its normal operation.

Figure 3 and 4 show the pin-out of the MIC5450 and MIC5451. Bit 1 is the first bit following the start bit and it will appear on pin 18. A logical " 1 " at the input will turn on the appropriate LED.

Figure 5 shows the timing relationships between data, clock and DATA ENABLE. A max clock frequency of 0.5 MHz is assumed.
For applications where a lesser number of outputs are used, it is possible to either increase the current per output, or operate the part at higher than $1 \mathrm{~V} \mathrm{~V}_{\text {OUT }}$. The following equation can be used for calculations.
$\mathrm{Tj}=\left(\mathrm{V}_{\text {OUT }}\right)\left(\mathrm{I}_{\text {LED }}\right)($ No. of segments $)\left(124^{\circ} \mathrm{C} / \mathrm{W}\right)+\mathrm{T}_{\mathrm{A}}$
where:
$\mathrm{Tj}=$ junction temperature $+150^{\circ} \mathrm{C}$ max
$\mathrm{V}_{\text {out }}=$ the voltage at the LED driver outputs
$\mathrm{I}_{\text {Led }}=$ the LED current
$124^{\circ} \mathrm{C} / \mathrm{W}=$ thermal resistance of the package
$\mathrm{T}_{\mathrm{A}}=$ ambient temperature
The above equation was used to plot Figures 7-9.


Figure 5.


LOAD
(INTERNAL)

RESET
(INTERNAL)
$\qquad$

## Absolute Maximum Ratings

Voltage at Any Pin
Operating Temperature
Storage Temperature
Power Dissipation
$V_{S S}$ to $V_{S S}+12 \mathrm{~V}$
$-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
560 mW at $+85^{\circ} \mathrm{C}$
1 W at $+25^{\circ} \mathrm{C}$

Junction Temperature $\quad+150^{\circ} \mathrm{C}$
Lead Temperature $300^{\circ} \mathrm{C}$
(max. soldering time is 10 seconds)

## Electrical Characteristics

$T_{A}$ within operating range, $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to $11.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply |  | 4.75 |  | 11 | V |
| Power Supply Current | Excluding Output Loads |  |  | 7 | mA |
| ```Input Voltages Logical "0" Level (V ) Logical "1" Level (V (V)``` | $\pm 10 \mu \mathrm{~A}$ Input Bias $\begin{aligned} & 4.75 \leq \mathrm{V}_{\mathrm{DD}} \leq 5.25 \\ & \mathrm{~V}_{\mathrm{DD}}>5.25 \end{aligned}$ | $\begin{gathered} -0.3 \\ 2.2 \\ V_{D D}-2 \end{gathered}$ |  | $\begin{aligned} & 0.8 \\ & \mathrm{~V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Brightness Input (Note 2) |  | 0 |  | 0.75 | mA |
| Output Sink Current <br> Segment OFF <br> Segment ON | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=3.0 \mathrm{~V} \\ & \left.\mathrm{~V}_{\text {OUT }}=1.0 \mathrm{~V} \text { (Note } 3\right) \\ & \text { Brightness Input }=0 \mu \mathrm{~A} \\ & \text { Brightness Input }=100 \mu \mathrm{~A} \\ & \text { Brightness Input }=750 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} 0 \\ 0 \\ 2.0 \\ 15 \end{gathered}$ | 2.7 | $\begin{gathered} 10 \\ 15 \\ 10 \\ 4 \\ 25 \end{gathered}$ | $\mu \mathrm{A}$ <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA |
| Brightness Input Voltage (Pin 19) | Input Current $=750 \mu \mathrm{~A}$ | 3.0 |  | 4.3 | V |
| Output Matching (Note 1) |  |  |  | $\pm 20$ | \% |
| Clock input <br> Frequency, $f_{c}$ <br> High Time, $\mathrm{t}_{\mathrm{H}}$ <br> Low Time, $\mathrm{t}_{\mathrm{L}}$ | (Notes 5 and 6) | $\begin{aligned} & 950 \\ & 950 \end{aligned}$ |  | 500 | $\begin{gathered} \mathrm{kHz} \\ \mathrm{nS} \\ \mathrm{nS} \end{gathered}$ |
| Data Input <br> Set-Up Time, $t_{D S}$ Hold Time, $\mathrm{t}_{\mathrm{DH}}$ |  | $\begin{aligned} & 300 \\ & 300 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{nS} \\ & \mathrm{nS} \end{aligned}$ |
| Data Enable Input Set-up Time, $\mathrm{t}_{\text {DES }}$ |  | 100 |  |  | nS |
| Reset Pad Current (Die Version) |  | 8 |  |  | $\mu \mathrm{A}$ |

Note 1: Output matching is calculated as the percent variation $\left(I_{\text {MAX }}+I_{\text {MIN }}\right) / 2$.
Note 2: With a fixed resistor on the brightness input pin, some variation in brightness will occur from one device to another. Maximum brightness input current can be 2 mA as long as Note 3 and junction temperature equation are complied with.
Note 3: See Figures 7, 8 and 9 for Recommended Operating Conditions and limits. Absolute maximum for each output should be limited to 40 mA .
Note 4: The $\mathrm{V}_{\text {OUT }}$ voltage should be regulated by the user. See Figures 8 and 9 for allowable $\mathrm{V}_{\text {OUT }}$ vs. $\mathrm{I}_{\text {OUT }}$ operation.
Note 5: AC input waveform specification for test purpose: $\mathrm{t}_{\mathrm{r}} \leq 20 \mathrm{nS}, \mathrm{t}_{\mathrm{f}} \leq 20 \mathrm{nS}, \mathrm{f}=500 \mathrm{kHz}, 50 \% \pm 10 \%$ duty cycle.
Note 6: Clock input rise and fall times must not exceed 300 nS .

## Typical Performance Characteristics



Figure 7.



Figure 8.

Figure 9.

## Typical Applications



Figure 10. Typical Application of Constant Current Brightness Control


Figure 11. Brightness Control Varying the Duty Cycle

## Typical Applications



Figure 12. Basic Electronically Tuned Radio System


Figure 13. Duplexing 8 Digits with One MM5450.

## MOS 4-Digit Counter Circuits

## Introduction

The MIC5002, 5005 and 5007 are MOS counter circuits containing internal synchronous 4 -decade counters, static storage latches, BCD and 7 -segment outputs, multiplex logic, and leading zero blanking circuitry. These versatile devices can be used in a variety of applications, such as LED, incandescent, and gas discharge display drive. They also can be cascaded such that a large array or message panel can be driven.

## DESCRIPTION OF OPERATION

The operation of these devices is as follows:
Negative transitions at the Count input increment the $\div 10,000$ counter. This counter's state is set in the latches when the Transfer Input is low (logic 0). The Scan Input drives an internal $\div$ counter, routing one decade count at a time to the output via the 7 -segment decoder. The selected digit is indicated via the Digit Select output. The decoders are scanned from MSD (Most Significant Digit) to LSD (Least Significant Digit). Leading zeros, i.e., zeros which precede the non-zero numbers or the decimal point, are automatically blanked on each MSD to LSD scan, with the exception of the LSD, it selected with 5002 . Leading zero blanking is not available with the MIC5007.

## STROBED OPERATION

When strobing LEDs (Light-Emitting Diodes), only one character in the display is illuminated at any one time. However, a sufficiently fast strobe rate will allow the human eye to integrate the display resulting in apparently flicker-free characters. Since LEDs are diodes and therefore inherently unidirectional the MIC5002 seven-segment lines may be common to all four LED 7 -segment inputs. The Digit Select outputs provide the necessary control to ensure that only one character is enabled at any one time. As a result, only one buffer/ driver is required per 7 -segment line. This buffer need only be capable of handling the current for a single segment since it is never required to drive more than one segment at a time. The Digit Select buffer/driver, however, controls one entire character and therefore must handle the current required by up to seven separate segments plus the decimal point, if used. The apparent brightness of the display is approximately proportional to the average current. To produce a given brilliance in a 4 -digit display equal to the brilliance in a single continuously-ON digit would require four times the peak current required for the single digit. For example if 4 for a single digit maximum (peak) current. I ${ }_{\text {FRM }}$ equals average current $I_{\text {F(AV) }}$ at 5 mA per segment then in a 4-digit display $I_{\text {FRM }}$, of 20 mA per segment will be required to produce $I_{\text {F(AV) }}$ Of 5 mA with the same brightness.

## OPERATING CONSIDERATIONS

## Operating Considerations and Restrictions

The external Reset Input forces the scan control logic to MSD (Most Significant Digit). This condition will be maintained as long as the Reset is applied (Reset at logic 0 low state). The reset duration can then cause a variation in brilliance of the MSD (as compared to the other digits). This effect should be considered in determining system timing. It should also be noted that if the periodic reset is applied at a rate faster than the scan rate the less significant digits will never be allowed to turn on. Therefore $\mathrm{F}_{\text {Scan }}$ must be much greater than four times $\mathrm{F}_{\text {RESET }}$ Ideal timing would combine narrow reset pulses with the Frequency of reset pulses low compared to the frequency of the scan pulses.

## Transfer Operations

Transfer of any counter state begins with the Transfer input low but does not terminate until after the Transfer Input is taken back high and the next Count Input negative edge occurs. This feature allows the Count Input and Transfer to be operated asychronously but restricts the use of a reset pulse following a transfer pulse. To prevent the possible transfer of invalid data an external Reset Command must be delayed at least one Count Input pulse (negative transition) following a transfer.

## 4-DIGIT LED DISPLAY



## OUTPUT CHARACTERISTICS

The MIC5002/5/7 outputs were designed to drive commonemitter transistors. Output sink current is specified with the output directly driving the base of a PNP transistor whose emitter is connected to the $\mathrm{V}_{\mathrm{SS}}$ potential. Output source current is specified with the output directly driving the base of
an NPN transistor whose emitter is connected to $\mathrm{V}_{\mathrm{DD}}$, or ground. Therefore, in both cases the voltage at the output is clamped by the turned-on transistor. The MIC5002 provides a True/Complement input to select the desired logic state for a segment ON condition. The curve shown in Fig. 2 reflects the guaranteed minimum sink/source available at the outputs at various potentials of $\mathrm{V}_{\mathrm{GG}}$ (see Power Supply Considerations) with the following conditions:

1. Sink current measured at $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{SS}}-0.75 \mathrm{~V}$ (transistor clamp)
2. Source current measured at $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}+0.75 \mathrm{~V}$ (transistor clamp)
3. $\mathrm{V}_{\mathrm{DD}}=$ ground
4. $\mathrm{T}_{\mathrm{A}}=75^{\circ} \mathrm{C}$ (worst-case for measurement)

FIG. 2: OUTPUT CURRENT vs SUPPLY VOLTAGE, $\mathrm{V}_{\mathrm{GG}}$


FIG.3: TYPICAL OUTPUT CHARACTERISTICS


FIG. 4: TYPICAL OUTPUT CHARACTERISTICS


FIG. 5: TYPICAL OUTPUT CHARACTERISTICS


## INTERFACING WITH LEDS AND OTHER NUMERIC DISPLAYS <br> NOTES:

(1) $R_{L}$ is the current-limiting resistor and should be approximately:
$R_{\mathrm{L}} \times 10^{3}=\frac{\mathrm{V}_{\mathrm{SS}}-\mathrm{V}_{\text {set }}-\mathrm{V}_{\mathrm{F}}}{4\left[\mathrm{I}_{\mathrm{F}(\mathrm{AV})}\right]}$
$\mathrm{V}_{\mathrm{SAT}}=$ total for both transistors in segment lines and select lines
$V_{F}=$ LED diode forward voltage drop
$I_{F(A V)}=$ diode current (in milliamperes)
(2) See Power Supply Considerations

FIG. 6: INTERFACING WITH COMMON ANODE LED's

## (SUCH AS MONSANTO MAN-1.)



FIG. 7: INTERFACING WITH COMMON CATHODE LED'S
(SUCH AS HEWLETT-PACKARD 5082-7200 SERIES, MONSANTO MAN-3)


## INTERFACING WITH GAS DISCHARGE DISPLAYS

(SUCH AS SPERRY AND PANAPLEX II)


FIG. 9: INTERFACING WITH FILAMENT DISPLAYS
(SUCH AS PINLITE 03-15, LUMINETICS SERIES 90)
 ADDITIONAL RESISTOR ENSURES TOT
SHUT OFF OF PNP TRANSISTOR

## POWER SUPPLY

## Power Supply Consideration

All internal circuitry, including oscillators, of the MIC5002 operates from a single power supply, using only $\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{DD}}$ A provision is made, however, to bring in a more negative supply, $\mathrm{V}_{\mathrm{GG}}$, to Increase the drive capability of the output buffers.

For applications where a single supply is desired the lack of drive In the output buffers must be compensated. in order to assure a rapid pull-down at the circuit outputsitis recommended that $100 \mathrm{k} \Omega$ resistors be connected between the outputs and ground. In addition, several things can be done to compensate for the lack of drive that the displays will experience. These include:

1. Increasing $\mathrm{V}_{\mathrm{SS}}$. See output sink-source characteristics in Fig. 2 and Fig. 3.
2. Selecting high-gain transistor buffers. (Refer to TITIS 92 [NPN] and TIS 93 [PNP] transistors.)
3. Decreasing $R_{L}$ value and increasing Scan input duty cycle to be on (high state) more than $80 \%$ of the time.
4. Selecting red filter for GaAsP LED's to reduce background illumination and Increase contrast.
See also Operating Considerations.

## DECIMAL POINT CONTROLS

## Decimal Point Control Blanking

As described previously, zeros preceding the decimal point are blanked (on the MIC5002 only). The negative edge of the Decimal Point Input sets the blanking circuit to the unblank condition. Therefore an input is required for each MSD to LSD scan cycle since the blanking circuit is reset to the blanking condition at each MSD occurrence. A convenient method of
providing this clock input at the selected position is to use the Digit Select character enable lines, as illustrated in the following circuits. Since the Digit Select is a high-going signal when true, this signal must be inverted prior to entry to the Decimal Point Input (which requires a negative-going Signal).

## Decimal Point Left or Right

This feature is provided on the MIC5002 so that the device will operate displays with the decimal point physically located on the left or right of the selected digit. In the Decimal Point Right mode (Decimal Point control tied to ground), even though the Decimal Point input is triggered, unblanking will not commence until the next digit is enabled.

## CLOCKING DECIMAL POINT INPUT FOR COMMONANODE LED'S



FIG. 11: CLOCKING DECIMAL POINT INPUT FOR COMMON-CATHODE LED'S


## INTERNAL OSCILLATORS

## Count Oscillators

An internal Count Oscillator is provided for use where a constant input rate is desired (or it may be overridden by operating the Count Input directly from TTL/DTL levels). This feature provides a fixed time base for a count of 0 to 10,000, or use in such applications as DVMs (Digital Volt Meters) and A-D converters. A single capacitor on the input as shown in Fig. 12 may be used to control the oscillator frequency.
A resistor, shown as $R_{1}$ is not required, but may be used when desired to trim the frequency to a more exact setting. Typically, $R_{1}$, should be in the range of $30 \mathrm{k} \Omega$ to $150 \mathrm{k} \Omega$. A value below about $30 \mathrm{k} \Omega$ may prevent oscillation while resistances above $150 \mathrm{k} \Omega$ have little effect.

## Scan Oscillator

An internal Scan Oscillator is provided for use where a constant scanning or multiplexing rate is desired (or it may be overridden by operating the Scan Input directly from TTL/DTL levels). This feature provides an asynchronous scan rate requiring only a timing capacitor, as shown in Fig. 14, eliminating extra clocking circuits. A trimming resistor may also be used, similar to that shown in Fig. 12, if desired. A trimpot tied to ground, shown here as $R_{2}$, may be used instead to control the duty cycle of the Scan Input. The lower the value of $R_{2}$ the less time the Scan Input is at high and the selected digit is ON . (Note that $R_{1}$, or $R_{2}$ may be used but not both.)
Without resistors, the duty cycle of any given digit is about twenty-four per cent.

FIG.13: TYPICAL COUNT INPUT OSCILLATOR FREQUENCY vs. CAPACITANCE


FIG.14: CAPACITOR ON SCAN INPUT


FIG.15: TYPICAL SCAN INPUT OSCILLATOR FREQUENCY vs. CAPACITANCE


FIG.12: CAPACITOR ON COUNT INPUT


# Application Note 7 

Six Decade Counter/Display Totalizer

## Introduction

The Micrel MIC50395 was developed to provide counting system for most needs. This device consists of six, synchronous, up down decade counters with a data store and an auxiliary storage register that may be compared with the counter value. The circuit is relatively insensitive to power supply variation, and can interface with CMOS logic using power supplies in the 10 to 15 volt range. Counting speeds up to 1.0 MHz are permissable and the circuits are readily cascaded.
The MIC50395 uses positive logic, i.e., logic 1 is the more positive level in the following description:

## DESCRIPTION OF OPERATION

## COUNTER

The positive going edges of a pulse train at the COUNT input (pin 36) are standardized by an internal monostable to a fixed pulse width thereby giving only a minimum value to the time for which the input pulse must stay high. This pulse is applied synchronously to the six decades and if the UP/DOWN input is a logic 1 the counters will be incremented, if at logic 0 then the counters will be decremented. At any time the value in the counter will be set back to zero if the CLEAR COUNTER input goes to a logic 1 for $2 \mu \mathrm{~S}$ or longer. This resetting action occurs whether or not there is a counting input pulse train by forcing the counters directly to 0 .


Figure 1: Load Counter, Register Timing

In addition to resetting it is also possible to preset any desired value into the counter. This is done sequentially decade by decade, under control of the LOAD COUNTER command in the following manner. If LOAD COUNTER is taken to logic one a minimum of $2 \mu \mathrm{~S}$ prior to the positive transition of the digit output of the digit being loaded, the chip will latch this command and the BCD data presented to the counter will be loaded upon the negative transition of the digit strobe. It is thus possible to load each of the 6 counters individually if required. While the counter is being loaded the counting input is inhibited. Internally the load counter command is synchronized to the scan oscillator. Thus if LOAD COUNTER is brought to a logic zero in the middle of a digit strobe, the counter will remain inhibited until the next interdigit blanking time. A separate COUNT INHIBIT control is provided to stop the applied count inputs from being accepted while this signal is a logic 1 .

The counter section has two control outputs, a CARRY from the most significant decade and a ZERO SIGNAL that indicates when the counter contents are zero. These signals are suppressed during LOAD COUNTER operations to avoid a spurious output being given during a counter presetting operation.

## COMPARISON AND REGISTER

The six digit storage register may be preset to any value by bringing the LOAD REGISTER signal to logic 1 . The presetting sequence is exactly the same as for the counter. The value on the REGISTER BCD INPUTS being loaded decade by decade by the six digit signals in the order "most significant" (digit 6) to "least significant" (digit 1). The outputs of this register are compared continuously with the value currently in the counter; this comparison is made in parallel and not decade by decade. When the two values are the same an EQUAL signal is given, however, during presetting of either the counter or the register, the CARRY, ZERO and EQUAL signals are inhibited so that no false intermediate comparison result is given. Since the counter and the register have separate BCD inputs, both may be preset simultaneously if desired. The value held in the register can only be altered by the BCD inputs. The Count Input is not inhibited during load register operations.

## DIGIT SCANNING AND OUTPUT FUNCTIONS

The digit scan counter is timed from an internal oscillator which may be driven externally from the SCAN input. A capacitor attached from $\mathrm{V}_{\mathrm{SS}}$ to this pin will determine the scan frequency when an external logic drive to this pin is not used. Internal circuitry gives a fixed delay to the DIGIT OUTPUT


COUNT INHIBIT


Figure 2: Up/Down Count Timing
signal to ensure that there is a gap between each digit strobe, thus a "ghosting" effect in a displayed output due to the storage time of external display driver transistors is eliminated. This is the interdigit blanking time. Typically this time can range from 3 to $10 \mu \mathrm{~S}$. SET input is used to force the digit strobe counter to the digit 6 position for purposes of synchronizing the counter output. The digit counter outputs are gated by the interdigit blanking period and appear as DIGIT STROBE OUTPUTS. The counter outputs are not directly multiplexed but are buffered by a 6 digit latch controlled by the STORE command. The outputs of the latch go directly to the output multiplexer, thus when the STORE signal is at logic 0 the counter contents are directly available, but as soon as STORE goes to logic 1 the value present as the signal changed is retained and subsequent changes in counter value are ignored. The contents of the store are read out, digit by digit the scan counter again performs this function in the order most significant to least significant - and appear on BCD OUT pins. The four bits in each BCD digit are encoded simultaneously to seven segment code and appear as SEGMENTS OUT and can be used to drive a suitable 7 segment display. The SET operation will also turn off these seven outputs, blanking the display, as well as setting the digit counter to digit 6 . This is to prevent possible destruction of an LED type display when $\overline{\text { SET }}$ is a prolonged signal. Frequently it is required to display only significant numbers, in which case taking the LZB control to a logic 0 will blank the leading zeros in the seven segment output.

## INTERFACING WITH THE MIC50395

The wide range of power supply, 10.0 to 15.0 V , makes the counting system particularly suitable for interfacing with CMOS logic.
A. Segment output - these transistors can source 10 mA from the $\mathrm{V}_{\mathrm{SS}}$ supply, there is no internal pull down to $\mathrm{V}_{\mathrm{DD}}$ when the transistor is turned off. These transistors are capable of driving small LED displays directly via series resistors.
B. Digit outputs - a push pull configuration is used here as the most suitable arrangement for driving both external logic and display drivers. These outputs supply 3.0 mA max from $V_{S S}$ and sink $30 \mu \mathrm{~A}$ to $\mathrm{V}_{\mathrm{DD}}$.
When higher power displays are used the segment outputs should be buffered by an emitter follower in order to provide the extra current.


Figure 3: Segment Driver


Figure 4: Digit Driver


Figure 5: Driving LED Displays Directly

The BCD OUTPUTS, EQUAL, ZERO and CARRY are also push-pull. Output drive capabilities are listed in the following table:

|  | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{OH}}$ |
| :--- | :--- | :--- |
| Segment Output <br> (Pins 4-10) | $\mathrm{V}_{\mathrm{SS}}-3 \mathrm{~V}$ at 10 mA <br> (verage over one <br> digit cycle) |  |
| Digit Outputs <br> (Pins 24-29) | $\mathrm{V}_{\mathrm{DD}}$ at no load <br> $0.2 \mathrm{~V}_{\mathrm{SS}}$ at $30 \mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{SS}}-2 \mathrm{~V}$ at 3.0 mA |
| Equal/Zero/Carry <br> (Pins 23, 39,38) | $\mathrm{V}_{\mathrm{DD}}$ at no load <br> $0.2 \mathrm{~V}_{\mathrm{SS}}$ at $30 \mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{SS}}-2 \mathrm{~V}$ at 1.5 mA |

The following inputs, COUNT, STORE, UP/DOWN, COUNT INHIBIT, CLEAR, LZB, and LOAD REGISTER have no internal current sources and must therefore be driven from sources that give correct logic 1 and 0 levels-open collector circuits, or switches without pull down resistors for example, may not be used. If any of the above functions are not required then those pins should be tied to the appropriate supply, that is to $V_{S S}$ for logic 1 and $V_{D D}$ for logic 0 . SET has an internal transistor that pulls the pin to $\mathrm{V}_{\mathrm{SS}}$, if unconnected, thus the driving circuit should be able to sink this current, approximately $60 \mu \mathrm{~A}$, when pulling the input to logic 0 . The COUNTER BCD and REGISTER BCD inputs have two internal transistors, one static and one switched as a precharge, that pull to


Figure 6: BCD Switch Matrix
$V_{D D}$. The static current is $<350 \mu \mathrm{~A}$ to $\mathrm{V}_{D D}$ when the input is taken to Vss: the dynamic current from $V_{S S}$ is 1 mA while the transistor is on. The dynamic precharge ensures that even with the large capacitive loading and leakage current of a switch matrix at these pins, the correct data will be entered at the maximum digit scan frequency.

An example of a switch matrix input illustrates this operation. Six binary coded decimal switches are used, one for each decade, the switches being enabled by the corresponding DIGIT STROBE output, with the paralleled switch outputs connected to the COUNTER (or REGISTER) BCD inputs. The DIGIT STROBE outputs are separated by the interdigit blanking time and it is only during this time that the precharge transistors at the BCD inputs are all pulled to logic $0\left(\mathrm{~V}_{\mathrm{DD}}\right)$. After this blanking time the next DIGIT STROBE output will in its turn switch to logic 1 (only one out of six is ever on) and pull those BCD inputs selected by the switch and diode matrix to


Figure 7: Scan Frequency vs. External
logic 1. This value is loaded into the corresponding register or counter stage, i.e. the switch matrix driven by DIGIT STROBE 6 will be loaded into MSB of the register or counter. As the DIGIT STROBE switches back to logic 0 the next interdigit blanking time begins and the inputs are all pulled back to logic 0 again by the internal precharge. It is possible for the DIGIT STROBE outputs to drive both the switch matrix and a display. If the COUNTER \& REGISTER BCD inputs are connected in parallel they may still be driven directly from the DIGIT STROBE outputs.
When the scan oscillator is free running the SCAN input may use an external capacitor to set the scanning frequency to a particular value. The signal seen at the pin is a ramp determined by the capacitance, followed by a period clamped at $\mathrm{V}_{\mathrm{SS}}$. This period clamped at $\mathrm{V}_{\mathrm{SS}}$ is determined by the internal oscillator and is the interd igit blanking period. During this time the DIGIT STROBE outputs are all turned off.

When the SCAN input is driven externally this fixed interdigit period remains plus the time at which the synchronizing signal is at logic 0 . Making the interdigit blanking time independent
of the external synchronizing signal requires only the addition of a resistor and capacitor.
Time $A$ is the interdigit blanking time, time $B$ should be greater than $2 \mu \mathrm{~S}$-a range of 2 to $5 \mu \mathrm{~S}$ is suitable and time C may be from infinity to $30 \mu \mathrm{~S}$. If time C is made too short then the interdigit blanking circuit never resets itself and will stay at logic 0 and no DIGIT STROBE outputs will appear.

## TYPICAL MIC50395 APPLICATIONS

## BATCH CONTROL

In many situations involving the metering of material, whether as a liquid, individual items or revolutions of a spindle, a two step operation is required for better efficiency. The flow is started at the maximum speed and at a preset point before the end of the operation a signal is required to slow down and eventually stop the equipment. Such applications could be as diverse as filling sacks with cement or controlling the turns on a transformer bobbin. A block diagram of such a system is presented. Pressing the start switch allows the input to the $D$ flip flop to go to logic 1. This is clocked by the DIGIT STROBE 6 so that a synchronous signal at least one complete scan counter cycle long is obtained. This signal is used as LOAD COUNTER and LOAD REGISTER, the two controls being tied in parallel for simultaneous loading. It does not matter how long the load signal is as long as it is at least one scan cycle long and changes synchronously with the scan signal. The two values representing total quantity and "slow down"

Figure 8: External Drive To Scan Input



Figure 9: Batch Control
quantity are set on the digit switches and these values are loaded at the beginning of each cycle. Once the counter register loading is complete, a start signal is generated to set the equipment in operation. The train of pulses representing
the measured quantity is counted, the UP/ DOWN control is in the down mode. Thus with two quantities at, for example, 10,000 and 500 , the counter starts off with 10,000 loaded and counts toward zero. When the counter reaches 500 an EQUAL signal is generated and this sets the signal controlling the brake. A further 500 pulses and the counter reaches zero, an output on the ZERO pin resets the start flip flop and the equipment is brought to reset awaiting a new start signal. In such an operation the display outputs would probably not be used.

This application can be extended by using the ZERO output to control the UP/DOWN input. The operation is identical but the start signal also sets a latch into the count down state. As ZERO is detected this latch is reset so that the counter mode is now up. Even with a braking facility there may be an "overrun" and the value now held in the counter and displayed is the extra quantity. The operator may now decide if this extra quantity is within the tolerance allowed for the job and to take whatever action is necessary.

## POSITIONAL MEASUREMENT

Positional measurement can readily be made using this circuit, the six decades gives considerable accuracy in one package. The two quadrature signals from a graticule type displacement measurement system must be converted to


Figure 10: Positional Measurement
count impulses and an UP/DOWN signal. If the measurement zero datum is in the middle of the measurement area then the following counting conditions arise:

| Direction <br> of Movement | Displayed sign <br> + or - <br> Of Datum | Count <br> Direction |  |
| :--- | :---: | :--- | :--- |
| RIGHT | - | DOWN | ZERO DATUM <br> RIGHT |
| LEFT | + | UP | DOWSED |$\quad$| ZERO DATUM |
| :--- |
| LEFT |

COUNT edge (Fig. 2) that ZERO has as much longer propagation delay than the EQUAL output. In the event that the register is not used it may be loaded with zeros-by giving a LOAD REGISTER command with the BCD inputs as zero and the EQUAL output then used as zero detect. This has the advantage of increasing the system speed for although the counter can accept inputs up to 1.0 MHz ; the propagation delay of the outputs is too long to allow a control signal to be changed between clock pulses at this counting rate. In this example UP/DOWN has to be controlled and using the faster output enables a higher counting speed to be used; if necessary in this case, approximately 600 kHz instead of 300 kHz .

## GREATER THAN—LESS THAN DETECTION

The availability of an EQUAL output facilitates the generation of greater than and less than signals. The only requirement is the circuit is set into the correct initial state. When the counter has the same value as the register, the generation of the "greater/less than" signal depends on the direction of count, i.e. from this EQUAL condition count up gives "greater than" and count down gives "less than". EQUAL is gated with UP and with DOWN and these are connected to the D inputs of two D flip flops that are both clocked by the counting pulse. As EQUAL is reached, the two flip flops are reset, but the next count pulse after the EQUAL condition will set one or the other flip flop, and thereby provide the appropriate signal.

## AUTOMATIC STOP

The COUNT INHIBIT input may be used to stop the counter automatically when the EQUAL or ZERO outputs are connected directly to this input. As EQUAL, for example, goes to a logic 1, then further counting is inhibited when this signal is connected directly to COUNT INHIBIT. Since no more count inputs are accepted, the EQUAL value remains and blocks the counting action. The operation of CLEAR, LOAD REGISTER or LOAD COUNTER can be used to start the system counting again.


Figure 11: Less Than Greater Than

## MIC8030/MIC8031 Application Hints on Compatibility with Display Drivers Produced by AMI and HOLT

The MIC8030/MIC8031 can be made compatible with all bonding options of the Gould-AMI S4520 as well as all bonding options of the HOLT HI-8010. However, the high voltage supply must be positive with respect to ground for the MIC8030/MIC8031. Both AMI and HOLT use a negative High Voltage. See MIC8010/11/12/13 family for drop in replacements in existing sockets.
High Voltage Supply

| Device | Vmin | Vmax | Absolute <br> Max |
| :--- | :---: | :---: | :---: |
| MIC8031 | 20 V | 100 V | 110 V |
| MIC8030 | 20 V | 50 V | 75 V |
| HI-8010 | Vlogic-35V | +0.3 V | Vlogic-35V |
| S4520 | Vlogic-32V | +0.3 V | Vlogic-32V |

## Logic Power Supply

| Device | Vmin | Vmax | Absolute <br> Max |
| :--- | :---: | :---: | :---: |
| MIC8031 | 4.5 V | 16.5 V | 18 V |
| MIC8030 | 4.5 V | 5.5 V | 18 V |
| HI-8010 | 3.0 V | 18.0 V | 18 V |
| S4520 | 3.0 V | 16.0 V | 17 V |

As can been seen above, the MIC8030/MIC8031 are superior to both AMI and HOLT in the voltage that can be applied to a Dichroic LCD display. Using the MIC8030/MIC8031 allows for a derating of $50 \% / 70 \%$ if operated at 35 V ; the $\mathrm{HI}-8010$ allows for no derating at 35 V and the S4520 allows for no derating at 32 V .

When placing the MIC8030/MIC8031 in a pin compatible configuration on a board which previously used a HOLT or AMI device, care must be taken before changing the polarity of the High Voltage Supply, to reverse the direction of any polarized filter capacitor on the High Voltage line, as well check any other circuit (like a zener diode, etc) which contacts the High Voltage line.

The pin out drawings match the MIC8030/MIC8031 to the S4520. By moving the No-Connect, from pin 41 to pin 13 and shifting the displaced signals clockwise, the pin out can be matched.

Other pin outs that can be matched are the S4520A, S4520B, S4520C, S4520S, S4520F, S4520G, H-8010L5, HI-8010L6, HI-8010L7, HI-8010C5, H1-8010C6, and the HI-8010C7. Other packaging options are available, all options must use a positive $V_{B B}$.


MIC8030/MIC8031 Standard 44 Pin Quad Package


## SECTION 5: HIGH VOLTAGE SEMICUSTOM POWER ARRAY

MPD8020 CMOS/DMOS Semicustom High Power Array ..... 5-2
Application Hint 1 MPD8020 Kit Part Application Hint ..... 5-18
MPD8020 ASIS Design Package Overview ..... 5-20
MPD8020-0011 ЗФ DC Brushless Motor Predriver ..... 5-24
MPD8020-0012 Current Mode Buck Switching Regulator Controller ..... 5-26
MPD8020-0013 PWM "Smart" Lamp Driver ..... 5-28
MPD8020-0014 High Current Sink/Source Driver ..... 5-30
MPD8020-0015 Current Mode Buck Switching Regulator Controller ..... 5-32

## MPD8020

## CMOS/DMOS SEMICUSTOM

## HIGH VOLTAGE ARRAY

## CONCEPT

The MPD8020 is a monolithic I.C. semiconductor array of low voltage CMOS analog and digital circuits on the same chip with high voltage DMOS power transistors. For quick turnaround time, wafers are held at the last step (metalization) where the customer's specific metal interconnect pattern makes each wafer run into thousands of custom I.C.'s. These smart power ASIC's (Application Specific I.C.'s) cast in silicon the proprietary advantages of the customer's design even for moderate volume applications, and give the customer a size, reliability and performance advantage over the competition!

## GENERAL DESCRIPTION

The MPD8020 CMOS/DMOS Semicustom High Voltage Array uses Micrel's proprietary process to combine TTL/CMOS compatible high speed CMOS logic, CMOS analog, and high voltage DMOS power drive circuits on the same monolithic I.C. A single +5 Volt to +15 Volt supply powers the logic and analog circuitry while the high voltage portion functions at voltages of from +20 Volts to +100 Volts. An optional internal voltage pump with the help of two external components generates an extra voltage such that the high side gates of the power N -channel DMOS FET's are driven approximately 15 Volts above the +100 Volt supply allowing rail-to-rail high voltage switching.
The MPD8020 in combination with Micrel's CAD systems, CAE simulations (SPICE, HILO, TIMVER, etc.) and an experienced fab and test group give a design engineer a highly versatile means of taking a circuit idea from concept to packaged silicon.

## AVAILABLE IN:

- Chip Form
- 16 to 48 pin plastic DIP's
- 16 to 48 pin ceramic DIP's
- Ceramic LCC's
- Surface mount packages
- PLCC
- Fused lead PLCC and DIP's
- Custom packages


## FEATURES

- 16 N -Channel DMOS power FET's (fully floating sources, gates and drains), each $100 \mathrm{~V}, 200 \mathrm{~mA}$, and 10 ohms.
- DMOS can be paralleled for $100 \mathrm{~V}, 3.2 \mathrm{Amp}, 0.625 \mathrm{ohm}$ single, half bridge, full bridge or bilateral switches.
- 200 CMOS gates in an uncommitted gate array.
- 12 TTL/CMOS I/O buffers.
- 3 op amp / comparator / Schmitt Triggers.
- 1 unity gain analog buffer.
- Bandgap reference (1.25 V/2.5 V).
- Overtemperature sensor.
- Voltage pump (drives high side gates above $\mathrm{V}_{\mathrm{dd}}$ ).
- 16 medium current sink pre-drivers.
- 16 high voltage level-shifting high side pre-drivers.
- Separate analog and digital ground ( $V_{S S}$ ) pads.
- Numerous logic I/O, high voltage I/O, $\mathrm{V}_{\mathrm{Cc}}$ and $\mathrm{V}_{\mathrm{dd}}$ pads.
- Miscellaneous resistors, capacitors, and a zener.
- Available to military temperature range specifications.
- Selection of military, commercial, and power packages.


## APPLICATIONS

| - Switching regulators | - 3 phase driver |
| :--- | :--- |
| - Motor control | - Lamp driver |
| - Bilateral analog switching | - Differential line driver |
| - High voltage switching | - Automotive switching |
| - Relay and solenoid driver | - Printer solenoid driver |
| - Smart switch with | - High voltage display |
| bus decode | driver |

- Half or full bridge driver


MPD8020 CMOS/DMOS/Bipolar Semicustom Array

Protected under Patent Numbers: \#4,951,101; \#4,979,001

## MPD8020 MACRO CELL MENU

- 16 fully floating $100 \mathrm{~V}, 200 \mathrm{~mA}$, 10 ohm Vertical-DMOS FET's
- 16 high voltage 100 V P and $N$ channel level shifters (made up of 32 cross coupled 20 to $50 \mathrm{mAP} \& N$ channel pairs)
- 200 CMOS gates in an uncommitted gate array
- over 30 pre-designed logic "templates" of shift registers, decoders, flip-flops, NAND gates, NOR gates, etc.
- general purpose op amps, comparators and Schmitt Triggers, implemented in the gate array
- 12 TTL/CMOS I/O buffers
- 16 logic predrivers (with logic enable) for bottom side DMOS drive
- 3 configurable op amp / comparator / Schmitt Trigger cells which can be hooked-up as:
- ground sensing or $V_{C C}$ sensing amplifiers or comparators
- folded cascode high performance amplifiers
- NPN input amplifiers
- programmable bandwidth / power consumption amplifiers
- A unity gain buffer with adaptive bias (to drive large loads with minimum quiescent current)
- A bandgap reference with a 1.25 V output plus multiple programmable outputs up to $\mathrm{V}_{\mathrm{CC}}$
- An over-temperature protection circuit with programmable temperature trip points and hysteresis
- A master bias programming circuit for all the linears
- A high voltage $\mathrm{V}++$ "doubler" for N -channel gate drive above the $+100 \mathrm{~V} \mathrm{~V}_{\mathrm{dd}}$ rail
- A low voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) pass regulator to drive a local low voltage analog and digital power supply from the high voltage supply
- Multiple current mirrors both at high ( 100 V ) and low ( 15 V ) levels
- Floating zener clamps, avalanche zeners, references and Schottky diodes
- Diffusion, diffusion P-well, pinched and poly resistors
- 40 picofarads of on-chip capacitance
- Isolated PNP and NPN transistors


## What MICREL Supplies with the MPD8020

- MPD8020 CMOS/DMOS Semicustom High Voltage Array Data Sheet
- MPD8020 Kit Part\#1, Analog SSI and MSI Circuits
- Kit parts in a 40 pin DIP with eleven commonly used analog circuits
- Kit Part \#1 data sheet with specifications and application hints
- MPD8020 Kit Part \#2, Digital SSI and MSI Circuits
- Kit parts in a 40 pin DIP with eight revealing digital circuits for checking speed and digital timing characteristics (also some analog circuits implemented in the gate array)
- Kit Part \#2 data sheet with specifications and application hints
- Highly experienced design and applications engineers on call to discuss how to optimize putting a complex analog, digital, and power circuit on one I.C.


## What MICREL Needs from You - the Designer

- System block diagram with basic I/O specifications, or
- Schematic of circuit implemented with analog, digital and discrete power transistors plus the I/O specifications, or
- Breadboard using our kit parts plus "glue" logic and I/O specifications, or
- Spice and Hi-Low netlists or any other compatible computer generated description and I/O specifications.


## Typical Semicustom Design Cycle Following Exploratory Discussions and Contract Initiation

Week Action

1 Design \& Customer Interface
2 Design \& Customer Interface
3 Electrical \& Layout Computerized Checks
4 Mask Generation
5 Mask Generation
6 Apply ASIC Masks to Preprocessed Wafers
7 Wafer Test
8 Package Test Units
9 Final Test, QA \& Ship 25 Units

## DETAILED COMPONENT

AND PAD LISTING: This diagram lists the components available to the designer for laying out an MPD8020 semicustom circuit. The I/O pads shown around the periphery represent the total number available; all pads are not normally used in a given circuit/package combination.


## MPD8020 ELECTRICAL SPECIFICATIONS

## MPD8020 SPECIFICATIONS AND MASK PROGRAMMABILITY

The MPD8020 is a highly versatile mask programmable semicustom chip and the electrical specifications of the predesigned macros cannot be fully specified for all possible bias currents and all possible transistor combinations. For example, the linear block op amp will exhibit different gain bandwidth, slewrate, and input voltage capabilities, depending on the transistors used and the bias current into the current mirrors. The hysteresis and trip points of the overtemperature protection macro and the Schmitt trigger similarily are a function of what the designer specifies in the I/O parameters.

The following specifications are examples of how the MPD8020 can function, but should not be considered the final word on performance specifications.

Greater speed, lower offsets, different operating ranges are all available by making engineering tradeoffs and by exercising design options.

## Absolute Maximum Ratings

Storage Temperature Ts . . . . . . . . . . -65 to $+150^{\circ} \mathrm{C}$
Operating Temp Ta MIC8020 ..... 0 to $+70^{\circ} \mathrm{C}$

DC Input Voltage
lonivinnet ain to Vol
(any input pin to Vss) . . . . . . . . . . . . . . . . . +0.5 Volts
Vcc Supply Voltage . . . . . . . . . . . . . . . . . . 18 Volts
Drain-Source Voltage Bvdss . . . . . . . . . . . . . 110 Volts
Drain-Gate Voltage
Continuous Drain Bvdgr, Rgs=20K-ohm 110 Volts Id . . . . . . . . . . . . . . . . 200mA
Current per output
Pulsed Drain Current
Ip ................... 500mA per outlet Gate-
Source Voltage

## N-CHANNEL DMOS POWER FET'S

The 16 DMOS power FET's are fully floating between ground and Vdd. Normally a 35 V gate-to-source protection diode is inserted to protect the gate from excessive transients. Each DMOS FET may be tied to Vdd, ground, or in between. Paralleling 2 or more DMOS FET's reduces the "ON" resistance and increases the current handling capability in a ratio directly proportional to the number of FET's used.


Electrical characteristics @ Vss=OV T $=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 BV ${ }_{\text {dSs, dpal }}$ | $V_{\text {in }}=O V ; I_{\text {d }}=100 \mu \mathrm{~A}$ | 100 |  |  | V |
| $2 \mathrm{I}_{\text {( }}$ (continuous) | $\mathrm{V}_{\text {in }}=15 \mathrm{~V} ; \mathrm{V}_{\text {out }} \leq 2 \mathrm{~V}$ | 200 |  |  | mA |
| 3 lo (pulse) | $\mathrm{V}_{\text {in }}=15 \mathrm{~V} ; \mathrm{V}_{\text {out }} \leq 8 \mathrm{~V}$ (note 1) | 500 |  |  | mA |
| $4 \mathrm{R}_{\mathrm{DS}}$ (15V) | $V_{\text {in }}=15 \mathrm{~V} ; \mathrm{I}_{\mathrm{D}}=100 \mathrm{~mA}$ (note 1) |  | 8 | 14 | ohm |
| $5 \mathrm{R}_{\text {DS }}(10 \mathrm{~V})$ | $V_{\text {in }}=10 \mathrm{~V} ; \mathrm{I}_{\mathrm{D}}=100 \mathrm{~mA}$ (note 1) |  | 9 | 24 | ohm |
| 6 loss | $\mathrm{V}_{\text {in }}=O \mathrm{~V} ; \mathrm{T}_{\mathrm{i}}=125^{\circ} \mathrm{C}, \mathrm{V}_{\text {DS }}=100 \mathrm{~V}$ |  | 100 | 1000 | $\mu \mathrm{A}$ |
| 7 V th | $\mathrm{I}_{\mathrm{D}}=1 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DS}}=\mathrm{V}_{\mathrm{GS}}$ |  | 3 | 5 | V |
| 8 V DS (on) | $\mathrm{I}_{\mathrm{D}}=100 \mathrm{~mA} ; \mathrm{V}_{\text {in }}=15 \mathrm{~V}$ (note 1) |  |  | 1.4 | V |
| $9 \mathrm{C}_{\text {iss }}$ | (note 2) |  | 35 | 60 | pF |
| $10 t_{d}$ (on) | (notes 1 \& 3); $\mathrm{V}_{\text {in }}=\mathrm{OV}, 15 \mathrm{~V} ; \mathrm{R}_{\mathrm{s}}=50$ ohm |  | 33 | 40 | ns |
| $11 t_{t}$ (off) | (notes 1 \& 3); $\mathrm{V}_{\text {in }}=\mathrm{OV}, 15 \mathrm{~V} ; \mathrm{R}_{\mathrm{s}}=50 \mathrm{ohm}$ |  | 50 | 70 | ns |
| 12 l in | $\mathrm{V}_{\text {in }}=O \mathrm{~V}$ or $\mathrm{V}_{\text {in }}=15 \mathrm{~V}$ |  | 1 | 10 | $\mu \mathrm{A}$ |

Note 1—Pulse test; pulsewidth $\leq 300 \mu \mathrm{~S}$, duty cycle $\leq 2 \%$
Note 2-Guaranteed by design, but not tested on a production basis.
Note $3-R_{L}=1000$ ohm non-inductive 10 W resistor to 100 V supply; measured form $50 \%$ of input to $50 \%$ of output.

## HIGH VOLTAGE LEVEL SHIFTERS

The 16 possible level shifters are each made up of 2 N -channel and 2 P -channel high voltage, thick gate oxide (capable of withstanding the full $\mathrm{V}^{++}$supply in either direction), transistors connected in 2 cross coupled pairs. Multiple level shifters or augmented outputs may be metalized-in for greater drive capability.
The 64 high voltage CMOS transistors (used in the level shifters) are also available in uncommitted form for high voltage logic and use as switching and pass devices for voltage regulators.


Electrical characteristics @ Vss=OV, Vcc=15V, Vdd=100V, 1 open source DMOS connected to the $\overline{\mathrm{Q}}$ output, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $1 \mathrm{BV}_{\text {DSs, DRAIN }}$ | $\mathrm{V}_{\text {in }}=\mathrm{OV} ; \mathrm{I}_{\mathrm{D}}=100 \mu \mathrm{~A}$ | 100 |  |  | V |
| $2 \mathrm{~V}_{\text {in }}$ low | $\left\|\mathrm{I}_{\text {in }}\right\| \leq 1 \mathrm{~mA} @ \mathrm{~V}_{\text {out }}=100 \mathrm{~V}$ |  | 7.8 | 2.5 | V |
| $3 \mathrm{~V}_{\text {in }}$ high | $\mathrm{I}_{\mathrm{D}}=100 \mathrm{~mA} ;($ note 1$)$ | 12.5 | 7.6 |  | V |
| $4 \mathrm{t}_{\mathrm{d}}$ (on) | (notes $1 \& 2$ ); $\mathrm{R}_{\mathrm{s}}=50$ ohms |  | 37 | 65 | ns |
| $5 \mathrm{t}_{\mathrm{t}}($ (off) | (notes $1 \& 2) ; \mathrm{R}_{\mathrm{s}}=50$ ohms |  | 35 | 60 | ns |

Note 1-Pulse test; pulsewidth $\leq 300 \mu \mathrm{~S}$, duty cycle $\leq 2 \%$
Note $2-\mathrm{R}_{\mathrm{L}}=700$ ohm non-inductive 10 W resistor to a 70 V supply; measured from $50 \%$ of input to $50 \%$ of output.

## GROUND SENSING OP AMP FROM A LINEAR MACRO

A configurable linear gain macro metalized as an op amp with P-channel MOS transistors in the input is capable of sensing linear signals down to (and approximately 300 millivolts below) ground. The gain, bandwidth, slewrate, etc. are functions of the master bias current fed to the op amp. The following specifications are one snapshot of the op amp at the bias and voltage shown below.
Other op amp options include NPN bipolar inputs, N -channel MOSFET inputs, and lighter frequency compensation.


All of the linear macro implementations, with the exception of the linear buffer, are intended to drive light loads (i.e. another op amp, a comparator, a gate, etc.) and so they are tested with high impedance loads on the order of a megaohm. Gain degradation should be expected at loads of 100 K ohms or less.

Electrical characteristics @ Vss=OV, Vcc=15V, Rbias $=390 \mathrm{~K}$ Ohms, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $1 \mathrm{~V}_{\text {in }}$ Range |  | -0.3 |  | 13.5 | V |
| $2\left\|\mathrm{~V}_{\text {os }}\right\|$ | $\mathrm{V}_{\text {in common mode }}=7.5 \mathrm{~V}$ |  | 2.7 | 30 | mV |
| $3 \mathrm{~V}_{\text {out }}$ Swing | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M}$ ohm | 0.2 |  | 13.0 | V |
| 4 AV oL | $\mathrm{V}_{\text {in common mode }}=7.5 \mathrm{~V}$ | 1.5 | 25 |  | $\mathrm{~V} / \mathrm{mV}$ |
| 5 CMRR | $\mathrm{V}_{\text {in }}=5 \mathrm{~V}, 10 \mathrm{~V}$ | 40 | 88 |  | dB |
| 6 PSRR | $\mathrm{V}_{\text {cc }}=14 \mathrm{~V}, 15 \mathrm{~V}$ | 50 | 88 |  | dB |
| 7 Slew Rate | $\mathrm{V}_{\text {REF }}=7.5 \mathrm{~V}, \mathrm{~V}_{\text {in }}=7 \mathrm{~V}, 8 \mathrm{~V}$ |  | 3 |  | $\mathrm{~V} / \mu \mathrm{s}$ |
| 8 Bandwidth | -3 dB small signal unity gain |  | 4 |  | MHz |
| $9\left\|\mathrm{l}_{\text {in }}\right\|$ | $\mathrm{V}_{\text {in common mode }}=7.5 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{~A}$ |

## GROUND SENSING COMPARATOR FROM A LINEAR MACRO

A linear macro, configured as a comparator with ground sensing inputs, has P-channel MOS inputs and like the ground sensing op amp can accept signals down to approximately 300 millivolts below ground. The gain and response speed are a function of the bias and supply voltage. The following specifications are one snapshot of the comparator at the bias and voltage shown below.
Other comparator options include NPN bipolar inputs, N -channel MOSFET inputs, and higher bias for increased accuracy, higher input voltage range, and speed respectively.

All of the linear macros, with the exception of the linear buffer, are intended to drive light loads (i.e. op amps, gates, etc.) and so are tested with high impedance loads on the order of a megaohm. Gain degradation should be expected at loads of 100 K ohms or less.

Electrical characteristics @ Vss $=\mathrm{OV}, \mathrm{Vcc}=15 \mathrm{~V}$, Rbias $=390 \mathrm{~K}$ Ohms, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $1 \mathrm{~V}_{\text {in }}$ Range |  | -0.3 |  | 13.5 | V |
| $2\left\|\mathrm{~V}_{\text {os }}\right\|$ | $\mathrm{V}_{\text {in common mode }}=7.5 \mathrm{~V}$ |  | 2.5 | 30 | mV |
| 3 CMRR | $\mathrm{V}_{\text {in common mode }}=5 \mathrm{~V}, 10 \mathrm{~V}$ | 60 | 65 |  | dB |
| 4 PSRR | $\mathrm{V}_{\text {cc }}=14 \mathrm{~V}, 15 \mathrm{~V} ; \mathrm{V}_{\text {in common mode }}=7.5 \mathrm{~V}$ | 50 | 53 |  | dB |
| 5 AV oL | $\mathrm{V}_{\text {in common mode }}=7.5 \mathrm{~V}$ | 1.5 | 10 |  | $\mathrm{~V} / \mathrm{mV}$ |
| $6 \mathrm{~V}_{\mathrm{OH}}$ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M}$ ohms to ground | 13.4 | 14.8 |  | V |
| $7 \mathrm{~V}_{\mathrm{oL}}$ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M}$ ohms to ground |  | 0.01 | 0.5 | V |
| 8 Response, TTL | $\mathrm{V}_{\text {REF }}=1.4 \mathrm{~V} ; \mathrm{V}_{\text {in }}=0.8,2.0 \mathrm{~V} ;$ note 1, note 2 |  | 290 | 300 | ns |
| 9 Response, 110 mV | $\mathrm{V}_{\text {REF }}=1.4 \mathrm{~V} ; \mathrm{V}_{\text {in }}=1.345 \mathrm{~V}, 1.455 \mathrm{~V} ;$ note 1, note 2 |  | 750 | 900 | ns |
| $10\left\|\mathrm{l}_{\text {in }}\right\|$ | $\mathrm{V}_{\text {in common mode }}=7.5 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{~A}$ |

Note 1-Measured from $50 \%$ of input to $50 \%$ of output.
Note $2-R_{\text {BIAS }}=56 \mathrm{~K}$ ohms; decreasing $\mathrm{R}_{\text {BIAS }}$ increases the speed. Chip designs allow changing current mirror ratios to improve speed while leaving $R_{\text {BIAS }}$ unchanged.

## UNITY GAIN BUFFER

The unity gain buffer provides a relatively high current linear element for driving analog signals off of the chip.

For increased accuracy the buffer is normally included in the loop with another linear macro or one of the gate array implementations of an op amp.


Electrical characteristics @ Vss=OV, Vcc=15V, Rbias $=390 \mathrm{~K}$ Ohms, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| 1 Voltage Gain | $\mathrm{V}_{\text {in }}=7.5 \mathrm{~V}$ | 0.9 |  | 1.2 | $\mathrm{~V} / \mathrm{V}$ |
| $2 \mathrm{~V}_{\text {out }}$ Range | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{M}$ ohms to ground | 1.5 |  | 13.5 | V |
| $3 \mathrm{~V}_{\text {out }}$ Swing | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{~K}$ ohms to ground | 2.5 |  | 12.5 | V |
| 4 Slew Rate | $\mathrm{V}_{\text {in }}=1.5 \mathrm{~V}$ to 13.5 V |  | 280 |  | $\mathrm{~V} / \mu \mathrm{S}$ |
| $5\left\|\mathrm{l}_{\text {in }}\right\|$ | $\mathrm{V}_{\text {in }}=7.5 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{~A}$ |

## BANDGAP REFERENCE

The bandgap reference supplies a low drift reference voltage for the overtemperature, overvoltage, overcurrent, and linear comparison functions of the chip. The basic output is approximately 1.25 V with ratioed voltage taps available from a resistor chain extending up to close to Vcc. Popular taps include $2.5 \mathrm{~V}, 5 \mathrm{~V}, 10 \mathrm{~V}$, etc., but the additional output need not be restricted to integer multiples of 1.25 V .


Electrical characteristics @ Vss $=O V$, $\mathrm{Vcc}=15 \mathrm{~V}$, Ibias $=3.5 \mu \mathrm{~A}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $1 \mathrm{~V}_{\text {out }}$ |  |  | 1.21 | 1.35 | V |
| $2 \mathrm{~V}_{\text {out }}$ average T.C. | $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{i}} \leq 125^{\circ} \mathrm{C}$ |  | 300 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |

## OVERTEMPERATURE DETECTION CIRCUIT

The overtemperature detector senses the temperature of the chip and reacts with a digital " 1 " output when the chip exceeds a predetermined temperature $\left(+125^{\circ} \mathrm{C}\right.$ in the example below). Built-in hysteresis prevents the circuit from resetting until the chip passes a preset lower trip point $\left(+85^{\circ} \mathrm{C}\right.$ in this example) thereby inhibiting thermal oscillations.

Both trip points are mask programmable from the
 output of the bandgap reference.

Electrical characteristics @ Vss=OV, Vcc=15V, Rbias $=390 \mathrm{~K}$ Ohms, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $1 \mathrm{~V}_{\text {out }}$ Digital | $\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}$ | 14.5 | 14.94 |  | V |
| $2 \mathrm{~V}_{\text {out }}$ Analog | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {out }}=1 \mu \mathrm{~A}$ |  | 1.8 | 2.2 | V |
| $3 \mathrm{~V}_{\text {out }}$ Analog T.C. | $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+155^{\circ} \mathrm{C}, \mathrm{I}_{\text {out }}=10 \mu \mathrm{~A}$ |  | 6.7 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| $4 \mathrm{~V}_{\text {out }}$ Digital | Low temperature $\mathrm{T}_{\mathrm{i}}<+85 \mathrm{C}$ |  | 0.006 | 0.5 | V |
| $5 \mathrm{~V}_{\text {out }}$ Digital | Temp decreasing $+85^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{i}}<+125^{\circ} \mathrm{C}$ | 14.5 | 14.94 |  | V |
| $6 \mathrm{~V}_{\text {out }}$ Digital | Temp increasing $+85^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{j}}<+125^{\circ} \mathrm{C}$ |  | 0.006 | 0.5 | V |

## BIAS

A single bias resistor (or current source) is used to program all of the current mirrors used in the linear portions of the chip. The same current is also used to determine the operating point of linear op amps, and comparators, imprinted on the gate array. Typical bias configurations call for a resistor tied from Vcc to the bias pin (which would be one N-channel MOS threshold above ground) or alternatively the resistor is tied from ground to the bias pin (which in that case would be one P-channel MOS threshold below Vcc).


The master bias input allows programming of the speed, bandwidth, output driver, and power dissipation of most of the analog functions on the chip.

## INTERNAL VOLTAGE REGULATORS



Internal regulators can generate local low level digital/analog voltages (Vcc) from a single Vdd high voltage supply of 20 Volts to 100 Volts or extra high ( $\mathrm{V}++$ ) voltages above Vdd.
Low Voltage digital/analog Vcc voltage is normally derived using a pass regulator for low current requirements. A switching regulator using an inductor is used when current requirements are high and input/output voltage differentials are large.


Extra high voltage ( $\mathrm{V}^{++}$) is normally derived using a voltage "doubler." $V++$ is needed to power the level shifters used to pull the N-channel DMOS gates above Vdd. An external clamping zener diode holds $\mathrm{V}^{++}$at 15 V to 20 V above Vdd (for Vdd $\geq 20 \mathrm{~V}$ ). This zener diode gives over voltage protection to the level shifters, while holding $\mathrm{V}++$ at 18 V to 20 V above Vdd .
This is sufficient to insure "rail-to-rail" switching of DMOS power FET's. For cases requiring higher efficency, $\mathrm{V}^{++}$can be derived using an inductor in a switching regulator.

## TTL/CMOS INPUT/OUTPUT BUFFERS

The 12 TTLCMOS I/O buffers accept TTL and CMOS logic level input signals and are capable of driving offchip TTL or CMOS gates and buses.

Electrical characteristics @ Vss $=\mathrm{OV}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified.


| PARAMETER | CONDITIONS | $\mathrm{Vcc}=15 \mathrm{~V}$ |  |  | $\mathrm{Vcc}=5 \mathrm{~V}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $1 \mathrm{~V}_{\mathrm{IH}}$ |  | 12.5 | 7.6 |  | 2.0 | 1.5 |  | V |
| $2 \mathrm{~V}_{\text {IL }}$ |  |  | 7.4 | 2.5 |  | 1.3 | 0.8 | V |
| $3 \mathrm{~V}_{\mathrm{OH}}$ | $\mathrm{I}_{0}=10 \mu \mathrm{~A}$ | 13.5 | 14.9 |  | 4.5 | 4.99 |  | V |
| 4 VoL | $\mathrm{I}_{0}=10 \mu \mathrm{~A}$ |  | . 01 | 1.5 |  | . 005 | 0.5 | V |
| $5\left\|\mathrm{I}_{\text {in }}\right\|$ |  |  |  | 1 |  |  | 1 | $\mu \mathrm{A}$ |
| $6\left\|\mathrm{I}_{\mathrm{OH}}\right\|$ | $\mathrm{V}_{\text {out }}=\mathrm{V}_{\text {IH }}$ min | 2 | 24 |  | 0.4 | 15 |  | mA |
| 7 loL | $\mathrm{V}_{\text {out }}=\mathrm{V}_{\mathrm{IL}}$ max | 13 | 40 |  | 6 | 7.7 |  | mA |
| $8 \mathrm{C}_{\text {in }}$ |  |  | 7.5 |  |  | 7.5 |  | pF |
| $9 \mathrm{t}_{\text {PLH }}$ | $C_{L}=15 \mathrm{pF}$ to gnd |  | 55 | 100 |  | 55 | 150 | nS |
| $10 \mathrm{t}_{\text {PHL }}$ | $C_{L}=15 \mathrm{pF}$ to gnd |  | 55 | 100 |  | 55 | 150 | nS |

## DIGITAL GATE ARRAY

The 200 gates which make up the digital gate array are two input logic elements. Each gate's 2 P-channel and 2 N -channel transistors are floating and can be used to make up transmission gates, op amps, comparators, Schmitt triggers and so forth.

Predesigned digital macros for the gate array include NAND gates, NOR gates, flip-flops, decoders, latches, shift registers, counter, etc. Essentially any 74XX, 74CXX, or 4000 series digital function of reasonable
size can be imprinted on the array. Extensive underpasses and logic highways are present to optimize utlization of the array.

The following table shows some of the gate delays low-to-high and high-to-low for various implementations of NAND and NCR gates. NOR gates with their use of stacked slow P-channel FET's are slower than NAND gates which use paralleled P -channel's to accomplish this logic function.

Electrical characteristics @ Vss $=\mathrm{OV}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | $\mathrm{Vcc}=15 \mathrm{~V}$ |  |  | $\mathrm{Vcc}=5 \mathrm{~V}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| 1 V OH | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {IH }}$ | 13.5 | 7.6 |  | 4.5 | 1.5 |  | V |
| 2 V ol | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{LL}}$ |  | 7.4 | 1.5 |  | 1.3 | 0.5 | V |
| $3\left\|l_{\text {in }}\right\|$ | $V_{\text {in }}=V_{\text {cc }}$ |  |  | 1 |  |  | 1 | $\mu \mathrm{A}$ |
| $4 \mathrm{t}_{\text {PLH }}$ Inverter | (note 1) |  | 1.4 |  |  | 3.5 |  | ns |
| $5 \mathrm{t}_{\text {PLH }}$ 2input NAND | (note 1) |  | 1.4 |  |  | 4.1 |  | ns |
| $6 \mathrm{t}_{\text {PLH }}$ 4input NAND | (note 1) |  | 2.2 |  |  | 6.0 |  | ns |
| $7 \mathrm{t}_{\text {PLH }}$ 2input NOR | (note 1) |  | 2.0 |  |  | 6.3 |  | ns |
| $8 \mathrm{t}_{\text {PLH }} 4$ input NOR | (note 1) |  | 6.3 |  |  | 19.0 |  | ns |
| $9 \mathrm{t}_{\text {PHL }}$ - inverter | (note 1) |  | 0.5 |  |  | 1.0 |  | ns |
| $10 \mathrm{t}_{\text {PHL }}$ 2input NAND | (note 1) |  | 0.6 |  |  | 1.8 |  | ns |
| $11 \mathrm{t}_{\text {PHL }} 4$ input NAND | (note 1) |  | 2.5 |  |  | 8.4 |  | ns |
| $12 \mathrm{t}_{\text {PHL }}$ 2input NOR | (note 1) |  | 0.5 |  |  | 1.0 |  | ns |
| $13 \mathrm{t}_{\text {PHL }}$ 4input NOR | (note 1) |  | 0.6 |  |  | 2.8 |  | ns |
| $14 \mathrm{f}_{\text {osc }}$ | Nine gate. Free running ring oscillator |  | 50 |  |  | 20 |  | MHz |

Note 1-Delay time is measured from $50 \%$ point of input to $50 \%$ point of output.

## ZENERS, RESISTORS, AND CAPACITORS

The array contains a large number of zener diodes with $35 \mathrm{~V}, 10 \mathrm{~V}$, and 6 V breakdowns. In addition there are polysilicon resistors for the 0.1 ohm to 1 K ohm range, p -plus resistors for the 1 K ohm to 10 K ohm range, and p -well resistors for the 10 K ohm to 1 M ohm range. Each of the linear gain blocks plus the buffer
amplifier and the bandgap reference contain capacitors (which are available if a particular circuit is not used) and in addition the innate capacitance of diodes and zener diode can be used for implementing delay and AC coupling functions.

## MPD8020 APPLICATION EXAMPLES

## MOTOR CONTROL APPLICATION



The above motor control application shows how a nixture of predefined macros and customer כroprietary ASIC control circuits are used to make a sircuit optimally fit an application. Each transistor in the bridge can be a single DMOS FET, or 2 to 4

FET's in parallel for added current capability. Three phase motor control simply requires an addition level shifter and buffer driver. Since there are 16 DMOS FET's, 16 level shifters and sixteen drivers, a large number of drive combinations are possible.

## DECODER DRIVER APPLICATIONS

## 1 of 16 HIGH SIDE DECODER-DRIVER APPLICATION



COMMON DRAIN VERSION

- 4 bit address input
- 16 outputs of 200 mA ( 500 mA pulse) each at up to 100 Volts
- Enable input for multichip systems
- Optional over-temperature, over-current and over-voltage sensing


## 1 of 16 CURRENT SINKING DECODER-DRIVER APPLICATION



COMMON SOURCE VERSION

- 4 bit address input
- 16 outputs of 200 mA ( 500 mA pulse) each at up to 100 Volts
- Enable input for multichip systems
- Optional over-temperature, over-current and over-voltage sensing

Common drain and common source decoder drivers can be run as 1 of 16 as shown above or the DMOS outputs can be paralleled for greater output current capability.

## MPD8020 KIT PARTS

Micrel offers two kit parts for use in developing ASIC designs on the MPD8020 CMOS/DMOS/Bipolar semicustom array.

## MPD8020-KIT PART \# 1 ANALOG SSI AND MSI CIRCUITS APPLIED TO THE MPD8020

## PURPOSE

Kit Part \#1 demonstrates the operation of several of the analog SSI and MSI circuits which can be implemented on the MPD8020 CMOS/DMOS Semicustom High Voltage Array. This kit part offers the designer the opportunity to see one set of characteristics of the array. Since all of the op amps, comparators, power DMOS FET's, bandgap, Schmitt Trigger, and digital circuits are configurable, parameters such as gain, offset, drive current, temperature settings, etc. can be changed and in fact optimized for each designer's application. This kit part shows the performance of several of the analog circuits plus some of the digital circuits in one of their many configurations.

## DESCRIPTION

The metal and contact masks which define Kit Part \#1 were applied to the MPD8020 CMOS/DMOS Semicustom High Voltage Array such that eleven analog circuits are available. These circuits are:

1. Comparator, with ground sensing inputs
2. Op Amp, with ground sensing inputs
3. Unity gain buffer
4. Over Temperature detector circuit
5. Pass version of a local Vcc voltage regulator (dropped from Vdd)
6. Voltage "doubler" for $\mathrm{V}^{++}$(above Vdd)
7. Open drain DMOS FET ( 10 Ohm ) with direct gate access
8. Open drain DMOS FET ( 10 Ohm ) with logic input
9. Open source DMOS FET ( 10 Ohm ) with high voltage level shifter
10. Bandgap reference
11. Pulse width modulator " H " Bridge ( 3.3 Ohm ) with steering and enable

## MPD8020-KIT PART \# 2 ANALOG SSI AND MSI CIRCUITS APPLIED TO THE MPD8020 (PLUS GATE ARRAY LINEAR CIRCUITS)

## PURPOSE

Kit Part \#2 demonstrates the operation of several of the digital SSI and MSI circuits which can be implemented on the MPD8020 CMOS/DMOS Semicustom High Voltage Array. This kit part offers the designer the opportunity to see actual gate delays, shift register speeds, ring counter operation, etc. versus supply voltage and temperature. Analog circuits imposed on the digital array are explored using a transmission gate/analog switch, comparator, Schmitt Trigger, and op amps. This kit part shows a few of the myriad of digital (and analog) macros which can be implemented in the digital array. Any 74C or 4000 series logic function or set of functions taking up fewer than $\mathbf{2 0 0}$ gates can be put on the gate array.

## DESCRIPTION

The metal and contact masks which define Kit Part \#2 were applied to the MPD8020 CMOS/DMOS
Semicustom High Voltage Array such that eight digital circuits are available. These circuits are:

1. 4-bit parallel output shift register plus a shift by sixteen output
2. Ring oscillator and gate timing check circuits
3. TTL compatible flip-flop
4. Comparator (built from gate array transistors)
5. Schmitt Trigger (built from gate array transistors)
6. Op Amp (built from gate array transistors) and the unity gain buffer
7. Op Amp ( 1 of the 3 configurable macros) with NPN bipolar input transistors
8. Transmission-gate/analog-switch

## MPD8020 KIT PART \#1

 ANALOG SSI AND MSI CIRCUIT OVERVIEWS$$
\begin{aligned}
& \begin{array}{lll} 
\\
+c_{\text {in }} & h_{0}^{5} \\
-c_{\text {in }} & V_{C C} \\
6
\end{array} \\
& \text { 1. Comparator }
\end{aligned}
$$


4. Over Temperature Detection Circuit

7. Open Drain DMOS with Direct Access

$$
\begin{aligned}
& \quad A_{\text {in }}^{12}{ }^{12}+V_{c c} \\
& -A_{\text {in }}^{o} \\
& 13
\end{aligned}
$$

2. Op Amp
3. Pass Version of Local $\mathrm{V}_{\mathrm{cc}}$ Voltage Regulator

4. Open Drain DMOS with Logic Driver

5. Buffer Amp


6. Voltage Reference


Kit Part \#1 Pin-out TOP VIEW

## MPD8020 KIT PART \#2 <br> DIGITAL SSI AND MSI CIRCUITS OVERVIEWS



1. 4 Bit Parallel Output Shift Register and Shift by 16 Output


2. Comparator
(from gate array)

3. Schmitt Trigger (from gate array)

4. Op Amp/Buffer Amp (from gate array)

5. Transmission Gate

| $\overline{\mathrm{TG}}$ (Trans'n Gate Logic) 1 |  | 40 | N/C |
| :---: | :---: | :---: | :---: |
| B Out 2 |  | 39 | vcc |
| B- 3 |  | 38 | N/C |
| B+ 4 |  | 37 | D |
| Oscillator in 5 |  | 36 | F |
| Disable Free Running 6 |  | 35 | A |
| S R Data in 7 |  | 34 | C |
| S R Clock 8 |  | 33 | E |
| $A+9$ |  | 32 | QP |
| A- 10 |  | 31 | G |
| TLL FF Data in 11 |  | 30 | B |
| S R Clear 12 |  | 29 | QD |
| TTL FF Clear 13 |  | 28 | Q |
| C- 14 |  | 27 | QA |
| $\mathrm{C}+15$ |  | 26 | QB |
| Schmitt in 16 |  | 25 | Singal Gnd (VSS) |
| A out 17 |  | 24 | RBias (For Op Amps) |
| TL' $\overline{\mathrm{Q}} 18$ |  | 23 | Schmitt Out |
| TLL Q 19 |  | 22 | COut |
| Trans'n Gate in 20 |  | 21 | Trans'n Gate Out |



MICREL *MPD8020 CMOS/DMOS SEMICUSTOM HIGH VOLTAGE ARRAY
*(PATENT PENDING)

## AH-1

## APPLICATION HINTS

## Application Hints KP1

## Unused Inputs

Unused inputs should be tied together to $\mathrm{V}_{\mathrm{cc}}$ or ground, specifically pins $5,6,12,13,15,27,28,30,32$, and 33 ; not doing so cancause excessive and/or variable $I_{C C}$ current. $R_{\text {BIAS }}$ (pin 14) and oscillator bias ground (pin 29) should be left floating when not in use.


Unused Input Pins KP1

## Analog Circuits

The analog circuits i.e. (the comparator, op amp, buffer amp, and the over temperature detection circuit) all require that pin 10 (analog ground) is grounded, and pin 14 ( $\mathrm{R}_{\text {BIAS }}$ ) is connected through a bias resistor (usually $390 \mathrm{k} \Omega$ ) to $\mathrm{V}_{\mathrm{cc}}$.

The buffer amp is designed to be used in the loop with either the op amp or the comparator to drive analog signals off the chip; any offset associated with the buffer amp will be divided by the gain of the previous stage. Suitable frequency compensation for loop stability should be employed. The gain, slewrate, output drive capability, and bandwidth of the linears may be adjusted by changing $\mathrm{R}_{\text {BIAS }}$ (and therefore $\mathrm{I}_{\text {BIAS }}$ ).

The true rise and fall times on the comparator are about 50 nS when driving an on chip load such as a gate ( 0.5 pF ), when $\mathrm{V}_{\mathrm{cc}}$ $=15 \mathrm{~V}$ and $\mathrm{R}_{\text {BIAS }}=390 \mathrm{k} \Omega$. If this comparator is used to drive an off chip load, the rise and fall times will be much larger due
to capacitive loading and the other effects. With a scope probe on the output, the capacitive loading from the probe, pad, and the bond wire, is about 20 pF , or about 40 times larger than the intended load.

## High Voltage Circuits

The high voltage doubler is used to generate the $\mathrm{V}^{++}$supply. $\mathrm{V}^{++}$is used for the level shifters, and should be greater than 15 volts above $\mathrm{V}_{\mathrm{DD}}$. for simplification, $\mathrm{V}^{++}$may be connected to $V_{D D}$, however the DMOS outputs will be one threshold below $V_{D D}$ when the DMOS is on.

The level shifters come in two varieties, those in Kit Part-1A and those in Kit Part-1B. Kit Part-A1 is marked with a dot: MPD8020 " $\bullet$ ". The level shifters are faster in Kit Part-1B than those in Kit Part-1A, however the current for the level shifters is larger in Kit Part-1B than Kit Part-1A.

The voltage doubler may be driven either by a square wave generator or an external RC circuit connected to pin 28 (osc. in). The frequency of oscillation is approximately $f=1 /[0.7$ $\mathrm{C}_{\mathrm{OsC}}\left(\mathrm{R}_{\mathrm{OSC}}+4300\right)$ ]. Connecting a $10 \mathrm{k} \Omega$ resistor to $\mathrm{V}_{\mathrm{cc}}$ and a 1 nF capacitors to ground resistor to $\mathrm{V}_{\mathrm{CC}}$ and a 1 nF capacitor to ground will generate a frequency of about 100 kHz . For both cases pin 29 (oscillator bias ground) must be connected to ground. The recommended value $C_{\text {Pump }}$ is 1 nF (between pin 34 and pin 36 ) and $\mathrm{C}_{\text {FILTER }}=1.0 \mu \mathrm{~F}$ (pin 35 to $\mathrm{V}_{\text {DD }}$ ); an external 15 V to 20 zener diode should be connected from $\mathrm{V}^{++} 1$ out to


## Application Hints KP2

## Unused Inputs

Unused inputs should be tied together to $\mathrm{V}_{\mathrm{cc}}$ or ground, specifically pins $1,3,4,5,7,8,9,10,11,12,13,14,15$ and 16 ; not doing so can cause excessive and/or variable $I_{c c}$ current. Disable free running oscillator (pin 6) must be tied to $\mathrm{V}_{\mathrm{cc}}$ when not in use.


## Analog Circuits

The analog circuits (i.e. the comparator, NPN op amp, and the op amp/buffer amp) all require that pin $24\left(\mathrm{R}_{\text {Bias }}\right)$ is connected through a bias resistor (usually $390 \mathrm{k} \Omega$ ) to $\mathrm{V}_{\mathrm{cc}}$.

The comparator and NPN op amp are designed to drive internal loads (i.e. small capacitive loads such as a buffer, logic, etc.,) and cannot drive resistive or moderate capacitive loads. The op amp/buffer amp combination however, is designed to drive off chip capacitive loads.

Any offset associated with the buffer amp will be divided by the gain of the previous stage. Suitable frequency compensation for loop stability should be employed. The gain, slew rate, output drive capability and bandwidth of the linears may be adjusted by changing $R_{\text {BAS }}$ (and therefore $I_{\text {BAA }}$ ).

## Digital Circuits

The free running oscillator willtoggle at approximately 20 MHz (for $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ ). Since CMOS draws current only during switching, a high $\mathrm{I}_{\mathrm{cc}}$ will be observed when the oscillator is enabled (pin 6 to ground). At higher voltages, the oscillator will toggle faster, and draw a significant $\mathrm{I}_{\mathrm{cc}}$; it is therefore recommended that the free running oscillator be disabled during testing of other functions.

## Micrel <br> Semiconductor MPD8020 ASIS™ Design Package Overview

## CMOS/DMOS Semicustom Array

- Start with your circuit design needs
- Solve a problem in:
-Size
-Reliability
-Performance
-Keeping out competition
-Assembly and inventory costs
- Use the CMOS/DMOS technology to put any or all of the following on one IC:
-Analog CMOS
-Digital CMOS
-High voltage CMOS
-DMOS power FETs
-Predesigned macros
-CMOS gate array
-Bipolar


## MPD8020 ASIS $^{\text {тM }}$ Applications

- Switching regulators
- Motion control
- Bilateral analog switches
- High voltage switching
- Relay and solenoid drivers
- Smart switch with bus decode
- Half or full bridge driver
- 3-ф motor driver
- Lamp driver
- Differential line drivers
- Automotive switching
- Printer solenoid drivers
- High-voltage display drivers


## MPD8020 ASIS ${ }^{\text {TM }}$ Advantages

## Switch Mode Power Supplies

 25 to 100 V operation. Small size, up to 1 MHz switching. Full and half H bridge configurations. DMOS FET source/sink. "Bulletproof circuits" provide overcurrent, overvoltage, and overtemperature protection.

## Military Avionics

80 V peak, 28 V operating (more than $50 \%$ derated), capable of meeting Mil Std. 704C. Use for mil spec displays, pin diode drivers, lamp drivers, compact actuator controls, relay drivers, fly-by-wire controls. Wide environ-
 mental tolerance. High MTBF. Lightweight, and small size.

## Telecommunications

48 V for the central office. VLSI to reduce circuit board real estate. A prefect choice for card cages and subscriber sets. Shrink the size, increase the features and reliability.


Computer Peripherals, Office Equipment, and Industrial Controls
24 V operating, 100 V peak allows $>50 \%$ derating for ruggedness. From FAX to friction. 16 solenoid drivers on a single chip. High efficiency and low development cost. 5 V to 15 V controls high current and/or high voltage. Customize your I/O. High side driver improves safety. Half, full, or $3-\phi \mathrm{H}$-bridge configurations are great for HVAC controls, machine driver control, and robotics.

## Medical Equipment

80 to 100 V . High voltage for feedback and physiological needs. Semicustom array cuts costs, lowers size, reduces parts count, increases features, and improves reliability.

MPD8020 Design Flow


## MPD8020 Design Package

Contents: Design books, software, and manuals
Training: 1 man week on-site at Micrel in Sunnyvale, California
Delivery: From Stock

## MPD8020 ASIS ${ }^{\text {TM }}$ IC Design Package Books

- Design Manual
- User's Guide
- Components Book
- Macro Book


## MPD8020 Design Package Software

- Automenu
- Orcad Std III
- P-Spice
- UC Berkeley Spice
- Orcad VST
- Probe
- ICED
- Micrel 1
- Micrel 2 Digital Macro Library ("DIGIMAC 1 \& 2") macro symbol and model libraries
- Micrel 3 Analog Macro Library ("ANAMAC 1 \& 2") macro symbol and model libraries
- Micrel 4
- Micrel 5

Recommended MPD8020 Design Hardware

- IBM PC (286 or 386 based machine)
- 4M memory
- 20 MHz cache memory system
- 1.2M floppy
- 88M hard disk
- VGA card with monitor
- 20 MHz math co-processor
- Mouse and printer


## Interfacing with Micrel

After discovering Micrel's MPD8020 and deciding that you can achieve a significant market advantage by using the MPD8020, follow these steps to complete the chip design and fabrication process:

Note: for jobs for Regional Design Centers (RDC) or in-house Corporate Design Centers (CDC) substitute RDC or CDC for Micrel in steps 2, 3, 4, and 6, 7, 8, 9, 10.

1. Contact Micrel or one of our customer representatives and request literature on the MPD8020. We have a data sheet and other literature available. Call Micrel at (408) 245-2500.
2. To further explore the MPD8020 solution, call Micrel for consultation on technical feasibility for use of the MPD8020 to meet design needs.
3. Send a schematic or a block diagram with a functional description or a breadboard. At this time or before the final design is completed, test vectors (also known as a table of parameters) must be submitted.
4. Micrel's marketing department reviews the business picture and general feasibility. Our design engineers evaluate feasibility of design and convert the schematic or block diagram to a schematic on the 8020 circuit using the advantages of the smart power IC solution. They also generate a chip utilization estimate.
5. With the MPD8020 schematic, the chip utilization estimate, and the customer's statement for package type and volume projections, Micrel's marketing department develops a price quote.
6. The customer's engineering group and purchasing area receives a firm quote from Micrel on price, delivery, and feasibility. You now have the information necessary for decision making.
7. Customer approval cycles are completed and a purchase order is issued to Micrel.
8. Micrel begins the design simulation stage which includes consultation with the customer when needed. This phase of design and simulation is completed.
9. The Preliminary Design Review (PDR) is completed and after any design modifications from the customer a Final Design Review (FDR) occurs. During these reviews you sit down with the Micrel engineers for up to two days and final design and testing requirements are reviewed and finalized. Note that all design modifications have to be finalized at this stage.
10. The chip is sent to layout, and through the use of Micrel's CAD tools, a pin-out is prepared. The bondability of the pin-out in the proposed assembly package is confirmed.
11. A complete continuity check is made of the layout with the schematic.
12. The circuit is sent out for masks. The masks are applied to three wafers in Micrel's fabrication facility. The chip is finalized and these first silicon chips are examined on Micrel's probe stations. Simultaneously, the automatic test equipment program for testing the chip is debugged and tested.
13. With the successful completion of these two programs, you are sent either dice or packaged units as specified for approval and integration into your system. Prototype assembly takes one week and production assembly takes four to five weeks.
14. For full military programs a 1,000 hour life and all other requirements for military standard 883 are now initiated.

## MPD8020-0011

## 3- $\phi$ DC Brushless Motor Pre-Driver

Design Concept

## Functional Description

The MPD8020-0011 is a pre-driver for DC brushless motor controllers. Working with Hall-effect or optical feedback, the MPD8020-0011 develops the appropriate drive signals for directional and pulse-width modulation control of a motor. Inputs are included for implementing short circuit protection and for allo:wing the motor to freewheel.

The chip drives external quasi-complementary, N channel power MOSFET output devices. An on-chip charge pump develops the necessary gate drive potential for the high side source followers, while low side gate drive is derived from the $15 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CC}}\right)$ chip supply.

## Features

- Drives quasi-complementary, N-channel MOSFETs
- Full commutation logic with independent PWM and in hibit inputs
- On-chip charge pump for high side drivers eliminates the need for an external gate supply.
- 64 V motor supply capability
- Mil spec part available
- Compatible with $60^{\circ}$ sensor spacing



Figure 1. MPD8020-0011 Output Stage (one of three)

# MPD8020-0012 

## Functional Description

The MPD8020-0012 is a high voltage, high current, microprocessor interface circuit for high reliability systems. Extensive self-diagnostic circuitry allows rapid detection and announcement of open loads, shorted loads, current overloads, and thermal problems. Included are 8 channels of open drain, N-channel DMOS power FETs that are controlled by individual inputs and a common chip enable. Each channel has a 200 mA current limit as well as full diagnostics. The circuit is implemented on Micrel's proprietary CMOS/DMOS/Bipolar process.

## Features

- 8 open drain, N -channel outputs
- $80 \mathrm{~V}, 200 \mathrm{~mA}$ outputs
- Logic compatible CMOS inputs with hysteresis
- Short-circuit proof
- Individual open load flags
- Individual short circuit flags
- Overtemperature warning flag and shutdown
- Summary data for short circuit, open load, and thermal flags


## Applications

- Fault tolerant interface circuits
- A bullet-proof driver for relays, lamps, solenoids, print heads, displays


## Block Diagram




5


## General Description

The MPD8020-0013 lamp driver is designed to operate from a 28 Volt DC, aircraft power source and drive up to four (4) 28 VDC incandescent lamps. Three duty cycle control modes set up the lamp intensities for different ambient conditions. In COM mode ( $100 \%$ ) the lamps are full on for high ambient light. DIM mode ( $25 \%$ ) accomodates reduced light and NV (10\%) mode is used for very low ambient light. The PWM controlled intensity may be trimmed using external resistors. The intensity is controlled by logic input, either TTL/CMOS compatible or a relay/switch closure to system ground. The drive pulse rise and fall time is set at about $50 \mu \mathrm{~S}$ to reduce current spikes and minimize EMI. The lamp driver is a high side switch for ground referenced load applications. This helps minimize corrosion due to moisture on lamp socket contacts, and potential arcing during lamp replacement. Overcurrent protection prevents damage to the IC should the lamp socket be accidently shorted to ground while the lamp is on.

## Features

The PWM Lamp Driver is a monolithic IC designed to drive $2 \varepsilon$ Volt incandescent lamps from an aircraft power source. The circuit has the following features:

- High side operation with lamp(s) connected to ground
- Input logic compatible with TTL/CMOS or switch closures
- Pre-driver with voltage pump, control and N Channel FET Switch
- PWM to control lamp intensity from input logic
- PWM adjustment with external resistor or potentiometer
- Overcurrent detection and shutdown
- MIL STD 714A transient voltage protection
- MIL STD 883 qualification
- 16 pin ceramic side braze DIP package
- Bipolar logic compatible, $<-5,>+5$


## Block Diagram



## Technology

The fabrication technology chosen is CMOS/DMOS/Bipolar. tis the process of choice when combining analog, digital, and sower MOSFET functions on a single IC. This technology is deal for applications requiring interface between a nicrocontroller and electromechanical loads. The analog sells provide load current detection and control by using opamps, comparators, a voltage regulator and a precision voltage eference. The N-Channel FETs provide high voltage (120V),
high current up to 2 Amps. The digital gate array provides logic interface to a microcontroller and output logic. Status output signals are accessed through the digital interface.

The CMOS/DMOS/Bipolar process technology is available for full custom and semicustom development programs requiring the use of intelligent control and power interface capability. Packaging is available for special needs.

## Specifications

Operating Voltage .................................... 28 Volts nominal (18 to 31 V )
Load Current........................................... 500 mA Max (4 incandescent Lamps)
Logic Input (TTL) ................................... $\mathrm{V}_{\mathrm{ss}}+1.0 \mathrm{~V}$ to $3.5 / \mathrm{V}_{\mathrm{cc}}$
Logic Input(Bipolar) ................................"1">+5V, "0"<-5V
Switch Control Input ............................... $5 \mathrm{~V} /+5 \mathrm{~V}$ to 100 K Ohm
DIM Mode ...............................................25\% Duty Cycle +/-2\% over temperature range
NV Mode ..................................................10\% Duty Cycle +/-2\% over temperature range
Pulse Rise and Fall time ......................... $30 \mu \mathrm{~S} \min$ to $100 \mu \mathrm{~S}$ max.
Output Noise............................................200mV P-P
Voltage Transient Protection .................. 80 V with $+/-1-100 \mathrm{~V} / 10 \mu \mathrm{~S}$ pulse
Overcurrent Protection ............................ 700 mA
Overtemperature Protection ................... 155 deg C max.

## Lamp Driver Intensity Control



## MPD8020-0014

## General Description:

The MPD8020-0014 High Current Driver is designed to drive a single $N$ Channel Power MOSFET in either a Sink or Source load configuration. It is designed to operate from a Mil-STD704D Avionics 28 volt bus, and includes transient voltage protection circuitry. An input logic high turns ON the Power MOSFET selected to meet the RDS $_{(\text {ON) }}$ and load current required for the application. A sense circuit determines if the load is in sink or source configuration. The FET sense lead generates current proportional to the load, and a reference voltage and comparator determines the current value for overcurrent protection. Flags are generated to indicate an open or short circuit load. The overcurrent detector turns off the driver, and periodically monitors the overcurrent condition, preventing damage to the MOSFET driver.

## Features

- Smart Drive for Solenoid or Relays
- Input Logic Compatible with TTL or CMOS
- 16 Pin Side Braze Ceramic DIP package
- Operation Temperature of $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Configurable to drive loads of 5 to 500 Amps
- High Side or Low Side Operation
- Short or Open Circuit Detection and Shutdown with Internal Reset
- Avionic Mil-STD-704D Voltage with Transient Protection
- Switch Load Current of 5 Amps
- Mil-STD-883 Qualification


## High Current Sink/Source Driver

Design Concept

## Block Diagram



## TECHNOLOGY

The process technology is CMOS/DMOS, combining analog, digital and power MOSFET driver macros on a monolithic microcircuit.

The technology is ideal for applications requiring interface between a microcontroller and electromechanical loads, and operating from an avionics 28 volt power bus.

The analog macros provide load current detection and control using op-amps, comparators, voltage regulator and precision voltage reference. A voltage doubler provides gate voltage enhancement for the MOSFET gate drive. Cross coupled pairs interface low level digital logic to high voltage drivers. Status output signals are accessed through digital buffers.

## 16 Pin Sidebraze ( 300 mil width)




## General Description

The MPD8020-0015 is a complete current mode controller for buck switching regulator applications, It contains additional features for external control as well as fault and status outputs in a single 28 -pin package. The device is fabricated using Micrel's proprietary BCD* process and the MPD8020 array. Included are the high voltage and current interface stages that drive two external Power MOSFETs in the buck regulator circuit topology. A mode select line allows setting of single or two-phase drive operation.

Configured within the gate array portion of the IC is the clock generator and digital timing generator that control the drive output synchronization, deadband pulse duration, and drive pre-drive for the voltage pump. The analog portion of the IC contains a bandgap voltage reference, error amplifier, and threshold comparators. Status outputs for over, under, and normal output conditions can drive LED indicators. An onboard pass regulator powers the lower voltage portions of the IC.

## Features

- Up to 50 Volt operation
- Fully optioned current-mode control capability
- Dual DMOS Translator/ Power MOSFET drivers
- Digitally generated synchronization and deadband pulses
- Selectable single- or two-phase output drive modes
- Over-voltage and Under-voltage shutdown
- Over-voltage and Normal voltage status indicator drivers
- On-board regulator for analog and logic sections
* BCD is an advanced Bipolar, CMOS, and DMOS integrated processing technology.


## Application Schematic Diagram



## Specifications

Operating Voltage
Output Pre-driver

Drive Method
Bandgap
Clock Frequency

20 to 50 V
$\mathrm{Tr}=60 \mathrm{nS}$ (@250mA)
$\mathrm{Tf}=30 \mathrm{nS}$ (@ -470 mA )
(Where $C_{L}=1500 \mathrm{pF}, \mathrm{Vr}=1$ to 11 V , and $\mathrm{Vf}=15$ to 5 V
High-side, External N Channel MOSFETs
$6.25 \mathrm{~V}, \pm 10 \%$, at $\mathrm{I}_{\mathrm{BG}}=1 \mathrm{~mA}$ 2 MHz , where $\mathrm{Ct}=100 \mathrm{pF}$, Blanking pulse $=\mathrm{fo} / 16$, Voltage Pump (VPO) $=\mathrm{fo} / 4$

Shutdown
Voltage References
Drivers held low, VPO OFF
$\mathrm{Vh}=5.2 \mathrm{~V}$
$\mathrm{Vr}=5.0 \mathrm{~V}$
$\mathrm{VI}=4.8 \mathrm{~V}$
Ext. set and $\mathrm{VBG}=6.25 \mathrm{~V}$
Avo $>50 \mathrm{~dB}$ @ 100 Hz
Vos $\ll 100 \mathrm{mV}$
Slew Rate $>4 \mathrm{~V} / \mu \mathrm{S}$
lout $=5 \mathrm{~mA}$ (typ.)
$\mathrm{Vth}=500 \mathrm{mV}$
Response Time $=100 \mathrm{nS}$
Vout $=12$ to 15 V , Isource $=25 \mathrm{~mA}$

## Block Diagram



Note: Option pins not shown

Voltage Regulators
SECTION 6: Voltage Regulators
Voltage Regulator Selection Guide ..... 6-2
Low Drop Out Linear Regulators
LP2950/2951 Micropower Low Drop Out Voltage Regulator ..... 6-4
LP2954 Low Drop-Out Voltage Regulator ..... 6-18
MIC2920A/29201/29202/29203/29204 400mA Low Drop-Out Voltage Regulator ..... 6-24
MIC2937A/29371/29372/29373 750mA Low Drop-Out Voltage Regulator ..... 6-33
MIC2940A/29401/29403/2941 1.25A Low Drop-Out Voltage Regulator ..... 6-42
MIC2950/2951 Improved 150mA Low Drop Out Voltage Regulator ..... 6-51
MIC2954 Improved 250mA Low Drop-Out Voltage Regulator ..... 6-64
Switch-Mode Regulators
MIC1070/1071/1072 5A, 2.5A, \& 1.25A SMPS Regulators ..... 6-74
MIC1170/1171/1172 5A, 2.5A, \& 1.25A SMPS Regulators ..... 6-88
LM2574 Simple 500mA SMPS Regulator ..... 6-95
LM1575/2575 Simple 1A SMPS Regulator ..... 6-96
LM1576/2576 Simple 3A SMPS Regulator ..... 6-103
MIC18C42/43/43/44/45 and MIC18HC42/43/43/44/45 Monolithic SMPS Controller ..... 6-111
MIC3830 Compound Topology SMPS Controller ..... 6-117
Application Hint 7 Practical Considerations for Surface Mounting Micrel's Low Drop Out Linear Regulators ..... 6-126

## Low Drop-Out Voltage Regulator Selector Guide

| Device | $\mathrm{V}_{\text {out }}$ |  |  |  |  |  |  | $\begin{aligned} & \text { Accu- } \\ & \text { racy } \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT}} \\ & (\mathrm{~mA}) \end{aligned}$ | Drop-Out Voltage @ I (Max. @ $25^{\circ} \mathrm{C}$ ) | Features |  |  |  |  |  | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 2.85 | 3.3 | 4.85 | 5.0 | 12 | 15 | Adjust. |  |  |  | LIIM | Therm Protect | $\begin{array}{\|c\|c\|} \hline \text { Error } \\ \text { Flag } \\ \hline \end{array}$ | Logic Control | Reverse Supply | $\begin{array}{\|c\|} \hline \text { Load } \\ \text { Dump } \\ \hline \end{array}$ |  |
| MIC2920A <br> MIC29201 <br> MIC29202 <br> MIC29203 <br> MIC29204 |  | $\bullet$ |  | - | - |  | $\left\|\begin{array}{l} 1.2 \text { to } 29 \\ 1.2 \text { to } 29 \\ 1.2 \text { to } 29 \end{array}\right\|$ | 1.0\% | 400 | 450 mV <br> @ 250mA |  |  |  | $\stackrel{-}{\bullet}$ | $\stackrel{-}{\bullet}$ |  | TO-220, SOT-223 <br> TO-220-5, TO-263-5 <br> TO-220-5, TO-263-5 <br> TO-220-5, TO-263-5 <br> P DIP, CerDIP, SO-8 |
| $\begin{array}{\|l\|} \hline \text { MIC2937A } \\ \text { MIC29371 } \\ \text { MIC29372 } \\ \text { MIC29373 } \end{array}$ |  |  | $\bullet$ |  |  |  | $\left.\begin{array}{\|l\|l\|} \hline 1.2 \text { to } 29 \\ 1.2 \text { to } 29 \end{array} \right\rvert\,$ | 1.0\% | 750 | $\begin{gathered} 450 \mathrm{mV} \\ @ 500 \mathrm{~mA} \end{gathered}$ |  | $\stackrel{-}{\bullet}$ | - | $\bullet$ | $\stackrel{-}{\bullet}$ |  | TO-220, TO-263 SOT-223 TO-220-5, TO-263-5 TO-220-5, TO-263-5 TO-220-5, TO-263-5 |
| MIC2940A <br> MIC29401 <br> MIC29403 <br> MIC2941A |  |  |  |  |  |  | $\begin{array}{\|l\|} \hline 1.2 \text { to } 29 \\ 1.2 \text { to } 29 \\ \hline \end{array}$ | 1.0\% | 1250 | $\begin{gathered} 450 \mathrm{mV} \\ @ 1000 \mathrm{~mA} \end{gathered}$ |  |  |  | $\stackrel{\square}{\bullet}$ |  |  | TO-3, TO-220, TO-263 TO-3, TO-220-5, TO-263-5 T0-3, TO-220-5, ТО-263-5 TO-3, ТО-220-5, ТО-263-5 |
| LP2950 |  |  |  | - |  |  |  | $\begin{aligned} & 0.5 \% \\ & 1.0 \% \\ & \hline \end{aligned}$ | 100 | $\begin{gathered} 450 \mathrm{mV} \\ @ 100 \mathrm{~mA} \end{gathered}$ | - | - |  |  |  |  | тO-92 |
| MIC2950 |  |  |  | - |  |  |  | $\begin{aligned} & \hline 0.5 \% \\ & 1.0 \% \\ & \hline \end{aligned}$ | 150 | $\begin{gathered} \hline 300 \mathrm{mV} \\ @ 100 \mathrm{~mA} \end{gathered}$ | - | - |  |  | - | - | T0-92 |
| LP2951 |  |  |  |  |  |  | 1.2 to 29 | $\begin{aligned} & \hline 0.5 \% \\ & 1.0 \% \\ & \hline \end{aligned}$ | 100 | $\begin{gathered} 450 \mathrm{mV} \\ @ 100 \mathrm{~mA} \end{gathered}$ | - | - | - | - |  |  | P DIP, Cer DIP, SO-8 |
| MIC2951 |  |  |  |  |  |  | 1.2 to 29 | $\begin{aligned} & \hline 0.5 \% \\ & 1.0 \% \end{aligned}$ | 150 | $300 \mathrm{mV}$ $100 \mathrm{~mA}$ | - | - | - | - | - | - | P DIP, CerDIP, SO-8 |
| LP2954 |  |  |  | - |  |  |  | $\begin{aligned} & \hline 0.5 \% \\ & 1.0 \% \\ & \hline \end{aligned}$ | 250 | $\begin{gathered} \hline 600 \mathrm{mV} \\ @ 250 \mathrm{~mA} \end{gathered}$ | - | - |  |  |  | - | TO-220 |
| MIC2954 |  |  |  | - |  |  | 1.2 to 29 | $\begin{aligned} & \hline 0.5 \% \\ & 1.0 \% \end{aligned}$ | 250 | $\begin{gathered} 500 \mathrm{mV} \\ @ 250 \mathrm{~mA} \end{gathered}$ | - | - | - | - | - | - | $\begin{aligned} & \text { TO-92, TO-220 } \\ & \text { SOT-223, SO-8 } \end{aligned}$ |

Switching Regulator Selection Guide

| Device | Input Voltage Range | Preferred <br> Topology | Maximum Input Current | Control Mode | Maximum Frequency | Features |  |  |  | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | Soft <br> Start | Over Current <br> Shutdown / Current Limit | Thermal Protection |  |
| $\begin{gathered} \hline \text { LM2574 } \\ -3.3,-5.0, \\ -12,-15 \\ \hline \end{gathered}$ | 4 V to 40 V | Buck | 0.5A | Voltage | 52 kHz |  |  | - | - | $\begin{aligned} & \hline \text { SOIC } \\ & \text { TO-263 } \\ & \text { P-DIP } \end{aligned}$ |
| $\begin{gathered} \text { LM2574HV } \\ -3.3,-5.0, \\ -12,-15 \\ \hline \end{gathered}$ | 4 V to 60V | Buck | 0.5A | Voltage | 52 kHz |  |  | - | - | $\begin{aligned} & \hline \text { SOIC } \\ & \text { TO-263 } \\ & \text { P-DIP } \end{aligned}$ |
| $\begin{gathered} \hline \text { LM1575/ } \\ 2575 \\ -3.3,-5.0, \\ -12,-15 \end{gathered}$ | 4 V to 60V | Buck | 1A | Voltage | 52 kHz |  |  | - | - | $\begin{gathered} \text { TO-3 } \\ \text { TO-220 } \\ \text { TO-253 } \\ \text { DIP } \\ \text { SOIC } \\ \hline \end{gathered}$ |
| $\begin{gathered} \hline \text { LM1575/ } \\ \text { 2575HV } \\ -3.3,-5.0, \\ -12,-15 \\ \hline \end{gathered}$ | 4 V to 40V | Buck | 1A | Voltage | 52 kHz |  |  | - | - | $\begin{aligned} & \hline \text { TO-220 } \\ & \text { TO-263 } \end{aligned}$ |
| $\begin{gathered} \hline \text { LM1576/ } \\ \mathbf{2 5 7 6} \\ -3.3,-5.0, \\ -5.0,-12 \\ \hline \end{gathered}$ | 4 V to 40 V | Buck | 3A | Voltage | 52 kHz |  |  | - | - | $\begin{aligned} & \hline \text { TO-220 } \\ & \text { TO-263 } \end{aligned}$ |
| $\begin{gathered} \hline \text { LM1576/ } \\ \text { 2576HV } \\ -3.3,-5.0, \\ -5.0,-12 \end{gathered}$ | 4 V to 60 V | Buck | 3 A | Voltage | 52 kHz |  |  | - | - | $\begin{aligned} & \text { TO-220 } \\ & \text { TO-263 } \end{aligned}$ |
| MIC1070 | 3 V to 60V | Boost | 5A | Current | 40 kHz |  |  | - |  | $\begin{gathered} \text { TO-3 } \\ \text { TO- } 220 \\ \text { TO-263 } \end{gathered}$ |
| MIC1071 | 3 V to 60V | Boost | 2.5A | Current | 40 kHz |  |  | - |  | $\begin{gathered} \text { TO-3 } \\ \text { TO-220 } \\ \text { TO-263 } \\ \hline \end{gathered}$ |
| MIC1072 | 3 V to 60V | Boost | 1.25A | Current | 40 kHz |  |  | - |  | $\begin{gathered} \text { TO-3 } \\ \text { TO-220 } \\ \text { TO-263 } \end{gathered}$ |
| MIC1170 | 3 V to 40V | Boost | 5A | Current | 100 kHz |  |  | - |  | $\begin{aligned} & \text { TO-3 } \\ & \text { TO-220 } \\ & \text { TO-263 } \\ & \hline \end{aligned}$ |
| MIC1171 | 3 V to 40V | Boost | 2.5A | Current | 100 kHz |  |  | - |  | $\begin{gathered} \text { TO-3 } \\ \text { TO-220 } \\ \text { TO-263 } \\ \hline \end{gathered}$ |
| MIC1172 | 3 V to 40V | Boost | 1.25A | Current | 100 kHz |  |  | - |  | $\begin{gathered} \text { TO-3 } \\ \text { TO-220 } \\ \text { TO-263 } \end{gathered}$ |
| $\begin{gathered} \text { MIC18xC42/ } \\ 43 / 44 / 45 \end{gathered}$ | 8 V to 18 V | All | 1A | Current | 500 kHz |  |  | - |  | P-DIP CerDIP SOIC |
| $\begin{gathered} \hline \text { MIC3830/ } \\ 31 / 32 / 33 \end{gathered}$ | 8 V to 28 V | All | 1A | Current | 500 kHz | - | $\bullet$ | - |  | $\begin{aligned} & \hline \text { P-DIP } \\ & \text { CerDIP } \\ & \text { SOIC } \end{aligned}$ |

LP2950 and LP2951
100mA Low Drop Out Voltage Regulator

## General Description

The LP2950 and LP2951 are micropower voltage regulators with very low dropout voltage (typically 40 mV at light loads and 380 mV at 100 mA ), and very low quiescent current $(75 \mu \mathrm{~A}$ typical). The quiescent current of the LP2950/LP2951 increases only slightly in dropout, thus prolonging battery life. This feature, among others, makes the LP2950 and LP2951 ideally suited for use in battery-powered systems.

Available in a 3-Pin TO-92 package, the LP2950 is pincompatible with the older 5 V regulators. Plastic or ceramic DIP packages and additional system functions such as programmable output voltage and logic controlled shutdown are available with the 8-lead LP2951.

## Applications

- Automotive Electronics
- Voltage Reference
- Avionics


## Features

- High accuracy 5V, guaranteed 100 mA output
- Extremely low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Use as regulator or reference
- Needs only $1 \mu \mathrm{~F}$ for stability
- Current and thermal limiting


## LP2951 Versions Only

- Error flag warns of output dropout
- Logic-controlled electronic shutdown
- Output programmable from 1.24 to 29 V


## Block Diagram and Pin Configurations



Additional features available with the LP2951 also include an error flag output that warns of a low output voltage, which is often due to failing batteries on the input. This may also be used as a power-on reset. A logic-compatible shutdown input is also available which enables the regulator to be switched on and off. This part may also be pin-strapped for a 5 V output, or programmed from 1.24 V to 29 V with the use of two external resistors.

The LP2950 is available as either an -02 or -03 version. The -02 and -03 versions are guaranteed for junction temperatures from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; the -02 version has a tighter output and
reference voltage specification range over temperature. The LP2951 is available as an -01, -02, or -03 version. The -01 version is guaranteed for junction temperatures from $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, and has slightly different specifications limits over the full operating temperature range.

The LP2950 and LP2951 have a tight initial tolerance (0.5\% typical), a very low output voltage temperature coefficient which allows use as a low-power voltage reference, and extremely good load and line regulation ( $0.05 \%$ typical). This greatly reduces the error in the overall circuit, and is the result of careful design techniques and process control.

## Ordering Information

| Part Number | Temperature Range ${ }^{*}$ | Package |
| :---: | :---: | :---: |
| LP2950-02BZ <br> LP2950-03BZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3-pin TO-92 plastic |
| LP2951-02BM <br> LP2951-03BM | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin SO-8 |
| LP2951-01AJ | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | 8-pin CERDIP |
| LP2951-02BJ <br> LP2951-03BJ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin CERDIP |
| LP2951-02BN <br> LP2951-03BN | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |

* Junction temperatures


## Absolute Maximum Ratings <br> If Military/Aerospace specified devices are required, contact your local Micrel representative/distributor for availability and specifications.

Power dissipation
Lead Temperature (Soldering, 5 seconds)

## Storage Temperature Range

Operating Junction Temperature Range (Note 8) LP2951-01
LP2950-02/LP2950-03, LP2951-02/LP2951-03
Input Supply Voltage
Feedback Input Voltage (Notes 9 and 10)
Shutdown Input Voltage (Note 9)
Error Comparator Output Voltage (Note 9)

Internally Limited
$260^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

ESD Rating is to be determined.

## Electrical Characteristics (Note 1)

| Parameter | Conditions (Note 2) | LP2951-01 |  | $\begin{aligned} & \text { LP2950-02 } \\ & \text { LP2951-02 } \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \text { LP2950-03 } \\ & \text { LP2951-03 } \\ & \hline \end{aligned}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ. | Tested Limit (Note 3) | Typ. | Tested Limit (Note 3) | Design Limit (Note 4) | Typ. | Tested Limit (Note 3) | Design (Note 4) |  |
| Output Voltage | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 5.000 | $\begin{aligned} & 5.025 \\ & 4.975 \end{aligned}$ | 5.000 | $\begin{aligned} & 5.025 \\ & 4.975 \end{aligned}$ |  | 5.000 | $\begin{aligned} & 5.050 \\ & 4.950 \end{aligned}$ |  | $\vee$ max <br> $V$ min |
|  | $-25^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq 85^{\circ} \mathrm{C}$ |  |  |  |  | $\begin{aligned} & 5.050 \\ & 4.950 \end{aligned}$ |  |  | $\begin{aligned} & 5.075 \\ & 4.925 \end{aligned}$ | $V$ max <br> $V$ min |
|  | Full Operating Temperature Range |  | $\begin{aligned} & 5.060 \\ & 4.940 \end{aligned}$ |  |  | $\begin{aligned} & 5.060 \\ & 4.940 \end{aligned}$ |  |  | $\begin{aligned} & 5.100 \\ & 4.900 \end{aligned}$ | $\checkmark$ max <br> $V$ min |
| Output Voitage | $\begin{aligned} & 100 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{L}} \leq 100 \mathrm{~mA} \\ & \mathrm{TJ} \leq \mathrm{T} \mathrm{~J}_{\text {MAX }} \end{aligned}$ |  | $\begin{aligned} & 5.075 \\ & 4.925 \end{aligned}$ |  |  | $\begin{aligned} & 5.070 \\ & 4.930 \end{aligned}$ |  |  | $\begin{aligned} & 5.120 \\ & 4.880 \end{aligned}$ | $V$ max <br> $\vee$ min |
| Output Voltage Temperature Coefficient | (Note 12) | 20 | 120 | 20 |  | 100 | 50 |  | 150 | ppm $/{ }^{\circ} \mathrm{C}$ |
| Line Regulation (Note 14) | $\begin{aligned} & 6 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 30 \mathrm{~V} \\ & \text { (Note 15) } \end{aligned}$ | 0.03 | $\begin{aligned} & 0.10 \\ & 0.50 \end{aligned}$ | 0.03 | 0.10 | 0.20 | 0.04 | 0.20 | 0.40 | \% max <br> \% max |
| Load Regulation (Note 14) | $100 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{L}} \leq 100 \mathrm{~mA}$ | 0.04 | $\begin{aligned} & 0.10 \\ & 0.30 \end{aligned}$ | 0.04 | 0.10 | 0.20 | 0.10 | 0.20 | 0.30 | \% max <br> \% max |
| Dropout Voltage (Note 5) | $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ | 50 | $\begin{gathered} 80 \\ 150 \end{gathered}$ | 50 | 80 | 150 | 50 | 80 | 150 | $m \vee \max$ <br> $m V$ max |
|  | $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$ | 380 | $\begin{aligned} & 450 \\ & 600 \end{aligned}$ | 380 | 450 | 600 | 380 | 450 | 600 | $m V$ max <br> $m V$ max |
| Ground Current | $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ | 100 | $\begin{aligned} & 150 \\ & 200 \end{aligned}$ | 100 | 150 | 200 | 100 | 150 | 200 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |
|  | $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$ | 8 | $\begin{aligned} & 12 \\ & 14 \end{aligned}$ | 8 | 12 | 14 | 8 | 12 | 14 | mA max mA max |
| Dropout Ground Current | $\begin{aligned} & V_{V_{I N}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \end{aligned}$ | 180 | $\begin{aligned} & 250 \\ & 310 \end{aligned}$ | 180 | 250 | 310 | 180 | 250 | 310 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |
| Current Limit | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 160 | $\begin{aligned} & 200 \\ & 220 \end{aligned}$ | 160 | 200 | 220 | 160 | 200 | 220 | mA max mA max |
| Thermal Regulation | (Note 13) | 0.05 | 0.20 | 0.05 | 0.20 |  | 0.05 | 0.20 |  | \%/W max |
| Output Noise, 10 Hz to 100 kHz | $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}$ | 430 |  | 430 |  |  | 430 |  |  | $\mu \mathrm{V}$ rms |
|  | $\mathrm{C}_{\mathrm{L}}=200 \mu \mathrm{~F}$ | 160 |  | 160 |  |  | 160 |  |  | $\mu \mathrm{V}$ rms |
|  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=3.3 \mu \mathrm{~F} \\ & \text { (Bypass }=0.01 \mu \mathrm{~F} \\ & \text { Pins } 7-1(\text { LP2951)) } \end{aligned}$ | 100 |  | 100 |  |  | 100 |  |  | $\mu \mathrm{V}$ rms |

Electrical Characteristics (Note 1) (Continued)

| Parameter | Conditions (Note 2) | LP2951-01 |  | LP2951-02 |  |  | LP2951-03 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ. | Tested Limit (Note 3) | Typ. | Tested Limit (Note 3) | Design Limit (Note 4) | Typ. | Tested Limit (Note 3) | Design Limit (Note 4) |  |
| Reference Voltage |  | 1.235 | $\begin{aligned} & 1.250 \\ & 1.260 \\ & 1.220 \\ & 1.200 \end{aligned}$ | 1.235 | $\begin{aligned} & 1.250 \\ & 1.220 \end{aligned}$ | $\begin{aligned} & 1.260 \\ & 1.200 \end{aligned}$ | 1.235 | $\begin{aligned} & 1.260 \\ & 1.210 \end{aligned}$ | $\begin{aligned} & 1.270 \\ & 1.200 \end{aligned}$ | $\vee$ max <br> $V$ max <br> $\vee$ min <br> $V$ min |
| Reference Voltage | (Note 7) |  | $\begin{aligned} & 1.270 \\ & 1.190 \end{aligned}$ |  |  | $\begin{aligned} & \hline 1.270 \\ & 1.190 \end{aligned}$ |  |  | $\begin{aligned} & 1.285 \\ & 1.185 \end{aligned}$ | $\mathrm{V} \text { max }$ $V \text { min }$ |
| Feedback Pin Bias Current |  | 20 | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | 20 | 40 | 60 | 20 | 40 | 60 | nA max nA max |
| Reference Voltage <br> Temperature <br> Coefficient | (Note 12) | 20 |  | 20 |  |  | 50 |  |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Feedback Pin Bias Current Temperature Coefficient |  | 0.1 |  | 0.1 |  |  | 0.1 |  |  | $n \mathrm{~A} /{ }^{\circ} \mathrm{C}$ |


| Output Leakage <br> Current | $\mathrm{V}_{\mathrm{OH}}=30 \mathrm{~V}$ | 0.01 | 1.00 <br> $\mathbf{2 . 0 0}$ | 0.01 | 1.00 | $\mathbf{2 . 0 0}$ | 0.01 | $\mathbf{1 . 0 0}$ | $\mathbf{2 . 0 0}$ | $\mu \mathrm{A} \mathrm{max}$ <br> $\mu \mathrm{A} \mathrm{max}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Low <br> Voltage | $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}$ <br> $\mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A}$ | 150 | 250 | 150 | 250 |  | 150 | 250 |  | mV max |
| mV max |  |  |  |  |  |  |  |  |  |  |


| Input Logic Voltage | Low High | 1.3 | $\begin{aligned} & 0.6 \\ & 2.0 \end{aligned}$ | 1.3 |  | 0.7 2.0 | 1.3 |  | $\begin{aligned} & 0.7 \\ & 2.0 \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shutdown Pin Input Current | $\mathrm{V}_{\text {SHUTDOWN }}=2.4 \mathrm{~V}$ | 30 | $\begin{gathered} 50 \\ 100 \end{gathered}$ | 30 | 50 | 100 | 30 | 50 | 100 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |
|  | $\mathrm{V}_{\text {SHUTDOWN }}=30 \mathrm{~V}$ | 450 | $\begin{aligned} & 600 \\ & 750 \end{aligned}$ | 450 | 600 | 750 | 450 | 600 | 750 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |
| Regulator Output Current in Shutdown | (Note 11) | 3 | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ | 3 | 10 | 20 | 3 | 10 | 20 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |

Note 1: $\quad$ Boldface limits apply at temperature extremes.
Note 2: Unless otherwise specified all limits guaranteed for $T_{j}=25^{\circ} \mathrm{C}, \mathrm{V}_{I N}=6 \mathrm{~V}, I_{L}=100 \mu \mathrm{~A}$ and $C_{L}=1 \mu \mathrm{~F}$. Additional conditions for the 8 -Pin versions are Feedback tied to 5 V Tap and Output tied to Output Sense $\left(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\right)$ and $\mathrm{V}_{\text {Shutdown }} \leq 0.6 \mathrm{~V}$.
Note 3: Guaranteed and 100\% production tested.
Note 4: Guaranteed but not $100 \%$ production tested. These limits are not used to calculate outgoing AQL levels.
Note 5: Dropout Voltage is defined as the input to output differential at which the output voltage drops 100 mV below its nominal value measured at 1 V differential. At very low values of programmed output voltage, the minimum input supply voltage of 2 V ( 2.3 V over temperature) must be taken into account.

Note 6: Comparator thresholds are expressed in terms of a voltage differential at the Feedback terminal below the nominal reference voltage measured at 6 V input. To express these thresholds in terms of output voltage change, multiply by the error amplifier gain $=\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\mathrm{REF}}=(\mathrm{R} 1+\mathrm{R} 2) / \mathrm{R} 2$. For example, at a programmed output voltage of 5 V , the Error output is guaranteed to go low when the output drops by $95 \mathrm{mV} \times 5 \mathrm{~V} / 1.235 \mathrm{~V}=384 \mathrm{mV}$. Thresholds remain constant as a percent of Vout as Vout is varied, with the dropout warning occurring at typically $5 \%$ below nominal, $7.5 \%$ guaranteed.

Note 7: $\quad \mathrm{V}_{\text {REF }} \leq \mathrm{V}_{\text {OUT }} \leq\left(\mathrm{V}_{\text {IN }}-1 \mathrm{~V}\right), 2.3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 30 \mathrm{~V}, 100 \mu \mathrm{~A}<\mathrm{I}_{\mathrm{L}} \leq 100 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}} \leq \mathrm{T}_{\text {JMAX }}$.
Note 8: The junction-to-ambient thermal resistance of the TO-92 package is $180^{\circ} \mathrm{C} / \mathrm{W}$ with $0.4^{\prime \prime}$ leads and $160^{\circ} \mathrm{C} / \mathrm{W}$ with $0.25^{\prime \prime}$ leads to a PC board. The thermal resistances of the 8-Pin DIP packages are $105^{\circ} \mathrm{C} / \mathrm{W}$ for the molded plastic ( N ) and $130^{\circ} \mathrm{C} / \mathrm{W}$ for the CERAMIC DIP (J) junction to ambient when soldered directly to a PC board. Junction to ambient thermal resistance for the S.O. (M) package is $160^{\circ} \mathrm{C} / \mathrm{W}$.

Note 9: May exceed input supply voltage.
Note 10: When used in dual-supply systems where the output terminal sees loads returned to a negative supply, the output voltage should be diode-clamped to ground.

Note 11: $\quad V_{\text {SHUTDOWN }} \geq 2 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \leq 30 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0$, with Feedback pin tied to 5 V Tap.
Note 12: Output or reference voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.

Note 13: Thermal regulation is defined as the change in output voltage at a time T after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 50 mA load pulse at $\mathrm{V}_{\text {IN }}=30 \mathrm{~V}(1.25 \mathrm{~W}$ pulse) for $\mathrm{T}=10 \mathrm{mS}$.
Note 14: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered in the specification for thermal regulation.

Note 15: Line regulation for the $L P 2951$ is tested at $150^{\circ} \mathrm{C}$ for $\mathrm{I}_{L}=1 \mathrm{~mA}$. For $\mathrm{I}_{L}=100 \mu \mathrm{~A}$ and $T_{J}=125^{\circ} \mathrm{C}$, line regulation is guaranteed by design to $0.2 \%$. See Typical Performance Characteristics for line regulation versus temperature and load current.

## Typical Performance Characteristics














## Typical Performance Characteristics (Continued)





## Applications Information

## External Capacitors

A $1.0 \mu \mathrm{~F}$ (or greater) capacitor is required between the LP2950/ LP2951 output and ground to prevent oscillations due to instability. Most types of tantalum or aluminum electrolytics will be adequate; film types will work, but are costly and therefore not recommended. Many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, so solid tantalum capacitors are recommended for operation below $-25^{\circ} \mathrm{C}$. The important parameters of the capacitor are an effective series resistance of about $5 \Omega$ or less and a resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.
At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $0.33 \mu \mathrm{~F}$ for current below 10 mA or $0.1 \mu \mathrm{~F}$ for currents below 1 mA . Using the 8 -Pin versions at voltages below 5 V runs the error amplifier at lower gains so that more output capacitance is needed. For the worst-case situation of a 100 mA load at 1.23 V output (Output shorted to Feedback) a $3.3 \mu \mathrm{~F}$ (or greater) capacitor should be used.
The LP2950 will remain stable and in regulation with no load in addition to the internal voltage divider, unlike many other voltage regulators. This is especially important in CMOS RAM keep-alive applications. When setting the output voltage of the LP2951 version with external resistors, a minimum load of $1 \mu \mathrm{~A}$ is recommended.
A $0.1 \mu \mathrm{~F}$ capacitor should be placed from the LP2950/LP2951 input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.
Stray capacitance to the LP2951 Feedback terminal (pin 7) can cause instability. This may especially be a problem when using high value external resistors to set the output voltage. Adding a 100pF capacitor between Output and Feedback and increasing the output capacitor to at least $3.3 \mu \mathrm{~F}$ will remedy this.

## Error Detection Comparator Output

A logic low output will be produced by the comparator whenever the LP2951 output falls out of regulation by more than approximately $5 \%$. This figure is the comparator's built-in offset of about 60 mV divided by the 1.235 V reference voltage. (Refer to the block diagram on Page 1). This trip level remains " $5 \%$ below normal" regardless of the programmed output voltage of the LP2951. For example, the error flag trip level is typically 4.75 V for a 5 V output or 11.4 V for a 12 V output. The out of regulation condition may be due either to low input voltage, current limiting, or thermal limiting.

Figure 1 is a timing diagram depicting the ERROR signal and the regulated output voltage as the LP2951 input is ramped up and down. The ERROR signal becomes valid (low) at about 1.3 V input. It goes high at about 5 V input (the input voltage at which $V_{\text {OUT }}=4.75 \mathrm{~V}$ ). Since the LP2951's dropout voltage is load-dependent (see curve in Typical Performance

Characteristics), the input voltage trip point (about 5 V ) will vary with the load current. The output voltage trip point (approximately 4.75 V ) does not vary with load.

The error comparator has an open-collector output which requires an external pull-up resistor. Depending on system requirements, this resistor may be returned to the 5 V output or some other supply voltage. In determining a value for this resistor, note that while the output is rated to sink $400 \mu \mathrm{~A}$, this sink current adds to battery drain in a low battery condition. Suggested values range from 100 k to $1 \mathrm{M} \Omega$. The resistor is not required if this output is unused.
In shutdown mode, $\overline{\text { ERROR }}$ will go high if it has been pulled up to an external 5 V supply. To avoid this invalid response, ERROR should be pulled up to $\mathrm{V}_{\text {out }}$ (See figure 2).

## Programming the Output Voltage (LP2951)

The LP2951 may be pin-strapped for 5V using its internal voltage divider by tying Pin 1 (output) to Pin 2 (SENSE) and Pin 7 (FEEDBACK) to Pin 6 (5V TAP). Alternatively, it may be programmed for any output voltage between its 1.235 V reference and its 30 V maximum rating. An external pair of resistors is required, as shown in Figure 2.
The complete equation for the output voltage is

$$
V_{\text {OUT }}=V_{R E F} \times\left\{1+R_{1} / R_{2}\right\}+I_{F B} R_{1}
$$

where $V_{\text {REF }}$ is the nominal 1.235 reference voltage and $I_{F B}$ is the feedback pin bias current, nominally -20 nA . The minimum recommended load current of $1 \mu \mathrm{~A}$ forces an upper limit of 1.2 $M \Omega$ on the value of $R_{2}$, if the regulator must work with no load (a condition often found in CMOS in standby), $I_{F B}$ will produce a $2 \%$ typical error in $V_{\text {out }}$ which may be eliminated at room temperature by trimming $R_{1}$. For better accuracy, choosing $R_{2}=100 \mathrm{k} \Omega$ reduces this error to $0.17 \%$ while increasing the resistor program current to $12 \mu \mathrm{~A}$. Since the LP2951 typically draws $60 \mu \mathrm{~A}$ at no load with Pin 2 open-circuited, this is a small price to pay.

## Reducing Output Noise

In reference applications it may be advantageous to reduce the AC noise present at the output. One method is to reduce the regulator bandwidth by increasing the size of the output capacitor. This is the only method by which noise can be reduced on the 3 lead LP2950 and is relatively inefficient, as increasing the capacitor from $1 \mu \mathrm{~F}$ to $220 \mu \mathrm{~F}$ only decreases the noise from $430 \mu \mathrm{~V}$ to $160 \mu \mathrm{~V}$ rms for a 100 kHz bandwidth at 5 V output.
Noise can be reduced fourfold by a bypass capacitor across $R_{1}$, since it reduces the high frequency gain from 4 to unity. Pick $\quad C_{\text {BYPASS }} \cong \frac{1}{2 \pi R_{1} \cdot 200 \mathrm{~Hz}}$
or about $0.01 \mu \mathrm{~F}$. When doing this, the output capacitor must be increased to $3.3 \mu \mathrm{~F}$ to maintain stability. These changes reduce the output noise from $430 \mu \mathrm{~V}$ to $100 \mu \mathrm{~V}$ rms for a 100 kHz bandwidth at 5 V output. With the bypass capacitor added, noise no longer scales with output voltage so that improvements are more dramatic at higher output voltages.


Figure 1. ERROR Output Timing

## Typical Applications



1A Regulator with 1.2 V Dropout


300 mA Regulator with 0.75 V Dropout


Wide Input Voltage Range Current Limiter
*MINIMUM INPUT-OUTPUT VOLTAGE RANGES FROM 40 mV TO 400 mV , DEPENDING ON LOAD CURRENT. CURRENT LIMIT IS TYPICALLY 160 mA .


Low Drift Current Source


Regulator with Early Warning and Auxiliary Output

## EARLY WARNING FLAG ON LOW INPUT VOLTAGE <br> - MAIN OUTPUT LATCHES OFF AT LOWER INPUT VOLTAGES <br> - BATTERY BACKUP ON AUXILIARY OUTPUT

OPERATION: REG. \#1'S V IS PROGRAMMED ONE DIODE DROP ABOVE 5 V . ITS ERROR FLAG BECOMES ACTIVE WHEN $\mathrm{V}_{\mathbb{N}} \leq 5.7 \mathrm{~V}$. WHEN $\mathrm{V}_{\mathbb{N}}$ DROPS BELOW 5.3 V , THE ERROR FLAG OF REG. \#2 BECOMES ACTIVE AND VIA Q1 LATCHES THE MAIN OUTPUT OFF. WHEN $\mathrm{V}_{\text {, AGAIN EXCEEDS } 5.7 \mathrm{~V} \text { REG. \#1 }}$ IS BACK IN REGULATION AND THE EARLY WARNING SIGNAL RISES, UNLATCHING REG. \#2 VIA D3.


5 Volt Current Limiter

* MINIMUM INPUT-OUTPUT VOLTAGE RANGES FROM 40 mV TO 400 mV , DEPENDING ON LOAD CURRENT.


FOR $5 \mathrm{~V}_{\mathrm{owit}}$, USE INTERNAL RESISTORS. WIRE PIN 6 TO 7, AND WIRE PIN 2 TO $+V_{\text {OUIT }}$ BUS.

2 Ampere Low Dropout Regulator


5 V Regulator with 2.5 V Sleep Function


Latch Off When Error Flag Occurs


Open Circuit Detector for 4mA to 20mA Current Loop


Regulator with State-of-Charge Indicator


## Low Battery Disconnect

For values shown, Regulator shuts down when $\mathrm{V}_{\mathrm{IN}}<5.5 \mathrm{~V}$ and turns on again at 6.0 V . Current drain in disconnected mode is $150 \mu \mathrm{~A}$.


LM34 for $125^{\circ} \mathrm{F}$ Shutdown LM35 for $125^{\circ} \mathrm{C}$ Shutdown


LP2954

## Low Drop-Out Voltage Regulator

## General Description

The LP2954 is a protected micropower voltage regulator with very low dropout voltage (typically 60 mV at light loads and 470 mV at 250 mA ), and very low quiescent current ( $90 \mu \mathrm{~A}$ typical). Like its predecessor, the LP2950, the quiescent current of the LP2954 increases only slightly in dropout, thus prolonging battery life.

Key additional features and improvements offered include higher output current ( 250 mA ) and the ability to survive an unregulated input voltage transient of up to 20 V below ground (reverse battery).

Available in a 3-Pin TO-220 package, the LP2954 is pincompatible with older 5 V regulators.

## Features

- High accuracy 5 V , guaranteed 250 mA output
- Extremely low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Use as regulator or reference
- Needs only $1.5 \mu \mathrm{~F}$ for stability
- Current and thermal limiting
- Unregulated DC input can withstand-20V reverse battery


## Applications

- Low Dropout Battery Powered Equipment
- Cellular Telephones
- SMPS Post-Regulator
- Voltage Reference
- Laptop or Notebook Computers
- High Efficiency Linear Power Supplies


## Ordering Information

| Part Number | Temperature Range $^{*}$ | Package |
| :---: | :---: | :---: |
| LP2954-02BT | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3-Pin TO-220 |
| LP2954-03BT | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3-Pin TO-220 |
| * Junction Temperature |  |  |

## Pin Configuration



See the MIC2954 for an improved 250 mA LDO regulator featuring lower drop-out, lower quiescent current, 60 V transient protection, and availability in a small TO-92 package.


TO-220 Package Front View
(T)

The LP2954 is available as either an -02 or -03 version. Both versions are guaranteed for junction temperature from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; the -02 version has a tighter output and reference voltage specification range over temperature.

The LP2954 has a tight initial tolerance (0.5\% typical), a very low output voltage temperature coefficient which allows use as a low-power voltage reference, and extremely good load and line regulation ( $0.05 \%$ typical). This greatly reduces the error in the overall circuit, and is the result of careful design techniques and process control.

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact your local Micrel representative/distributor for availability and specifications.

| Power Dissipation | Internally Limited |
| :--- | ---: |
| Lead Temperature (Soldering, 5 seconds) | $260^{\circ} \mathrm{C}$ |


| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Operating Junction Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Input Supply Voltage | -20 V to +30 V |

ESD Rating To be determined.

## Electrical Characteristics

Limits in standard typeface are for $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ and limits in boldface apply over the full operating temperature range.
Unless otherwise specified, $\mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=2.2 \mu \mathrm{~F}$.


Electrical Characteristics, continued.

| Symbol | Parameter | Conditions | Typical | LP2954-02 |  | LP2954-03 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| $e_{n}$ | Output Noise Voltage ( 10 Hz to 100 kHz ) $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$ | $\mathrm{C}_{\mathrm{L}}=2.2 \mu \mathrm{~F}$ | 400 |  |  |  |  | $\mu \mathrm{V}$ RMS |
|  |  | $\mathrm{C}_{\mathrm{L}}=33 \mu \mathrm{~F}$ | 260 |  |  |  |  |  |

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions.
Note 2: The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J \text { (MAX) }}$, the junction-to-ambient thermal resistance, $\Theta_{J A}$, and the ambient temperature, $T_{A}$. The maximum allowable power dissipation at any ambient temperature is calculated using: $\mathrm{P}_{\text {(MAX) }}=\left(\mathrm{T}_{\mathrm{JIMAX})}-\mathrm{T}_{A}\right) / \Theta_{\mathrm{JA}}$
Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown. The junction to ambient thermal resistance of the LP2954 (Without external heatsink, $\Theta_{J A}$ ) is $60^{\circ} \mathrm{C} / \mathrm{W}$. The junction to case thermal resistance $\left(\Theta_{\mathrm{Jc}}\right)$ is $3^{\circ} \mathrm{C} / \mathrm{W}$. If an external heatsink is used, the effective junction to ambient thermal resistance is the sum of $\Theta_{\mathrm{Jc}}$, the thermal resistance of the heatsink, and the thermal resistance of the interface between the heatsink and the LP2954 ( $\Theta_{\text {cs }}$ ).
Note 3: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 4: Regulation is measured at constant junction temperature using low duty cycle pulse testing. Parts are tested separately for load regulation in the load ranges 0.1 to 1 mA and 1 to 250 mA . Changes in output voltage due to heating effects are covered by the thermal regulation specification.
Note 5: Dropout voltage is defined as the input to output differential at which the output voltage drops 100 mV below the value measured with a 1V differential.
Note 6: Ground pin current is the regulator quiescent current. The total current drawn from the source is the sum of the load current plus the ground pin current.
Note 7: The LP2954 features fold-back current limiting. The short circuit $\left(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\right)$ current limit is less than the maximum current with normal output voltage.
Note 8: Thermal regulation is defined as the change in output voltage at a time T after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 200 mA load pulse at $\mathrm{V}_{\text {IN }}=20 \mathrm{~V}$ (a 4 W pulse) for $T=10 \mathrm{mS}$.
Note 9: When used in dual supply systems where the regulator load is returned to a negative supply, the output voltage must be diode clamped to ground.

## Applications Information

## External Capacitors

A $2.2 \mu \mathrm{~F}$ (or greater) capacitor is required between the LP2954 output and ground to prevent oscillations due to instability. Most types of tantalum or aluminum electrolytics will be adequate; film types will work, but are costly and therefore not recommended. Many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, so solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$. The important parameters of the capacitor are an effective series resistance of about $5 \Omega$ or less and a resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.


At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $0.5 \mu \mathrm{~F}$ for current below 10 mA or $0.15 \mu \mathrm{~F}$ for currents below 1 mA .

The LP2954 will remain stable and in regulation with no load in addition to the internal voltage divider, unlike many other voltage regulators. This is especially important in CMOS RAM keep-alive applications.

A $1 \mu \mathrm{~F}$ capacitor should be placed from the LP2954 input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.

## Reducing Output Noise

In reference applications it may be advantageous to reduce the AC noise present at the output. One method is to reduce the regulator bandwidth by increasing the size of the output capacitor. This is the only method by which noise can be reduced on the 3 lead LP2954 and is relatively inefficient, as increasing the capacitor from $1 \mu \mathrm{~F}$ to $220 \mu \mathrm{~F}$ only decreases the noise from $430 \mu \mathrm{~V}$ to $160 \mu \mathrm{~V}$ rms for a 100 kHz bandwidth at 5 V output.

## Typical Characteristics



## Typical Characteristics, Continued



## Equivalent Schematic Diagram




## Preliminary Information

## General Description

The MIC2920A family are "bulletproof" efficient voltage regulators with very low drop out voltage (typically 40 mV at light loads and 300 mV at 250 mA ), and very low quiescent current ( $90 \mu \mathrm{~A}$ typical). The quiescent current of the MIC2920A increases only slightly in dropout, thus prolonging battery life. Key MIC2920A features include protection against reversed battery, fold-back current limiting, and automotive "load dump" protection ( 60 V positive transient).
The MIC2920 is available in several configurations. The MIC2920A-xx devices are three pin fixed voltage regulators. The MIC29201 is a fixed regulator offering logic compatible ON/OFF switching input and an error flag output. This flag may also be used as a power-on reset signal. A logiccompatible shutdown input is provided on the adjustable MIC29202, which enables the regulator to be switched on and off. The MIC29203 is a five pin adjustable version that includes an error flag output that warns of a low output voltage, which is often due to failing batteries on the input. The eight pin DIP and SOIC adjustable version, the MIC29204, includes both shutdown and error flag pins, and may be pin-strapped for 5 V output, or programmed from 1.24 V to 29 V with the use of two external resistors.

## Features

- High output voltage accuracy
- Guaranteed 400 mA output
- Low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Current and thermal limiting
- Input can withstand -20 V reverse battery and +60 V positive transients
- Error flag warns of output dropout
- Logic-controlled electronic shutdown
- Output programmable from 1.24V to 29V(MIC29202/ MIC29203/MIC29204)
- Available in TO-220, TO-220-5, DIP, CerDIP, and Surface Mount TO-263-5, SOT-223, and SO-8 packages.


## Applications

- Battery Powered Equipment
- Cellular Telephones
- Laptop, Notebook, and Palmtop Computers
- PCMCIA $\mathrm{V}_{\mathrm{cC}}$ and $\mathrm{V}_{\mathrm{PP}}$ Regulation/Switching
- Bar Code Scanners
- Automotive Electronics
- SMPS Post-Regulator/ DC to DC Modules
- Voltage Reference
- High Efficiency Linear Power Supplies


## Pin Configuration



SO/DIP Packages (MIC29204BJ/M/N)

Five Lead Package Pin Functions:

|  | MIC29201 |  | MIC29202 |  |
| :--- | :--- | :--- | :--- | :--- |
|  | MIC29203 |  |  |  |
| 1) | Error | FB |  | Error |
| 2) | ON | ON | FB |  |
| 3) | Ground | Ground | Ground |  |
| 4) | Input | Input | Input |  |
| 5) | Output | Output | Output |  |



SOT-223 Package (MIC2920A-xxBS)


12345
TO-263-5 Package
(MIC29201/29202/29203BU)


INPUT GROUND OUTPUT
TO-220 Package (MIC2920A-xxBT)


12345

TO-220-5 Package (MIC29201/29202/29203BT)

| Ordering Information |  |  |  |
| :--- | :---: | :---: | :---: |
| Part Number | Voltage | Temperature Range | Package |
| MIC2920A-3.3BS | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |
| MIC2920A-3.3BT | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC2920A-4.8BS | 4.8 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |
| MIC2920A-4.8BT | 4.8 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC2920A-5.0BS | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |
| MIC2920A-5.0BT | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC2920A-12BS | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |
| MIC2920A-12BT | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC29201-3.3BT | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29201-3.3BU | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29201-4.8BT | 4.8 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29201-4.8BU | 4.8 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29201-5.0BT | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29201-5.0BU | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29201-12BT | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29201-12BU | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29202BT | Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29202BU | Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29203BT | Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29203BU | Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29204BJ | 5 and Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $8-$ pin CerDIP |
| MIC29204BM | 5 and Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SO-8 |
| MIC29204BN | 5 and Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $8-p i n ~ P D I P ~$ |

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact your local Micrel representative/distributor for availability and specifications.

Power Dissipation (Note 1) Internally Limited Lead Temperature (Soldering, 5 seconds) $260^{\circ} \mathrm{C}$ Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Operating Junction Temperature Range
$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Input Supply Voltage -20 V to +60 V
Feedback Input Voltage (Notes 9 and 10)
-1.5 V to +26 V
Shutdown Input Voltage $\quad-0.3 \mathrm{~V}$ to +30 V
Error Comparator Output Voltage $\quad-0.3 \mathrm{~V}$ to +30 V ESD Rating $> \pm 2000 \mathrm{~V}$

* Junction temperatures


## Electrical Characteristics

Limits in standard typeface are for $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ and limits in boldface apply over the full operating temperature range. Unless otherwise specified, $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{OUT}}+1 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}$. Eight pin MIC29204 is configured with the Feedback pin tied to the 5 V Tap, the Output is tied to Output Sense $\left(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\right)$, and $\mathrm{V}_{\text {SHutdown }} \leq 0.7 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Typical | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V | Output Voltage Accuracy | Variation from factory trimmed $\mathrm{V}_{\text {out }}$ |  | $\begin{aligned} & -1 \\ & -2 \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | \% |
|  |  | $1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{L}} \leq 400 \mathrm{~mA}$ |  | -2.5 | 2.5 |  |
| $\frac{\Delta V_{o}}{\Delta T}$ | Output Voltage Temperature Coef. | (Note 2) | 20 |  | 100 | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\frac{\Delta V_{0}}{V_{0}}$ | Line Regulation | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IN }+1} \mathrm{~V}$ to 26 V |  | 0.03 | $\begin{aligned} & \hline 0.10 \\ & 0.40 \\ & \hline \end{aligned}$ | \% |
| $\frac{\Delta V_{0}}{V_{0}}$ | Load Regulation | $\mathrm{I}_{\mathrm{L}}=1$ to 250 mA (Note 3) | 0.04 |  | $\begin{aligned} & \hline 0.16 \\ & 0.30 \end{aligned}$ | \% |
| $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {o }}$ | Dropout Voltage (Note 4) | $\begin{aligned} & I_{L}=1 \mathrm{~mA} \\ & I_{L}=100 \mathrm{~mA} \\ & I_{L}=250 \mathrm{~mA} \\ & I_{L}=400 \mathrm{~mA} \end{aligned}$ | 60 <br> 150 <br> 300 <br> 450 |  | $\begin{aligned} & 100 \\ & 150 \\ & 300 \\ & 420 \\ & 450 \\ & 600 \end{aligned}$ | mV |
| $\mathrm{I}_{\text {GND }}$ | Ground Pin Current (Note 5) | $\begin{aligned} & I_{L}=1 \mathrm{~mA} \\ & I_{L}=100 \mathrm{~mA} \\ & I_{L}=250 \mathrm{~mA} \\ & I_{L}=400 \mathrm{~mA} \end{aligned}$ | 120 <br> 1 <br> 4 <br> 11 |  | $\begin{gathered} 200 \\ \mathbf{3 0 0} \\ 1.5 \\ \mathbf{2} \\ 6 \\ \mathbf{8} \end{gathered}$ | $\mu \mathrm{A}$ <br> mA |
| $\mathrm{I}_{\text {GNDD }}$ | Ground Pin <br> Current at Dropout <br> (Note 5) | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ less than designed $\mathrm{V}_{\text {out }}$ | 180 |  | 300 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LIMIT }}$ | Current Limit | $\begin{aligned} & V_{\text {out }}=0 \mathrm{~V} \\ & \text { (Note 6) } \end{aligned}$ | 700 | 500 | $\begin{aligned} & 1000 \\ & 1200 \end{aligned}$ | mA |
| $\frac{\Delta \mathrm{V}_{\mathrm{o}}}{\Delta \mathrm{P}_{\mathrm{D}}}$ | Thermal Regulation | (Note 7) | 0.05 |  | 0.2 | \%/W |
| $\mathrm{e}_{\mathrm{n}}$ | Output Noise <br> Voltage <br> ( 10 Hz to 100 kHz ) $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$ | $\begin{aligned} & C_{L}=10 \mu \mathrm{~F} \\ & C_{L}=100 \mu \mathrm{~F} \end{aligned}$ | $\begin{aligned} & 400 \\ & 260 \end{aligned}$ |  |  | $\mu \mathrm{V}$ RMS |

Electrical Characteristics (Continued)
miC29202, MIC29203, MIC29204

| Parameter | Conditions | Typ. | Min | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Reference Voltage |  | 1.235 | 1.210 | 1.260 | V |
| 1.200 | $\mathbf{1 . 2 7 0}$ |  |  |  |  |
| Reference Voltage | (Note 8) |  | $\mathbf{1 . 1 8 5}$ | $\mathbf{1 . 2 8 5}$ | V |
| Feedback Pin <br> Bias Current |  | 20 |  | 40 | nA |
| Reference Voltage <br> Temperature <br> Coefficient | (Note 7) | 20 |  |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Feedback Pin Bias <br> Current Temperature <br> Coefficient |  | 0.1 |  | $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ |  |


| Error Comparator | MIC29201, MIC29203, MIC29204 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Leakage Current | $\mathrm{V}_{\mathrm{OH}}=30 \mathrm{~V}$ | 0.01 |  | $\begin{aligned} & 1.00 \\ & 2.00 \end{aligned}$ | $\mu \mathrm{A}$ |
| Output Low Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=250 \mu \mathrm{~A} \end{aligned}$ | 150 |  | $\begin{aligned} & 250 \\ & 400 \end{aligned}$ | mV |
| Upper Threshold Voltage | (Note 9) | 60 | $\begin{aligned} & 40 \\ & 25 \end{aligned}$ |  | mV |
| Lower Threshold Voltage | (Note 9) | 75 |  | $\begin{gathered} 95 \\ 140 \end{gathered}$ | mV |
| Hysteresis | (Note 9) | 15 |  |  | mV |

Shutdown Input MIC29201, MIC29202, MIC29204

| Input Logic Voltage | Low (ON) <br> High (OFF) | 1.3 |  | V |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| Shutdown Pin <br> Input Current | $\mathrm{V}_{\text {SHUTDOWN }}=2.4 \mathrm{~V}$ | 30 | $\mathbf{0 . 7}$ |  |  |
|  | $\mathrm{~V}_{\text {SHUTDOWN }}=30 \mathrm{~V}$ | 450 | 50 | $\mu \mathrm{~A}$ |  |
| Regulator Output <br> Current in Shutdown | (Note 10) | 3 |  | 600 <br> 750 | $\mu \mathrm{~A}$ |

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions. The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J \text { (MAX })}$, the junction-to-ambient thermal resistance, $Q_{J A}$, and the ambient temperature, $T_{A}$. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{\text {(MAX) }}=\left(T_{J(M A X)}-T_{A}\right) / Q_{J A .}$. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown. The junction to ambient thermal resistance of the MIC29204BM is $160^{\circ} \mathrm{C} / \mathrm{W}$ mounted on a PC board.
Note 2: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 3: Regulation is measured at constant junction temperature using low duty cycle pulse testing. Changes in output voltage due to heating effects are covered by the thermal regulation specification.
Note 4: Dropout Voltage is defined as the input to output differential at which the output voltage drops 100 mV below its nominal value measured at 1 V differential. At very low values of programmed output voltage, the minimum input supply voltage of 2 V ( 2.3 V over temperature) must be taken into account.
Note 5: Ground pin current is the regulator quiescent current. The total current drawn from the supply is the sum of the load current plus the ground pin current.
Note 6: The MIC2920A features fold-back current limiting. The short circuit $\left(\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}\right)$ current limit is less than the maximum current with normal output voltage.
Note 7: Thermal regulation is defined as the change in output voltage at a time $T$ after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 200 mA load pulse at $V_{\mathbb{I N}}=20 \mathrm{~V}$ (a 4 W pulse) for $T=10 \mathrm{mS}$.
Note 8: $\quad \mathrm{V}_{\text {REF }} \leq \mathrm{V}_{\text {OUT }} \leq\left(\mathrm{V}_{\text {IN }}-1 \mathrm{~V}\right), 2.3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 30 \mathrm{~V}, 1 \mathrm{~mA}<\mathrm{I}_{\mathrm{L}} \leq 400 \mathrm{~mA}, \mathrm{~T}_{J} \leq \mathrm{T}_{\text {JMAX }}$.
Note 9: Comparator thresholds are expressed in terms of a voltage differential at the Feedback terminal below the nominal reference voltage measured at 6 V input. To express these thresholds in terms of output voltage change, multiply by the error amplifier gain $=\mathrm{V}_{\text {OUT }}$ $N_{\text {REF }}=(R 1+R 2) / R 2$. For example, at a programmed output voltage of 5 V , the Error output is guaranteed to go low when the output drops by $95 \mathrm{mV} \times 5 \mathrm{~V} / 1.235 \mathrm{~V}=384 \mathrm{mV}$. Thresholds remain constant as a percent of VOUT as Vout is varied, with the dropout warning occurring at typically $5 \%$ below nominal, $7.5 \%$ guaranteed.
Note 10: $\mathrm{V}_{\text {SHUTDOWN }} \geq 2 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \leq 30 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0$, with Feedback pin tied to 5 V Tap.
Note 11: When used in dual supply systems where the regulator load is returned to a negative supply, the output voltage must be diode clamped to ground.
Note 12: Maximum positive supply voltage of 60 V must be of limited duration ( $<100 \mathrm{mS}$ ) and duty cycle ( $\leq 1 \%$ ). The maximum continuous supply voltage is 30 V .

## Schematic Diagram



## Typical Characteristics













## Typical Characteristics, Continued



## Applications Information

## External Capacitors

A $10 \mu \mathrm{~F}$ (or greater) capacitor is required between the MIC2920A output and ground to prevent oscillations due to instability. Most types of tantalum or aluminum electrolytics will be adequate; film types will work, but are costly and therefore not recommended. Many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, so solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$. The important parameters of the capacitor are an effective series resistance of about $5 \Omega$ or less and a resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $2.2 \mu \mathrm{~F}$ for current below 10 mA or $1 \mu \mathrm{~F}$ for currents below 1 mA . Adjusting the MIC29202/29203/29204 to voltages below 5 V runs the error amplifier at lower gains so that more output capacitance is needed. For the worst-case situation of a 500 mA load at 1.23 V output (Output shorted to Feedback) a $47 \mu \mathrm{~F}$ (or greater) capacitor should be used.

The MIC2920A will remain stable and in regulation with no load in addition to the internal voltage divider, unlike many other voltage regulators. This is especially important in CMOS RAM keep-alive applications. When setting the output voltage of the MIC29202/29203/29204 version with external resistors, a minimum load of $1 \mu \mathrm{~A}$ is recommended.

A $1 \mu \mathrm{~F}$ capacitor should be placed from the MIC2920A input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.

Stray capacitance to the MIC29202/29203/29204 Feedback terminal (pin 7) can cause instability. This may especially be a problem when using high value external resistors to set the output voltage. Adding a 100 pF capacitor between Output and Feedback and increasing the output capacitor to at least $3.3 \mu \mathrm{~F}$ will remedy this.

## Error Detection Comparator Output (MIC29201/ MIC29203/MIC29204)

A logic low output will be produced by the comparator whenever the MIC29201/29203/29204 output falls out of regulation by more than approximately $5 \%$. This figure is the comparator's built-in offset of about 60 mV divided by the 1.235 V reference voltage. (Refer to the block diagram on Page 1). This trip level remains " $5 \%$ below normal" regardless of the programmed output voltage of the MIC29201/29203/29204. For example, the error flag trip level is typically 4.75 V for a 5 V output or 11.4 V for a 12 V output. The out of regulation condition may be due either to low input voltage, current limiting, or thermal limiting.
Figure 1 is a timing diagram depicting the $\overline{E R R O R}$ signal and the regulated output voltage as the MIC29201/29203/29204 input is ramped up and down. The ERROR signal becomes valid (low) at about 1.3 V input. It goes high at about 5 V input (the input voltage at which $\mathrm{V}_{\text {OUT }}=4.75$ ). Since the MIC29201/

29203/29204's dropout voltage is load-dependent (see curve in Typical Performance Characteristics), the input voltage trip point (about 5 V ) will vary with the load current. The output voltage trip point (approximately 4.75 V ) does not vary with load.

The error comparator has an open-collector output which requires an external pull-up resistor. Depending on system requirements, this resistor may be returned to the 5 V output or some other supply voltage. In determining a value for this resistor, note that while the output is rated to sink $250 \mu \mathrm{~A}$, this sink current adds to battery drain in a low battery condition. Suggested values range from 100 k to $1 \mathrm{M} \Omega$. The resistor is not required if this output is unused.

In shutdown mode, $\overline{\text { ERROR }}$ will go high if it has been pulled up to an external supply. To avoid this invalid response, ERROR should be pulled up to $\mathrm{V}_{\text {out }}$.

## Programming the Output Voltage (MIC29202/ MIC29203/29204)

The MIC29202/29203/29204 may be pin-strapped for 5V using the internal voltage divider by tying Pin 1 (output) to Pin 2 (sense) and Pin 7 (feedback) to Pin 6 (V Tap). Alternatively, it may be programmed for any output voltage between its 1.235 V reference and its 30 V maximum rating. An external pair of resistors is required, as shown in Figure 3.

The complete equation for the output voltage is

$$
V_{\text {OUT }}=V_{\text {REF }} \times\left\{1+R_{1} / R_{2}\right\}+I_{F B} R_{1}
$$

where $\mathrm{V}_{\text {REF }}$ is the nominal 1.235 reference voltage and $\mathrm{I}_{\mathrm{FB}}$ is the feedback pin bias current, nominally 20 nA . The minimum recommended load current of $1 \mu \mathrm{~A}$ forces an upper limit of $1.2 \mathrm{M} \Omega$ on the value of $R_{2}$, if the regulator must work with no load (a condition often found in CMOS in standby), $I_{F B}$ will produce a $2 \%$ typical error in $\mathrm{V}_{\text {OUT }}$ which may be eliminated at room temperature by trimming $R_{1}$. For better accuracy, choosing $\quad R_{2}=100 \mathrm{k}$ reduces this error to $0.17 \%$ while increasing the resistor program current to $12 \mu \mathrm{~A}$. Since the MIC29202/29203/29204 typically draws $110 \mu \mathrm{~A}$ at no load with ON open-circuited, this is a negligible addition.

## Reducing Output Noise

In reference applications it may be advantageous to reduce the AC noise present at the output. One method is to reduce the regulator bandwidth by increasing the size of the output


* SEE APPLICATIONS INFORMATION

Figure 1. ERROR Output Timing
capacitor. This is relatively inefficient, as increasing the capacitor from $1 \mu \mathrm{~F}$ to $220 \mu \mathrm{~F}$ only decreases the noise from $430 \mu \mathrm{~V}$ to $160 \mu \mathrm{~V}_{\text {RMS }}$ for a 100 kHz bandwidth at 5 V output. Noise can be reduced fourfold by a bypass capacitor across $R_{1}$, since it reduces the high frequency gain from 4 to unity. Pick

$$
\mathrm{C}_{\mathrm{BYPASS}} \cong \frac{1}{2 \pi \mathrm{R}_{1} \cdot 200 \mathrm{~Hz}}
$$

or about $0.01 \mu \mathrm{~F}$. When doing this, the output capacitor must be increased to $10 \mu \mathrm{~F}$ to maintain stability. These changes reduce the output noise from $430 \mu \mathrm{~V}$ to $100 \mu \mathrm{~V}$ rms for a 100 kHz bandwidth at 5 V output. With the bypass capacitor added, noise no longer scales with output voltage so that improvements are more dramatic at higher output voltages.

## Automotive Applications

The MIC2920A is ideally suited for automotive applications for a variety of reasons. It will operate over a wide range of input voltages with very low dropout voltages ( 40 mV at light loads), and very low quiescent currents ( $100 \mu \mathrm{~A}$ typical). These features are necessary for use in battery powered systems, such as automobiles. It is a "bulletproof" device with the ability to survive both reverse battery (negative transients up to 20 V below ground), and load dump (positive transients up to 60V) conditions. A wide operating temperature range with low temperature coefficients is yet another reason to use these versatile regulators in automotive designs.

## Typical Applications



Figure 2. MIC2920A-5.0 Fixed +5V Regulator

*MINIMUM INPUT-OUTPUT VOLTAGE RANGES FROM 40 mV TO 400 mV , DEPENDING ON LOAD CURRENT.

Figure 4. MIC29204 Wide Input Voltage Range Current Limiter


Figure 3. MIC29202/29203/29204 Adjustable Regulator


PIN 3 LOW= ENABLE OUTPUT. Q1 ON = 3.3V, Q1 OFF = 5.0V .

Figure 5. MIC29202/29203/29204 5.0V or 3.3V Selectable Regulator with Shutdown.

## General Description

The MIC2937A family are "bulletproof" efficient voltage regulators with very low dropout voltage (typically 40 mV at light loads and 300 mV at 500 mA ), and very low quiescent current ( $90 \mu \mathrm{~A}$ typical). The quiescent current of the MIC2937A increases only slightly in dropout, thus prolonging battery life. Key MIC2937A features include protection against reversed battery, fold-back current limiting, and automotive "load dump" protection ( 60 V positive transient).
The MIC2937 is available in several configurations. The MIC2937A-xx devices are three pin fixed voltage regulators. The MIC29371 is a fixed regulator offering logic compatible ON/OFF switching input and an error flag output. This flag may also be used as a power-on reset signal. A logiccompatible shutdown input is provided on the adjustable MIC29372, which enables the regulator to be switched on and off. The MIC29373 is a five pin adjustable version that includes an error flag output that warns of a low output voltage, which is often due to failing batteries on the input. An eight pin DIP and SOIC adjustable version of the MIC29372 is available that includes both shutdown and error flag pins, and may be pin-strapped for 5V output, or programmed from 1.24 V to 29 V with the use of two external resistors.

## Features

- High output voltage accuracy
- Guaranteed 750 mA output
- Low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Current and thermal limiting
- Input can withstand -20 V reverse battery and +60 V positive transients
- Error flag warns of output dropout
- Logic-controlled electronic shutdown
- Output programmable from 1.24 V to $29 \mathrm{~V}(\mathrm{MIC} 29372 /$ MIC29373)
- Available in TO-220, TO-263, TO-220-5, TO-263-5, and SOT-223 packages.


## Applications

- Battery Powered Equipment
- Cellular Telephones
- Laptop, Notebook, arid Palmtop Computers
- SCSI II Active Terminators
- PCMCIA $\mathrm{V}_{\mathrm{cC}}$ and $\mathrm{V}_{\mathrm{PP}}$ Regulation/Switching
- Bar Code Scanners
- Automotive Electronics
- SMPS Post-Regulator/ DC to DC Modules
- High Efficiency Linear Power Supplies


## Pin Configuration



Five Lead Package Pin Functions: MIC29371 MIC29372 MIC29373

1) Error FB Error
2) $O N$
3) Ground
4) Input
5) Output

ON
Ground Input Output


INPUT GROUND OUTPUT
TO-263 Package (MIC2937A-xxBU)


12345



12345

INPUT GROUND OUTPUT


| Ordering Information |  |  |  |
| :--- | :---: | :---: | :---: |
| Part Number | Voltage | Temperature Range ${ }^{\circ}$ | Package |
| MIC2937A-2.8BS | 2.85 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |
| MIC2937A-2.8BT | 2.85 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC2937A-3.3BS | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |
| MIC2937A-3.3BT | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC2937A-4.8BS | 4.8 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |
| MIC2937A-4.8BT | 4.8 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC2937A-5.0BS | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |
| MIC2937A-5.0BT | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC2937A-12BS | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |
| MIC2937A-12BT | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC2937A-15BS | 15 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |
| MIC2937A-15BT | 15 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC29371-2.8BU | 2.85 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29371-2.8BU | 2.85 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29371-3.3BT | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29371-3.3BU | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29371-4.8BT | 4.8 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29371-4.8BU | 4.8 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29371-5.0BT | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29371-5.0BU | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29371-12BT | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29371-12BU | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29371-15BT | 15 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29371-15BU | 15 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29372BT | Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29372BU | Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29373BT | Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29373BU | Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact your local Micrel representative/distributor for availability and specifications.

Power Dissipation (Note 1) Internally Limited Lead Temperature (Soldering, 5 seconds) $260^{\circ} \mathrm{C}$ Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Operating Junction Temperature Range
$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Input Supply Voltage -20 V to +60 V Feedback Input Voltage (Notes 9 and 10)
-1.5 V to +26 V
Shutdown Input Voltage $\quad-0.3 \mathrm{~V}$ to +30 V
Error Comparator Output Voltage $\quad-0.3 \mathrm{~V}$ to +30 V ESD Rating $> \pm 2000 \mathrm{~V}$

* Junction temperatures


## Electrical Characteristics

Limits in standard typeface are for $T_{j}=25^{\circ} \mathrm{C}$ and limits in boldface apply over the full operating temperature range. Unless otherwise specified, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {out }}+1 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=2.2 \mu \mathrm{~F}$. The MIC29372 and MIC29373 Feedback pins are tied to the 5 V Tap, Output is tied to Output Sense $\left(\mathrm{V}_{\text {out }}=5 \mathrm{~V}\right)$, and $\mathrm{V}_{\text {shutdown }} \leq 0.6 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Typical | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {o }}$ | Output Voltage (5.0 or adjustable versions) | $5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{L}} \leq 500 \mathrm{~mA}$ | $\begin{aligned} & 5.0 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.950 \\ & 4.900 \\ & 4.880 \end{aligned}$ | $\begin{aligned} & 5.050 \\ & 5.100 \\ & 5.120 \\ & \hline \end{aligned}$ | V |
|  | Output Voltage Accuracy | Variation from designed $\mathrm{V}_{\text {out }}$ $5 \mathrm{~mA} \leq 1_{1} \leq 500 \mathrm{~mA}$ |  | $\begin{gathered} \hline-1 \\ -2 \\ -2.5 \end{gathered}$ | $\begin{gathered} 1 \\ 2 \\ 2.5 \end{gathered}$ | \% |
| $\frac{\Delta \mathrm{V}_{0}}{\Delta \mathrm{~T}}$ | Output Voltage <br> Temperature Coef. | (Note 2) | 20 |  | 100 | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\frac{\Delta V_{0}}{V_{0}}$ | Line Regulation | $\mathrm{V}_{\text {IN }}=6 \mathrm{~V}$ to 26 V |  | 0.03 | $\begin{aligned} & \hline 0.10 \\ & 0.40 \\ & \hline \end{aligned}$ | \% |
| $\frac{\Delta V_{0}}{V_{\mathrm{o}}}$ | Load Regulation | $\mathrm{I}_{\mathrm{L}}=5 \text { to } 750 \mathrm{~mA}$ <br> (Note 3) | 0.04 |  | $\begin{aligned} & \hline 0.16 \\ & 0.20 \end{aligned}$ | \% |
| $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {o }}$ | Dropout Voltage (Note 4) | $\begin{aligned} & I_{L}=5 \mathrm{~mA} \\ & I_{L}=100 \mathrm{~mA} \\ & I_{L}=500 \mathrm{~mA} \\ & I_{L}=750 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 60 \\ & 150 \\ & 300 \\ & 370 \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 150 \\ & 200 \\ & 320 \\ & 450 \\ & 600 \end{aligned}$ | mV |
| $\mathrm{I}_{\text {GND }}$ | Ground Pin Current (Note 5) | $\begin{aligned} & I_{L}=5 \mathrm{~mA} \\ & I_{L}=100 \mathrm{~mA} \\ & I_{L}=500 \mathrm{~mA} \\ & I_{L}=750 \mathrm{~mA} \end{aligned}$ | 90 <br> 1 <br> 8 <br> 15 |  | 150 $\mathbf{1 8 0}$ 2 3 13 16 | $\mu \mathrm{A}$ <br> mA |
| $\mathrm{I}_{\text {andod }}$ | Ground Pin Current at Dropout (Note 5) | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ less than designed $\mathrm{V}_{\text {out }}$ | 180 |  | 300 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LImit }}$ | Current Limit | $\begin{aligned} & \mathrm{V}_{\text {out }}=0 \mathrm{~V} \\ & \text { (Note 6) } \end{aligned}$ | 1.0 |  | $\begin{gathered} 1.5 \\ 2 \\ \hline \end{gathered}$ | A |
| $\frac{\Delta \mathrm{V}_{\mathrm{o}}}{\Delta \mathrm{P}_{\mathrm{o}}}$ | Thermal Regulation | (Note 7) | 0.05 |  | 0.2 | \%/W |
| $\mathrm{e}_{\mathrm{n}}$ | $\begin{aligned} & \hline \text { Output Noise } \\ & \text { Voltage } \\ & (10 \mathrm{~Hz} \text { to } 100 \mathrm{kHz}) \\ & \mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & C_{L}=2.2 \mu \mathrm{~F} \\ & C_{L}=33 \mu \mathrm{~F} \end{aligned}$ | $\begin{aligned} & 400 \\ & 260 \end{aligned}$ |  |  | $\mu \mathrm{V}$ RMS |

## Electrical Characteristics (Continued)

MIC29372/MIC29373


Shutdown Input MIC29371/MIC29372

| Input Logic Voltage | Low (ON) <br> High (OFF) | 1.3 |  | V |
| :--- | :--- | :--- | :--- | :--- |
| Shutdown Pin <br> Input Current | $\mathrm{V}_{\text {SHUTDOWN }}=2.4 \mathrm{~V}$ | 30 | $\mathbf{0 . 7}$ |  |
|  | $\mathrm{~V}_{\text {SHUTDOWN }}=30 \mathrm{~V}$ | 450 | 50 | $\mu \mathrm{~A}$ |
| Regulator Output <br> Current in Shutdown | (Note 10) | 3 |  | 600 |

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions. The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J(\text { MAX })}$, the junction-to-ambient thermal resistance, $Q_{J A}$, and the ambient temperature, $T_{A}$. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{\text {(MAX) }}=\left(T_{J \text { (MAX) }}-T_{A}\right) / Q_{J A}$. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown.
Note 2: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 3: Regulation is measured at constant junction temperature using low duty cycle pulse testing. Changes in output voltage due to heating effects are covered by the thermal regulation specification.
Note 4: Dropout Voltage is defined as the input to output differential at which the output voltage drops 100 mV below its nominal value measured at 1 V differential. At very low values of programmed output voltage, the minimum input supply voltage of 2 V ( 2.3 V over temperature) must be taken into account.
Note 5: Ground pin current is the regulator quiescent current. The total current drawn from the source is the sum of the load current plus the ground pin current.
Note 6: The MIC2937A features fold-back current limiting. The short circuit $\left(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\right)$ current limit is less than the maximum current with normal output voltage.
Note 7: Thermal regulation is defined as the change in output voltage at a time $T$ after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 200 mA load pulse at $\mathrm{V}_{\mathrm{iN}}=20 \mathrm{~V}$ (a 4 W pulse) for $\mathrm{T}=10 \mathrm{mS}$.
Note 8: $\quad V_{\text {REF }} \leq \mathrm{V}_{\text {OUT }} \leq\left(\mathrm{V}_{\text {IN }}-1 \mathrm{~V}\right), 2.3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 30 \mathrm{~V}, 5 \mu \mathrm{~A}<\mathrm{I}_{\mathrm{L}} \leq 750 \mathrm{~mA}, \mathrm{~T}_{J} \leq \mathrm{T}_{\text {JMAX }}$.
Note 9: Comparator thresholds are expressed in terms of a voltage differential at the Feedback terminal below the nominal reference voltage measured at 6 V input. To express these thresholds in terms of output voltage change, multiply by the error amplifier gain $=\mathrm{V}_{\text {OUT }}$ $N_{\text {REF }}=(R 1+R 2) / R 2$. For example, at a programmed output voltage of 5 V , the Error output is guaranteed to go low when the output drops by $95 \mathrm{mV} \times 5 \mathrm{~V} / 1.235 \mathrm{~V}=384 \mathrm{mV}$. Thresholds remain constant as a percent of Vout as Vout is varied, with the dropout warning occurring at typically $5 \%$ below nominal, $7.5 \%$ guaranteed.
Note 10: $\mathrm{V}_{\text {SHUTDOWN }} \geq 2 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \leq 30 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0$, with Feedback pin tied to 5 V Tap.
Note 11: When used in dual supply systems where the regulator load is returned to a negative supply, the output voltage must be diode clamped to ground.
Note 12: Maximum positive supply voltage of 60 V must be of limited duration ( $<100 \mathrm{mS}$ ) and duty cycle ( $\leq 1 \%$ ). The maximum continuous supply voltage is 30 V .

## Schematic Diagram



## Typical Characteristics






## Applications Information

## External Capacitors

A $10 \mu \mathrm{~F}$ (or greater) capacitor is required between the MIC2937A output and ground to prevent oscillations due to instability. Most types of tantalum or aluminum electrolytics will be adequate; film types will work, but are costly and therefore not recommended. Many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, so solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$. The important parameters of the capacitor are an effective series resistance of about $5 \Omega$ or less and a resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $0.5 \mu \mathrm{~F}$ for current below 10 mA or $0.15 \mu \mathrm{~F}$ for currents below 1 mA . Adjusting the MIC29372/29373 to voltages below 5V runs the error amplifier at lower gains so that more output capacitance is needed. For the worst-case situation of a 750 mA load at 1.23 V output (Output shorted to Feedback) a $22 \mu \mathrm{~F}$ (or greater) capacitor should be used.

The MIC2937A will remain stable and in regulation with no load in addition to the internal voltage divider, unlike many other voltage regulators. This is especially important in CMOS RAM keep-alive applications. When setting the output voltage of the MIC29372/29373 version with external resistors, a minimum load of 1 mA is recommended.

A $1 \mu \mathrm{~F}$ capacitor should be placed from the input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.
Stray capacitance to the MIC29372/29373 Feedback terminal (pin 7) can cause instability. This may especially be a problem when using high value external resistors to set the output voltage. Adding a 100 pF capacitor between Output and Feedback and increasing the output capacitor to at least $22 \mu \mathrm{~F}$ will remedy this.

## Error Detection Comparator Output (MIC29371/ MIC29373)

A logic low output will be produced by the comparator whenever the MIC29371/29373 output falls out of regulation by more than approximately $5 \%$. This figure is the comparator's builtin offset of about 60 mV divided by the 1.235 V reference voltage. (Refer to the block diagram on Page 1). This trip level remains " $5 \%$ below normal" regardless of the programmed output voltage of the MIC29371/29373. For example, the error flag trip level is typically 4.75 V for a 5 V output or 11.4 V for a 12 V output. The out of regulation condition may be due either to low input voltage, current limiting, or thermal limiting.

Figure 1 is a timing diagram depicting the ERROR signal and the regulated output voltage as the MIC29371/29373 input is ramped up and down. The ERROR signal becomes valid (low) at about 1.3 V input. It goes high at about 5 V input (the input voltage at which $\mathrm{V}_{\text {OUT }}=4.75$ ). Since the MIC29371/ 29373's dropout voltage is load-dependent (see curve in Typical Performance Characteristics), the input voltage trip
point (about 5 V ) will vary with the load current. The output voltage trip point (approximately 4.75 V ) does not vary with load.

The error comparator has an open-collector output which requires an external pull-up resistor. Depending on system requirements, this resistor may be returned to the 5 V output or some other supply voltage. In determining a value for this resistor, note that while the output is rated to sink $250 \mu \mathrm{~A}$, this sink current adds to battery drain in a low battery condition. Suggested values range from 100 k to $1 \mathrm{M} \Omega$. The resistor is not required if this output is unused.
In shutdown mode, $\overline{\text { ERROR }}$ will go high if it has been pulled up to an external supply. To avoid this invalid response, ERROR should be pulled up to $V_{\text {out }}$.

## Programming the Output Voltage (MIC29372/ MIC29373)

The MIC29372/29373 may be pin-strapped for 5V using theinternal voltage divider by tying Pin 1 (output) to Pin 2 (sense) and Pin 7 (feedback) to Pin 6 (V Tap). Alternatively, it may be programmed for any output voltage between its 1.235 V reference and its 30 V maximum rating. An external pair of resistors is required, as shown in Figure 3.

The complete equation for the output voltage is

$$
V_{\text {OUT }}=V_{R E F} \times\left\{1+R_{1} / R_{2}\right\}+I_{F B} R_{1}
$$

where $V_{\text {REF }}$ is the nominal 1.235 reference voltage and $I_{F B}$ is the feedback pin bias current, nominally 20 nA . The minimum recommended load current of $1 \mu \mathrm{~A}$ forces an upper limit of $1.2 \mathrm{M} \Omega$ on the value of $R_{2}$, if the regulator must work with no load (a condition often found in CMOS in standby), $I_{F B}$ will produce a $2 \%$ typical error in $\mathrm{V}_{\text {out }}$ which may be eliminated at room temperature by trimming $R_{1}$. For better accuracy, choosing $R_{2}=100 \mathrm{k}$ reduces this error to $0.17 \%$ while increasing the resistor program current to $12 \mu \mathrm{~A}$. Since the MIC29372/ 29373 typically draws $100 \mu \mathrm{~A}$ at no load with Pin 2 opencircuited, this is a negligible addition.

## Reducing Output Noise

In reference applications it may be advantageous to reduce the AC noise present at the output. One method is to reduce the regulator bandwidth by increasing the size of the output capacitor. This is relatively inefficient, as increasing the capacitor from $1 \mu \mathrm{~F}$ to $220 \mu \mathrm{~F}$ only decreases the noise from


* SEE APPLICATIONS INFORMATION

Figure 1. $\overline{\text { ERROR Output Timing }}$
$430 \mu \mathrm{~V}$ to $160 \mu \mathrm{~V}_{\text {RMS }}$ for a 100 kHz bandwidth at 5 V output. Noise can be reduced fourfold by a bypass capacitor across $R_{1}$, since it reduces the high frequency gain from 4 to unity. Pick

$$
\mathrm{C}_{\text {BYPASS }} \cong \frac{1}{2 \pi \mathrm{R}_{1} \cdot 200 \mathrm{~Hz}}
$$

or about $0.01 \mu \mathrm{~F}$. When doing this, the output capacitor must be increased to $10 \mu \mathrm{~F}$ to maintain stability. These changes reduce the output noise from $430 \mu \mathrm{~V}$ to $100 \mu \mathrm{~V}$ rms for a 100 kHz bandwidth at 5 V output. With the bypass capacitor added, noise no longer scales with output voltage so that improvements are more dramatic at higher output voltages.

## Automotive Applications

The MIC2937A is ideally suited for automotive applications for a variety of reasons. It will operate over a wide range of input voltages with very low dropout voltages ( 40 mV at light loads), and very low quiescent currents ( $100 \mu \mathrm{~A}$ typical). These features are necessary for use in battery powered systems, such as automobiles. It is a "bulletproof" device with the ability to survive both reverse battery (negative transients up to 20 V below ground), and load dump (positive transients up to 60V) conditions. A wide operating temperature range with low temperature coefficients is yet another reason to use these versatile regulators in automotive designs.

## Typical Applications



Figure 2. MIC2937A-5.0 Fixed +5V Regulator

*MINIMUM INPUT-OUTPUT VOLTAGE RANGES FROM 40 mV TO 400 mV , DEPENDING ON LOAD CURRENT.

Figure 4. MIC29372/29373 Wide Input Voltage Range Current Limiter


Figure 3. MIC29372/29373 Adjustable Regulator

PIN 3 LOW= ENABLE OUTPUT. Q1 ON $=3.3 \mathrm{~V}$, Q1 OFF $=5.0 \mathrm{~V}$.

Figure 5. MIC29372/29373 5.0V or 3.3V Selectable Regulator with Shutdown.

### 1.25A Low Drop Out Voltage Regulator

## Preliminary Information

## General Description

The MIC2940A family are "bulletproof" efficient voltage regulators with very low dropout voltage (typically 40 mV at light loads and 280 mV at 1A), and very low quiescent current $(90 \mu \mathrm{~A}$ typical). The quiescent current of the MIC2940A increases only slightly in dropout, thus prolonging battery life. Key MIC2940A features include protection against reversed battery, fold-back current limiting, and automotive "load dump" protection ( 60 V positive transient).
The MIC2940 is available in several configurations. The MIC2940A-xx devices are three pin fixed voltage regulators. The MIC29401 is a fixed regulator offering logic compatible ON/OFF switching input and an error flag output. This flag may also be used as a power-on reset signal. A logiccompatible shutdown input is provided on the adjustable

MIC2941A, which enables the regulator to be switched on and off. The MIC29403 is a five pin adjustable version that includes an error flag output that warns of a low output voltage, which is often due to failing batteries on the input.

## Pin Configuration



TO-3 Package (MIC2940A-xxBK)


INPUT GROUND OUTPUT
TO-220 Package
TO-220-5 Package (MIC2940A-xxBT) (MIC29401/2941A/29403BT)
Case is Ground
in 3
Case is ground
Pin 2 Pin 3

| MIC29401 | Error | ON |
| :--- | :--- | :--- |
| MIC29403 | Error | FB |
| MIC2941A | FB | ON |

TO-3-5 Package
(MIC29401/29403/2941ABK)
Five Lead Package Pin Functions:

1) Error
2) $O N$
3) Ground
4) Input
5) Output

MIC29401
MIC2941A
FB
ON
Ground
Input
Output

MIC29403
Error FB Ground Input Output



12345

- Battery Powered Equipment
- Cellular Telephones
- Laptop, Notebook, and Palmtop Computers
- PCMCIA $V_{c c}$ and $\mathrm{V}_{\mathrm{pp}}$ Regulation/Switching
- Bar Code Scanners
- Automotive Electronics
- SMPS Post-Regulator/ DC to DC Modules
- Voltage Reference
- High Efficiency Linear Power Supplies

INPUT GROUND OUTPUT TO-263 Package (MIC2940A-xxBU)


12345
TO-263-5 Package
(MIC29401/2941A/29403BU)

## Applications

## Features

- High output voltage accuracy
- Guaranteed 1.2A output
- Low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Current and thermal limiting
- linput can withstand -20 V reverse battery and +60 V positive transients
- Error flag warns of output dropout
- Logic-controlled electronic shutdown
- Output programmable from 1.24 V to $29 \mathrm{~V}(\mathrm{MIC} 2941 \mathrm{~A} /$ MIC29403)
- Available in TO-220, TO-263, TO-220-5, TO-263-5, TO-3, and TO-3-4 packages.

| Ordering Information |  |  |  |
| :--- | :---: | :---: | :---: |
| Part Number | Voltage | Temperature Range | Package |
| MIC2940A-3.3BK | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-3 |
| MIC2940A-3.3BT | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC2940A-3.3BU | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263 |
| MIC2940A-4.8BK | 4.8 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-3 |
| MIC2940A-4.8BT | 4.8 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC2940A-4.8BU | 4.8 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263 |
| MIC2940A-5.0BK | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-3 |
| MIC2940A-5.0BT | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC2940A-5.0BU | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263 |
| MIC2940A-15BK | 15 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-3 |
| MIC2940A-15BT | 15 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC2940A-15BU | 15 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263 |
| MIC29401-3.3BT | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29401-3.3BU | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29401-4.8BT | 4.8 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29401-4.8BU | 4.8 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29401-5.0BT | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29401-5.0BU | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29401-15BT | 15 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29401-15BU | 15 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29403BK | Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-3-4 |
| MIC29403BT | Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29403BU | Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC2941ABK | Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-3-4 |
| MIC2941ABT | Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC2941ABU | Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |

Absolute Maximum Ratings If Military/Aerospace specified devices are required, contact your local Micrel representative/distributor for availability and specifications.
Power Dissipation (Note 1) Internally Limited Lead Temperature (Soldering, 5 seconds) $260^{\circ} \mathrm{C}$ Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Operating Junction Temperature Range
$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Input Supply Voltage $\quad-20 \mathrm{~V}$ to +60 V

Feedback Input Voltage (Notes 9 and 10)
Shutdown Input Voltage $\quad-0.3 \mathrm{~V}$ to +30 V Error Comparator Output Voltage $\quad-0.3 \mathrm{~V}$ to +30 V ESD Rating

## Electrical Characteristics

Limits in standard typeface are for $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ and limits in boldface apply over the full operating temperature range. Unless otherwise specified, $V_{I N}=V_{\text {OUT }}+1 \mathrm{~V}, I_{L}=1000 \mathrm{~mA}, C_{L}=2.2 \mu \mathrm{~F}$. The MIC2941A and MIC29403 Feedback pins are tied to the 5 V Tap, Output is tied to Output Sense $\left(\mathrm{V}_{\text {out }}=5 \mathrm{~V}\right)$, and $\mathrm{V}_{\text {Shutdown }} \leq 0.6 \mathrm{~V}$.
$\left.\begin{array}{l|l|l|c|c|c|c}\hline \text { Symbol } & \text { Parameter } & \text { Conditions } & \text { Typical } & \text { Min } & \text { Max } & \text { Units } \\ \hline \mathrm{V}_{\mathrm{O}} & \begin{array}{l}\text { Output Voltage } \\ \text { (5.0 or adjustable } \\ \text { versions) }\end{array} & 5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{L}} \leq 1 \mathrm{~A}\end{array}\right)$

Electrical Characteristics (Continued)

| MIC29403/MIC2941A |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Conditions | Typ. | Min | Max | Units |
|  |  |  |  |  |  |
| Reference Voltage |  | 1.235 | $\begin{aligned} & 1.210 \\ & 1.200 \end{aligned}$ | $\begin{aligned} & 1.260 \\ & 1.270 \end{aligned}$ | V <br> $\vee$ max |
| Reference Voltage | (Note 9) |  | 1.185 | 1.285 | V |
| Feedback Pin Bias Current |  | 20 |  | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | nA |
| Reference Voltage Temperature Coefficient | (Note 8) | 20 |  |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Feedback Pin Bias Current Temperature Coefficient |  | 0.1 |  |  | $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ |
| Error Comparator MIC29401/MIC29403 |  |  |  |  |  |
| Output Leakage Current | $\mathrm{V}_{\mathrm{OH}}=30 \mathrm{~V}$ | 0.01 |  | $\begin{aligned} & 1.00 \\ & 2.00 \end{aligned}$ | $\mu \mathrm{A}$ |
| Output Low Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=250 \mu \mathrm{~A} \end{aligned}$ | 150 |  | $\begin{aligned} & 250 \\ & 400 \end{aligned}$ | mV |
| Upper Threshold Voltage | (Note 10) | 60 | $\begin{aligned} & 40 \\ & 25 \end{aligned}$ |  | mV |
| Lower Threshold Voltage | (Note 10) | 75 |  | $\begin{gathered} 95 \\ 140 \end{gathered}$ | mV |
| Hysteresis | (Note 10) | 15 |  |  | mV |

Shutdown Input MIC29401/MIC29402

| Input Logic Voltage | Low (ON) <br> High (OFF) | $\mathbf{1 . 3}$ |  | V |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| Shutdown Pin <br> Input Current | $\mathrm{V}_{\text {SHUTDOWN }}=2.4 \mathrm{~V}$ | 30 |  | 50 | $\mu \mathrm{~A}$ |
|  | $\mathrm{~V}_{\text {SHUTDOWN }}=30 \mathrm{~V}$ | 450 | $\mathbf{2 . 0}$ |  | 600 <br> 750 |
| Regulator Output <br> Current in Shutdown | (Note 11) | 3 |  | 10 | $\mu \mathrm{~A}$ |

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions. The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J(M A X)}$, the junction-to-ambient thermal resistance, $Q_{J A}$, and the ambient temperature, $T_{A}$. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{(\text {MAX }}=\left(T_{J M A X)}-T_{A}\right) / Q_{J A}$. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown.
Note 2: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 3: Regulation is measured at constant junction temperature using low duty cycle pulse testing. Changes in output voltage due to heating effects are covered by the thermal regulation specification.
Note 4: Dropout Voltage is defined as the input to output differential at which the output voltage drops 100 mV below its nominal value measured at 1 V differential. At very low values of programmed output voltage, the minimum input supply voltage of 2 V ( 2.3 V over temperature) must be taken into account.
Note 5: Ground pin current is the regulator quiescent current. The total current drawn from the source is the sum of the load current plus the ground pin current.
Note 6: The MIC2940A features fold-back current limiting. The short circuit $\left(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\right)$ current limit is less than the maximum current with normal output voltage.
Note 7: Thermal regulation is defined as the change in output voltage at a time $T$ after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 200 mA load pulse at $\mathrm{V}_{\text {iN }}=20 \mathrm{~V}$ (a 4 W pulse) for $T=10 \mathrm{mS}$.
Note 8: $\quad \mathrm{V}_{\text {REF }} \leq \mathrm{V}_{\mathrm{OUT}} \leq\left(\mathrm{V}_{\mathrm{IN}}-1 \mathrm{~V}\right), 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 30 \mathrm{~V}, 5 \mathrm{~mA}<\mathrm{I}_{\mathrm{L}} \leq 1.25 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}} \leq \mathrm{T}_{\text {JMAX }}$.
Note 9: Comparator thresholds are expressed in terms of a voltage differential at the Feedback terminal below the nominal reference voltage measured at 6 V input. To express these thresholds in terms of output voltage change, multiply by the error amplifier gain $=\mathrm{V}_{\text {OUT }}$ $N_{\text {REF }}=(R 1+R 2) / R 2$. For example, at a programmed output voltage of 5 V , the Error output is guaranteed to go low when the output drops by $95 \mathrm{mV} \times 5 \mathrm{~V} / 1.235 \mathrm{~V}=384 \mathrm{mV}$. Thresholds remain constant as a percent of Vout as Vout is varied, with the dropout warning occurring at typically $5 \%$ below nominal, $7.5 \%$ guaranteed.
Note 10: $\mathrm{V}_{\text {SHUTDOWN }} \geq 2 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \leq 30 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0$, with Feedback pin tied to 5 V Tap.
Note 11: When used in dual supply systems where the regulator load is returned to a negative supply, the output voltage must be diode clamped to ground.
Note 12: Maximum positive supply voltage of 60 V must be of limited duration ( $<100 \mathrm{mS}$ ) and duty cycle ( $\leq 1 \%$ ). The maximum continuous supply voltage is 30 V .

## Schematic Diagram



## Typical Characteristics





## Typical Characteristics, Continued



## Applications Information

## External Capacitors

A $10 \mu \mathrm{~F}$ (or greater) capacitor is required between the MIC2940A output and ground to prevent oscillations due to instability. Most types of tantalum or aluminum electrolytics will be adequate; film types will work, but are costly and therefore not recommended. Many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, so solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$. The important parameters of the capacitor are an effective series resistance of about $5 \Omega$ or less and a resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $3.3 \mu \mathrm{~F}$ for current below 100 mA or $2.2 \mu \mathrm{~F}$ for currents below 10 mA . Adjusting the MIC2941A/29403 to voltages below 5V runs the error amplifier at lower gains so that more output capacitance is needed. For the worst-case situation of a 1.25A load at 1.23V output (Output shorted to Feedback) a $22 \mu \mathrm{~F}$ (or greater) capacitor should be used.

The MIC2940A will remain stable and in regulation with no load in addition to the internal voltage divider, unlike many other voltage regulators. This is especially important in CMOS RAM keep-alive applications. When setting the output voltage of the MIC2941A/29403 version with external resistors, a minimum load of 1 mA is recommended.

A $0.22 \mu \mathrm{~F}$ capacitor should be placed from the MIC2940A input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.

Stray capacitance to the MIC2941A/29403 Feedback terminal (pin 7) can cause instability. This may especially be a problem when using high value external resistors to set the output voltage. Adding a 100 pF capacitor between Output and Feedback and increasing the output capacitor to at least $22 \mu \mathrm{~F}$ will remedy this.

## Error Detection Comparator Output (MIC29401/ 2941A/MIC29403)

Alogic low output will be produced by the comparator whenever the MIC29401/2941A/29403 output falls out of regulation by more than approximately $5 \%$. This figure is the comparator's built-in offset of about 60 mV divided by the 1.235 V reference voltage. (Refer to the block diagram on Page 1). This trip level remains " $5 \%$ below normal" regardless of the programmed output voltage of the MIC29401/2941A/29403. For example, the error flag trip level is typically 4.75 V for a 5 V output or 11.4 V for a 12 V output. The out of regulation condition may be due either to low input voltage, current limiting, or thermal limiting.
Figure 1 is a timing diagram depicting the $\overline{E R R O R}$ signal and the regulated output voltage as the MIC29401/2941A/29403 input is ramped up and down. The ERROR signal becomes valid (low) at about 1.3 V input. It goes high at about 5 V input (the input voltage at which $\mathrm{V}_{\text {OUT }}=4.75$ ). Since the MIC29401/

2941A/29403's dropout voltage is load-dependent (see curve in Typical Performance Characteristics), the input voltage trip point (about 5 V ) will vary with the load current. The output voltage trip point (approximately 4.75 V ) does not vary with load.

The error comparator has an open-collector output which requires an external pull-up resistor. Depending on system requirements, this resistor may be returned to the 5 V output or some other supply voltage. In determining a value for this resistor, note that while the output is rated to sink $400 \mu \mathrm{~A}$, this sink current adds to battery drain in a low battery condition. Suggested values range from 100 k to $1 \mathrm{M} \Omega$. The resistor is not required if this output is unused.

In shutdown mode, $\overline{\text { ERROR }}$ will go high if it has been pulled up to an external supply. To avoid this invalid response, ERROR should be pulled up to $\mathrm{V}_{\text {out }}$.

## Programming the Output Voltage (MIC2941A/ MIC29403)

The MIC2941A/29403 may be pin-strapped for 5 V using its internal voltage divider by tying Pin 1 (output) to Pin 2 (sense) and Pin 7 (feedback) to Pin 6 (VTap). Alternatively, it may be programmed for any output voltage between its 1.235 V reference and its 30 V maximum rating. An external pair of resistors is required, as shown in Figure 3.
The complete equation for the output voltage is

$$
V_{\text {OUT }}=V_{R E F} \times\left\{1+R_{1} / R_{2}\right\}+I_{F B} R_{1}
$$

where $V_{\text {REF }}$ is the nominal 1.235 reference voltage and $I_{F B}$ is the feedback pin bias current, nominally 20 nA . The minimum recommended load current of $1 \mu \mathrm{~A}$ forces an upper limit of $1.2 \mathrm{M} \Omega$ on the value of $R_{2}$, if the regulator must work with no load (a condition often found in CMOS in standby), $I_{F B}$ will produce a $2 \%$ typical error in $\mathrm{V}_{\text {OUT }}$ which may be eliminated at room temperature by trimming $R_{1}$. For better accuracy, choosing $\quad R_{2}=100 \mathrm{k}$ reduces this error to $0.17 \%$ while increasing the resistor program current to $12 \mu \mathrm{~A}$. Since the MIC2941A/29403 typically draws $100 \mu \mathrm{~A}$ at no load with Pin 2 open-circuited, this is a negligible addition.

## Reducing Output Noise

In reference applications it may be advantageous to reduce the $A C$ noise present at the output. One method is to reduce the regulator bandwidth by increasing the size of the output


* SEE APPLICATIONS INFORMATION

Figure 1. $\overline{\text { ERROR Output Timing }}$
capacitor. This is relatively inefficient, as increasing the capacitor from $1 \mu \mathrm{~F}$ to $220 \mu \mathrm{~F}$ only decreases the noise from $430 \mu \mathrm{~V}$ to $160 \mu \mathrm{~V}_{\text {RMS }}$ for a 100 kHz bandwidth at 5 V output. Noise can be reduced fourfold by a bypass capacitor across $R_{1}$, since it reduces the high frequency gain from 4 to unity. Pick

$$
\mathrm{C}_{\text {BYPASS }} \cong \frac{1}{2 \pi R_{1} \cdot 200 \mathrm{~Hz}}
$$

or about $0.01 \mu \mathrm{~F}$. When doing this, the output capacitor must be increased to $22 \mu \mathrm{~F}$ to maintain stability. These changes reduce the output noise from $430 \mu \mathrm{~V}$ to $100 \mu \mathrm{~V}$ rms for a 100 kHz bandwidth at 5 V output. With the bypass capacitor added, noise no longer scales with output voltage so that improvements are more dramatic at higher output voltages.

## Automotive Applications

The MIC2940A is ideally suited for automotive applications for a variety of reasons. It will operate over a wide range of input voltages with very low dropout voltages ( 40 mV at light loads), and very low quiescent currents ( $90 \mu \mathrm{~A}$ typical). These features are necessary for use in battery powered systems, such as automobiles. It is a "bulletproof" device with the ability to survive both reverse battery (negative transients up to 20 V below ground), and load dump (positive transients up to 60V) conditions. A wide operating temperature range with low temperature coefficients is yet another reason to use these versatile regulators in automotive designs.

## Typical Applications



Figure 2. MIC2940A-5.0 Fixed +5V Regulator


[^9] DEPENDING ON LOAD CURRENT.

Figure 4. MIC2941A/29403 Wide Input Voltage Range Current Limiter


Figure 3. MIC2941A/29403 Adjustable Regulator


PIN 3 LOW $=$ ENABLE OUTPUT. Q1 $\mathrm{ON}=3.3 \mathrm{~V}, \mathrm{Q} 1 \mathrm{OFF}=5.0 \mathrm{~V}$.

Figure 5. MIC2941A/29403 5.0V or 3.3V Selectable Regulator with Shutdown.

## MIC2950/MIC2951

## 150mA Low Drop Out Voltage Regulator

## General Description

The MIC2950 and MIC2951 are "bulletproof" micropower voltage regulators with very low dropout voltage (typically 40 mV at light loads and 250 mV at 100 mA ), and very low quiescent current. Like their predecessors the LP2950 and LP2951, the quiescent current of the MIC2950/MIC2951 increases only slightly in dropout, thus prolonging battery life. The MIC2950/MIC2951 are pin for pin compatible with the LP2950/LP2951, but offer lower drop-out, lower quiescent current, reverse battery, and automotive load dump protection.
The key additional features and protection offered include higher output current ( 150 mA ), positive transient protection for up to 60 V (load dump), and the ability to survive an unregulated input voltage transient of -20 V below ground (reverse battery).
Available in a 3-Pin TO-92 package, the MIC2950 is pincompatible with the older 5V regulators. Plastic or ceramic DIP packages and additional system functions such as programmable output voltage and logic controlled shutdown are available with the 8-lead MIC2951.

## Features

- High accuracy 5V, guaranteed 150 mA output
- Extremely low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Use as regulator or reference
- Needs only $1.5 \mu \mathrm{~F}$ for stability
- Current and thermal limiting
- Unregulated DC input can withstand-20V reverse battery and +60 V positive transients


## MIC2951 Versions Only

- Error flag warns of output dropout
- Logic-controlled electronic shutdown
- Output programmable from 1.24 V to 29 V


## Applications

- Automotive Electronics
- Battery Powered Equipment
- Cellular Telephones
- SMPS Post-Regulator
- Voltage Reference
- Avionics
- High Efficiency Linear Power Supplies


## Block Diagram and Pin Configuration



These system functions also include an error flag output that warns of a low output voltage, which is often due to failing batteries on the input. This may also be used as a power-on reset. A logic-compatible shutdown input is also available which enables the regulator to be switched on and off. This part may also be pin-strapped for a 5 V output, or programmed from 1.24 V to 29 V with the use of two external resistors.
The MIC2950 is available as either an -05 or -06 version. The -05 and -06 versions are guaranteed for junction temperatures from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; the -05 version has a tighter output and reference voltage specification range over temperature. The

MIC2951 is available as an $-01,-02$, or -03 version. The -01 version is guaranteed for junction temperatures from $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, and has slightly different specifications limits over the full operating temperature range.
The MIC2950 and MIC2951 have a tight initial tolerance ( $0.5 \%$ typical), a very low output voltage temperature coefficient which allows use as a low-power voltage reference, and extremely good load and line regulation ( $0.04 \%$ typical). This greatly reduces the error in the overall circuit, and is the result of careful design techniques and process control.

## Ordering Information

| Part Number | Temperature Range ${ }^{\star}$ | Package | Accuracy |
| :--- | :---: | :---: | :---: |
| MIC2950-05BZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3-Pin TO-92 plastic | $0.5 \%$ |
| MIC2950-06BZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3-Pin TO-92 plastic | $1.0 \%$ |
| MIC2951-02BM | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Pin SO-8 | $0.5 \%$ |
| MIC2951-03BM | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Pin SO-8 | $1.0 \%$ |
| MIC2951-01AJ | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | 8 -Pin CERDIP | $0.5 \%$ |
| MIC2951-01AJB | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | 8 -Pin CERDIP† | $0.5 \%$ |
| MIC2951-02BJ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Pin CERDIP | $0.5 \%$ |
| MIC2951-03BJ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Pin CERDIP | $1.0 \%$ |
| MIC2951-02BN | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Pin Plastic DIP | $0.5 \%$ |
| MIC2951-03BN | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Pin Plastic DIP | $1.0 \%$ |

* Junction temperatures
$\dagger$ AJB Screened according to MIL-STD 5004, including burn-in
An 8-Pin Metal Header package is available. Contact Micrel for details.


## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact your local Micrel representative/distributor for availability and specifications.
Power Dissipation (Note 8)
Lead Temperature (Soldering, 5 seconds)
Storage Temperature Range
Operating Junction Temperature Range (Noter
$\quad$ MIC2951-01
MIC2950-05/MIC2950-06, MIC2951-02
Input Supply Voltage (Note 9)
Feedback Input Voltage (Notes 10 and 11)
Shutdown Input Voltage (Note 10)
Error Comparator Output Voltage (Note 10)
ESD Rating

Internally Limited
$260^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Input Supply Voltage (Note 9)
-20 V to +60 V
Feedback Input Voltage (Notes 10 and 11)
-1.5 V to +26 V
Shutdown Input Voltage (Note 10)
-0.3 V to +30 V
-0.3 V to +30 V
ESD Rating
To be determined.

Electrical Characteristics (Note 1)

| Parameter | Conditions (Note 2) | MIC2951-01 |  | $\begin{aligned} & \text { MIC2950-05 } \\ & \text { MIC2951-02 } \end{aligned}$ |  |  | $\begin{aligned} & \text { MIC2950-06 } \\ & \text { MIC2951-03 } \end{aligned}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ. | Tested Limit (Note 3) | Typ. | Tested Limit (Note 3) | Design Limit (Note 4) | Typ. |  | Design Limit (Note 4) |  |
| Output Voltage | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 5.000 | $\begin{aligned} & 5.025 \\ & 4.975 \end{aligned}$ | 5.000 | $\begin{aligned} & 5.025 \\ & 4.975 \end{aligned}$ |  | 5.000 | $\begin{aligned} & 5.050 \\ & 4.950 \end{aligned}$ |  | $\vee$ max <br> $\vee$ min |
|  | $-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 85^{\circ} \mathrm{C}$ |  |  |  |  | $\begin{aligned} & 5.050 \\ & 4.950 \end{aligned}$ |  |  | $\begin{aligned} & 5.075 \\ & 4.925 \end{aligned}$ | $\checkmark$ max <br> $\vee$ min |
|  | Full Operating Temperature Range |  | $\begin{aligned} & 5.060 \\ & 4.940 \end{aligned}$ |  |  | $\begin{aligned} & 5.060 \\ & 4.940 \end{aligned}$ |  |  | $\begin{aligned} & 5.100 \\ & 4.900 \end{aligned}$ | $\vee$ max <br> $\checkmark$ min |
| Output Voltage | $\begin{aligned} & 100 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{L}} \leq 150 \mathrm{~mA} \\ & \mathrm{TJ} \leq \mathrm{T} \mathrm{~J}_{\text {MAX }} \end{aligned}$ |  | $\begin{aligned} & 5.075 \\ & 4.925 \end{aligned}$ |  |  | $\begin{aligned} & 5.070 \\ & 4.930 \end{aligned}$ |  |  | $\begin{aligned} & 5.120 \\ & 4.880 \end{aligned}$ | $V$ max $V$ min |
| Output Voltage Temperature Coefficient | (Note 13) | 20 | 120 | 20 |  | 100 | 50 |  | 150 | ppm/ $/{ }^{\circ} \mathrm{C}$ |
| Line Regulation | $\begin{aligned} & 6 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 26 \mathrm{~V} \\ & \text { (Note 15, Note 16) } \end{aligned}$ | 0.03 | $\begin{aligned} & 0.10 \\ & 0.50 \end{aligned}$ | 0.03 | 0.10 | 0.20 | 0.04 | 0.20 | 0.40 | \% max \% max |
| Load Regulation | $\begin{aligned} & 100 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{L}} \leq 150 \mathrm{~mA} \\ & \text { (Note 15) } \end{aligned}$ | 0.04 | $\begin{aligned} & 0.10 \\ & 0.30 \end{aligned}$ | 0.04 | 0.10 | 0.20 | 0.10 | 0.20 | 0.30 | \% max <br> \% max |
| Dropout Voltage (Note 5) | $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ | 40 | $\begin{gathered} 80 \\ 140 \end{gathered}$ | 40 | 80 | 140 | 40 | 80 | 140 | $m V$ max <br> $m V$ max |
|  | $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$ | 250 | 300 | 250 | 300 |  | 250 | 300 |  | $m V$ max |
|  | $\mathrm{I}_{\mathrm{L}}=150 \mathrm{~mA}$ | 300 | $\begin{aligned} & 450 \\ & 600 \end{aligned}$ | 300 | 450 | 600 | 300 | 450 | 600 | $m V$ max $m V$ max |
| Ground Current | $I_{L}=100 \mu \mathrm{~A}$ | 120 | $\begin{aligned} & 180 \\ & 300 \end{aligned}$ | 120 | 180 | 300 | 120 | 180 | 300 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |
|  | $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$ | 1.7 | $\begin{aligned} & 2.5 \\ & 3.5 \end{aligned}$ | 1.7 | 2.5 | 3.5 | 1.7 | 2.5 | 3.5 | mA max mA max |
|  | $I_{L}=150 \mathrm{~mA}$ | 4 | $\begin{aligned} & 6 \\ & 8 \end{aligned}$ | 4 | 6 | 8 | 4 | 6 | 8 | mA max mA max |
| Dropout Ground Current | $\begin{aligned} & V_{I_{N}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \end{aligned}$ | 180 | 400 | 180 |  | 400 | 180 |  | 400 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |
| Current Limit | $\mathrm{V}_{\text {OUT }}=0$ | 240 | $\begin{aligned} & 300 \\ & 350 \end{aligned}$ | 240 | 300 | 350 | 240 | 300 | 350 | mA max mA max |
| Thermal Regulation | (Note 14) | 0.05 | 0.20 | 0.05 | 0.20 |  | 0.05 | 0.20 |  | \%/W max |
| Output Noise, 10 Hz to 100 kHz | $\mathrm{C}_{\mathrm{L}}=1.5 \mu \mathrm{~F}$ | 430 |  | 430 |  |  | 430 |  |  | $\mu \mathrm{Vrms}$ |
|  | $\mathrm{C}_{\mathrm{L}}=200 \mu \mathrm{~F}$ | 160 |  | 160 |  |  | 160 |  |  | $\mu \mathrm{V}$ rms |
|  | $\begin{aligned} & C_{L}=3.3 \mu \mathrm{~F} \\ & \text { (Bypass }=0.01 \mu \mathrm{~F} \\ & \text { Pins } 7-1(\text { MIC2951)) } \end{aligned}$ | 100 |  | 100 |  |  | 100 |  |  | $\mu \mathrm{V}$ rms |

## Electrical Characteristics (Note 1) (Continued)

|  |  | MIC2951-01 |  | MIC2951-02 |  |  | MIC2951-03 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Conditions (Note 2) | Typ. | Tested Limit (Note 3) | Typ. | Tested Limit (Note 3) | Design Limit (Note 4) | Typ. | Tested Limit (Note 3) | Design Limit (Note 4) | Units |

## 8 Pin Version Only

| Reference Voltage |  | 1.235 | $\begin{aligned} & 1.250 \\ & 1.260 \\ & 1.220 \\ & \mathbf{1 . 2 0 0} \end{aligned}$ | 1.235 | $\begin{aligned} & 1.250 \\ & 1.220 \end{aligned}$ | $\begin{aligned} & 1.260 \\ & 1.200 \end{aligned}$ | 1.235 | $\begin{aligned} & 1.260 \\ & 1.210 \end{aligned}$ | $\begin{aligned} & 1.270 \\ & 1.200 \end{aligned}$ | $V$ max <br> $V_{\text {max }}$ <br> $\checkmark$ min <br> $\vee$ min |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Voltage | (Note 7) |  | $\begin{aligned} & 1.270 \\ & 1.190 \end{aligned}$ |  |  | $\begin{aligned} & 1.270 \\ & 1.190 \end{aligned}$ |  |  | $\begin{aligned} & 1.285 \\ & 1.185 \end{aligned}$ | $\vee$ max <br> $V$ min |
| Feedback Pin Bias Current |  | 20 | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | 20 | 40 | 60 | 20 | 40 | 60 | nA max $n A$ max |
| Reference Voltage Temperature Coefficient | (Note 13) | 20 |  | 20 |  |  | 50 |  |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Feedback Pin Bias Current Temperature Coefficient |  | 0.1 |  | 0.1 |  |  | 0.1 |  |  | $n \mathrm{~A} /{ }^{\circ} \mathrm{C}$ |

## Error Comparator

| Output Leakage Current | $\mathrm{V}_{\mathrm{OH}}=30 \mathrm{~V}$ | 0.01 | $\begin{aligned} & 1.00 \\ & 2.00 \end{aligned}$ | 0.01 | 1.00 | 2.00 | 0.01 | 1.00 | 2.00 | $\mu A \max$ $\mu \mathrm{A}$ max |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Low Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \\ & \hline \end{aligned}$ | 150 | $\begin{aligned} & 250 \\ & 400 \end{aligned}$ | 150 | 250 | 400 | 150 | 250 | 400 | $m V$ max $m V$ max |
| Upper Threshold Voltage | (Note 6) | 60 | $\begin{aligned} & 40 \\ & 25 \end{aligned}$ | 60 | 40 | 25 | 60 | 40 | 25 | mV min mV min |
| Lower Threshold Voltage | (Note 6) | 75 | $\begin{gathered} 95 \\ 140 \\ \hline \end{gathered}$ | 75 | 95 | 140 | 75 | 95 | 140 | $m V$ max $m V$ max |
| Hysteresis | (Note 6) | 15 |  | 15 |  |  | 15 |  |  | mV |

Shutdown Input

| Input Logic Voltage | Low (ON) <br> High (OFF) | 1.3 | $\begin{aligned} & 0.6 \\ & 2.0 \end{aligned}$ | 1.3 |  | $\begin{aligned} & 0.7 \\ & 2.0 \end{aligned}$ | 1.3 |  | $\begin{aligned} & 0.7 \\ & 2.0 \end{aligned}$ | $V$ $V$ max $V$ min |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shutdown Pin Input Current | $\mathrm{V}_{\text {SHUTDOWN }}=2.4 \mathrm{~V}$ | 30 | $\begin{gathered} 50 \\ 100 \end{gathered}$ | 30 | 50 | 100 | 30 | 50 | 100 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |
|  | $\mathrm{V}_{\text {SHUTDOWN }}=30 \mathrm{~V}$ | 450 | $\begin{aligned} & 600 \\ & 750 \end{aligned}$ | 450 | 600 | 750 | 450 | 600 | 750 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |
| Regulator Output Current in Shutdown | (Note 12) | 3 | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ | 3 | 10 | 20 | 3 | 10 | 20 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |

Note 1: $\quad$ Boldface limits apply at temperature extremes.
Note 2: Unless otherwise specified all limits guaranteed for $T_{j}=25^{\circ} \mathrm{C}, \mathrm{V}_{I N}=6 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ and $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}$. Additional conditions for the 8 -Pin versions are Feedback tied to 5 V Tap and Output tied to Output Sense ( $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ ) and $\mathrm{V}_{\text {Shutdown }} \leq 0.6 \mathrm{~V}$.

Note 3: Guaranteed and $100 \%$ production tested.
Note 4: Guaranteed but not $100 \%$ production tested. These limits are not used to calculate outgoing AQL levels.
Note 5: Dropout Voltage is defined as the input to output differential at which the output voltage drops 100 mV below its nominal value measured at 1 V differential. At very low values of programmed output voltage, the minimum input supply voltage of 2 V (2.3 V over temperature) must be taken into account.

Note 6: Comparator thresholds are expressed in terms of a voltage differential at the Feedback terminal below the nominal reference voltage measured at 6 V input. To express these thresholds in terms of output voltage change, multiply by the error amplifier gain $=V_{\text {OUT }} / V_{\text {REF }}=(\mathrm{R} 1+\mathrm{R} 2) / \mathrm{R} 2$. For example, at a programmed output voltage of 5 V , the Error output is guaranteed to go low when the output drops by $95 \mathrm{mV} \times 5 \mathrm{~V} / 1.235 \mathrm{~V}=384 \mathrm{mV}$. Thresholds remain constant as a percent of Vout as Vout is varied, with the dropout warning occurring at typically $5 \%$ below nominal, $7.5 \%$ guaranteed.

Note 7: $\quad \mathrm{V}_{\mathrm{REF}} \leq \mathrm{V}_{\mathrm{OUT}} \leq\left(\mathrm{V}_{\mathrm{IN}}-1 \mathrm{~V}\right), 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 30 \mathrm{~V}, 100 \mu \mathrm{~A}<\mathrm{I}_{\mathrm{L}} \leq 150 \mathrm{~mA}, \mathrm{~T}_{J} \leq \mathrm{T}_{\mathrm{JMAX}}$.
Note 8: The junction-to-ambient thermal resistance of the TO-92 package is $180^{\circ} \mathrm{C} / \mathrm{W}$ with $0.4^{\prime \prime}$ leads and $160^{\circ} \mathrm{C} / \mathrm{W}$ with $0.25^{\prime \prime}$ leads to a PC board. The thermal resistances of the 8 -Pin DIP packages are $105^{\circ} \mathrm{C} / \mathrm{W}$ for the molded plastic ( N ) and $130^{\circ} \mathrm{C} / \mathrm{W}$ for the CERDIP $(J)$ junction to ambient when soldered directly to a PC board. Junction to ambient thermal resistance for the S.O. (M) package is $160^{\circ} \mathrm{C} / \mathrm{W}$.

Note 9: $\quad$ Maximum positive supply voltage of 60 V must be of limited duration ( $<100 \mathrm{mS}$ ) and duty cycle ( $1 \%$ ). The maximum continuous supply voltage is 30 V .

Note 10: May exceed input supply voltage.
Note 11: When used in dual-supply systems where the output terminal sees loads returned to a negative supply, the output voltage should be diode-clamped to ground.

Note 12: $\quad V_{\text {SHUTDOWN }} \geq 2 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \leq 30 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0$, with Feedback pin tied to 5 V Tap.
Note 13: Output or reference voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.

Note 14: Thermal regulation is defined as the change in output voltage at a time $T$ after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 50 mA load pulse at $\mathrm{V}_{\mathrm{IN}}=30 \mathrm{~V}(1.25 \mathrm{~W}$ pulse) for $\mathrm{T}=10 \mathrm{mS}$.

Note 15: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered in the specification for thermal regulation.

Note 16: Line regulation for the MIC2951 is tested at $150^{\circ} \mathrm{C}$ for $\mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}$. For $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ and $\mathrm{T}_{J}=125^{\circ} \mathrm{C}$, line regulation is guaranteed

## Typical Performance Characteristics

















## Applications Information

## Automotive Applications

The MIC2950/2951 are ideally suited for automotive applications for a variety of reasons. They will operate over a wide range of input voltages, have very low dropout voltages ( 40 mV at light loads), and very low quiescent currents ( $75 \mu \mathrm{~A}$ typical). These features are necessary for use in battery powered systems, such as automobiles. They are also "bulletproof" devices; with the ability to survive both reverse battery (negative transients up to 20 V below ground), and load dump (positive transients up to 60V) conditions. A wide operating temperature range with low temperature coefficients is yet another reason to use these versatile regulators in automotive designs.

## External Capacitors

A $1.5 \mu \mathrm{~F}$ (or greater) capacitor is required between the MIC2950/MIC2951 output and ground to prevent oscillations due to instability. Most types of tantalum or aluminum electrolytics will be adequate; film types will work, but are costly and therefore not recommended. Many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, so solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$. The important parameters of the capacitor are an effective series resistance of about $5 \Omega$ or less and a resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $0.5 \mu \mathrm{~F}$ for current below 10 mA or $0.15 \mu \mathrm{~F}$ for currents below 1 mA . Using the 8 -Pin versions at voltages below 5 V runs the error amplifier at lower gains so that more output capacitance is needed. For the worst-case situation of a 150 mA load at 1.23 V output (Output shorted to Feedback) a $5 \mu \mathrm{~F}$ (or greater) capacitor should be used.

The MIC2950 will remain stable and in regulation with no load in addition to the internal voltage divider, unlike many other voltage regulators. This is especially important in CMOS RAM keep-alive applications. When setting the output voltage of the MIC2951 version with external resistors, a minimum load of $1 \mu \mathrm{~A}$ is recommended.

A $0.1 \mu \mathrm{~F}$ capacitor should be placed from the MIC2950/ MIC2951 input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.

Stray capacitance to the MIC2951 Feedback terminal (pin 7) can cause instability. This may especially be a problem when using high value external resistors to set the output voltage. Adding a 100pF capacitor between Output and Feedback and increasing the output capacitor to at least $3.3 \mu \mathrm{~F}$ will remedy this.

## Error Detection Comparator Output

A logic low output will be produced by the comparator whenever the MIC2951 output falls out of regulation by more than
approximately $5 \%$. This figure is the comparator's built-in offset of about 60 mV divided by the 1.235 V reference voltage. (Refer to the block diagram on Page 1). This trip level remains " $5 \%$ below normal" regardless of the programmed output voltage of the MIC2951. For example, the error flag trip level is typically 4.75 V for a 5 V output or 11.4 V for a 12 V output. The out of regulation condition may be due either to low input voltage, current limiting, or thermal limiting.

Figure 1 is a timing diagram depicting the ERROR signal and the regulated output voltage as the MIC2951 input is ramped up and down. The ERROR signal becomes valid (low) at about 1.3 V input. It goes high at about 5 V input (the input voltage at which $\mathrm{V}_{\text {OUT }}=4.75$ ). Since the MIC2951's dropout voltage is load-dependent (see curve in Typical Performance Characteristics), the input voltage trip point (about 5 V ) will vary with the load current. The output voltage trip point (approximately 4.75 V ) does not vary with load.

The error comparator has an open-collector output which requires an external pull-up resistor. Depending on system requirements, this resistor may be returned to the 5 V output or some other supply voltage. In determining a value for this resistor, note that while the output is rated to sink $400 \mu \mathrm{~A}$, this sink current adds to battery drain in a low battery condition. Suggested values range from 100 k to $1 \mathrm{M} \Omega$. The resistor is not required if this output is unused.
In shutdown mode, $\overline{\text { ERROR }}$ will go high if it has been pulled up to an external 5 V supply. To avoid this invalid response, ERROR should be pulled up to $\mathrm{V}_{\text {out }}$ (See figure 2).

## Programming the Output Voltage (MIC2951)

The MIC2951 may be pin-strapped for 5V using its internal voltage divider by tying Pin 1 (output) to Pin 2 (sense) and Pin 7 (feedback) to Pin 6 ( 5 V Tap). Alternatively, it may be programmed for any output voltage between its 1.235 V reference and its 30 V maximum rating. An external pair of resistors is required, as shown in Figure 2.

The complete equation for the output voltage is

$$
V_{\text {OUT }}=V_{R E F} \times\left\{1+R_{1} / R_{2}\right\}+I_{F B} R_{1}
$$

where $V_{\text {REF }}$ is the nominal 1.235 reference voltage and $I_{F B}$ is the feedback pin bias current, nominally -20nA. The minimum recommended load current of $1 \mu \mathrm{~A}$ forces an upper limit of $1.2 \mathrm{M} \Omega$ on the value of $R_{2}$, if the regulator must work with no load (a condition often found in CMOS in standby), $I_{F B}$ will produce a $2 \%$ typical error in $\mathrm{V}_{\text {OUT }}$ which may be eliminated at room temperature by trimming $R_{1}$. For better accuracy, choosing $\quad R_{2}=100 \mathrm{k}$ reduces this error to $0.17 \%$ while increasing the resistor program current to $12 \mu \mathrm{~A}$. Since the MIC2951 typically draws $60 \mu \mathrm{~A}$ at no load with Pin 2 opencircuited, this is a small price to pay.

## Reducing Output Noise

In reference applications it may be advantageous to reduce the $A C$ noise present at the output. One method is to reduce
the regulator bandwidth by increasing the size of the output capacitor. This is the only method by which noise can be reduced on the 3 lead MIC2950 and is relatively inefficient, as increasing the capacitor from $1 \mu \mathrm{~F}$ to $220 \mu \mathrm{~F}$ only decreases the noise from $430 \mu \mathrm{~V}$ to $160 \mu \mathrm{~V}$ rms for a 100 kHz bandwidth at 5 V output.

Noise can be reduced fourfold by a bypass capacitor across $\mathrm{R}_{1}$, since it reduces the high frequency gain from 4 to unity. Pick

$$
\mathrm{C}_{\text {BYPASS }} \cong \frac{1}{2 \pi R_{1} \cdot 200 \mathrm{~Hz}}
$$



* SEE APPLICATIONS INFORMATION

Figure 1. ERROR Output Timing
or about $0.01 \mu \mathrm{~F}$. When doing this, the output capacitor must be increased to $3.3 \mu \mathrm{~F}$ to maintain stability. These changes reduce the output noise from $430 \mu \mathrm{~V}$ to $100 \mu \mathrm{~V}$ rms for a 100 kHz bandwidth at 5 V output. With the bypass capacitor added, noise no longer scales with output voltage so that improvements are more dramatic at higher output voltages.


Figure 2. Adjustable Regulator

## Typical Applications



1A Regulator with 1.2 V Dropout


300 mA Regulator with 0.75 V Dropout


Wide Input Voltage Range Current Limiter
*MINIMUM INPUT-OUTPUT VOLTAGE RANGES FROM 40 mV TO 400 mV , DEPENDING ON LOAD CURRENT.


Low Drift Current Source


Regulator with Early Warning and Auxiliary Output

- EARLY WARNING FLAG ON LOW INPUT VOLTAGE
- MAIN OUTPUT LATCHES OFF AT LOWER INPUT VOLTAGES
- BATTERY BACKUP ON AUXILIARY OUTPUT

OPERATION: REG. \#1'S $\mathrm{V}_{\text {OUT }}$ IS PROGRAMMED ONE DIODE DROP ABOVE 5 V ITS ERROR FLAG BECOMES ACTIVE WHEN $\mathrm{V} \leq 5.7 \mathrm{~V}$. WHEN $\mathrm{V}_{\text {I }}$ DROPS BELOW 5.3 V, THE ERROR FLAG OF REG. \#2 BECOMES ACTIVE AND VIA Q1 LATCHES THE MAIN OUTPUT OFF. WHEN VIN AGAIN EXCEEDS 5.7 V REG. \#1 IS BACK IN REGULATION AND THE EARLY WARNING SIGNAL RISES, UNLATCHING REG. \#2 VIA D3.


5 Volt Current Limiter

* MINIMUM INPUT-OUTPUT VOLTAGE RANGES FROM 40 mV TO 400 mV , DEPENDING ON LOAD CURRENT.


FOR $5 \mathrm{~V}_{\text {OUT }}$, USE INTERNAL RESISTORS. WIRE PIN 6 TO 7, AND WIRE PIN 2 $\mathrm{TO}+\mathrm{V}_{\text {OUT }}$ BUS.

2 Ampere Low Dropout Regulator


5 V Regulator with 2.5 V Sleep Function


Latch Off When Error Flag Occurs


Open Circuit Detector for $\mathbf{4 m A}$ to 20 mA Current Loop


C1 TO C4 ARE COMPARATORS (LP339 OR EQUIVALENT)
*OPTIONAL LATCH OFF WHEN DROP OUT OCCURS. ADJUST R3 FOR C2 SWITCHING WHEN V ${ }_{\text {IN }}$ IS 6.0 V
**OUTPUTS GO LOW WHEN $V{ }^{\text {IN }}$ DROPS BELOW DESIGNATED THRESHOLDS
Regulator with State-of-Charge Indicator


For values shown, Regulator shuts down when $\mathrm{V}_{\mathrm{IN}}<5.5 \mathrm{~V}$ and turns on again at 6.0 V . Current drain in disconnected mode is $150 \mu \mathrm{~A}$.


LM34 for $125^{\circ}$ F Shutdown LM35 for $125^{\circ} \mathrm{C}$ Shutdown

System Over-Temperature Protection Circuit
Schematic Diagram


## MIC2954

## General Description

The MIC2954 is a "bulletproof" efficient voltage regulator with very low dropout voltage (typically 40 mV at light loads and 375 mV at 250 mA ), and very low quiescent current ( $75 \mu \mathrm{~A}$ typical). The quiescent current of the MIC2954 increases only slightly in dropout, thus prolonging battery life. Key MIC2954 features include protection against reversed battery, fold-back current limiting, and automotive load dump protection ( 60 V positive transient).
The MIC2954-07/08BM is an adjustable version that includes an error flag output that warns of a low output voltage, which is often due to failing batteries on the input. This may also be used as a power-on reset. A logic-compatible shutdown input is provided which enables the regulator to be switched on and off. This partmay be pin-strapped for 5 V output, or programmed from 1.24 V to 29 V with the use of two external resistors.
The MIC2954 is available in two voltage tolerances, $\pm 0.5 \%$ maximum and $\pm 1 \%$ maximum. Both are guaranteed for junction temperatures from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
The MIC2954 has a very low output voltage temperature coefficient and extremely good load and line regulation (0.04\% typical).

## Features

- High accuracy 5V, guaranteed 250 mA output
- Low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Current and thermal limiting
- Input can withstand -20 V reverse battery and +60 V positive transients
- Error flag warns of output dropout
- Logic-controlled electronic shutdown
- Output programmable from 1.24 V to 29 V (MIC2954-07/ 08BM)
- Available in TO-220, TO-92, and Surface Mount SOT223 and SO-8 packages.


## Applications

- Battery Powered Equipment
- Cellular Telephones
- Laptop, Notebook, and Palmtop Computers
- PCMCIA $V_{C C}$ and $V_{P P}$ Regulation/Switching
- Bar Code Scanners
- Automotive Electronics
- SMPS Post-Regulator/ DC to DC Modules
- Voltage Reference
- High Efficiency Linear Power Supplies


## Pin Configuration



SO Package (MIC2954-07BM, -08BM)


SOT-223 Package (MIC2954-02BS, -03BS)


TO-92 Package (MIC2954-02BZ, -03BZ)

## Ordering Information

| Part Number | Temperature Range ${ }^{\star}$ | Package | Accuracy |
| :--- | :---: | :---: | :---: |
| MIC2954-02BT | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 | $0.5 \%$ |
| MIC2954-03BT | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 | $1.0 \%$ |
| MIC2954-02BS | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 | $0.5 \%$ |
| MIC2954-03BS | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 | $1.0 \%$ |
| MIC2954-02BZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-92 | $0.5 \%$ |
| MIC2954-03BZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-92 | $1.0 \%$ |
| MIC2954-07BM | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin SO-8 | $0.5 \%$ |
| MIC2954-08BM | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $8-$-Pin SO-8 | $1.0 \%$ |

[^10]
## MIC2954-02BT/BZ \& 2954-03BT/BZ Block Diagram



## MIC2954-07BM \& 2954-08BM Block Diagram



## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact your local Micrel representative/distributor for availability and specifications.

| Power Dissipation (Note 1) | Internally Limited |
| :--- | ---: |
| Lead Temperature (Soldering, 5 seconds) | $260^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Junction Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

Input Supply Voltage
Feedback Input Voltage (Notes 10 and 11)
Shutdown Input Voltage
Error Comparator Output Voltage ESD Rating
-20 V to +60 V
-1.5 V to +26 V
-0.3 V to +30 V
-0.3 V to +30 V
$> \pm 2000 \mathrm{~V}$

## Electrical Characteristics

Limits in standard typeface are for $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ and limits in boldface apply over the full operating temperature range. Unless otherwise specified, $\mathrm{V}_{I N}=6 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=2.2 \mu \mathrm{~F}$. The MIC2954-07BM,-08BM Feedback pin is tied to the 5 V Tap and Output is tied to Output Sense $\left(\mathrm{V}_{\text {out }}=5 \mathrm{~V}\right)$ and $\mathrm{V}_{\text {SHutoows }} \leq 0.6 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Typical | MIC2954-02/-07 |  | MIC2954-03/-08 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| $\mathrm{V}_{\text {o }}$ | Output Voltage | $1 \mathrm{~mA} \leq 1 \leq 250 \mathrm{~mA}$ | $\begin{aligned} & \hline 5.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 4.975 \\ & 4.940 \\ & 4.930 \end{aligned}$ | $\begin{aligned} & 5.025 \\ & 5.060 \\ & 5.070 \end{aligned}$ | 4.950 4.900 4.880 | $\begin{aligned} & 5.050 \\ & 5.100 \\ & 5.120 \end{aligned}$ | V |
| $\frac{\Delta \mathrm{V}_{\mathrm{O}}}{\Delta \mathrm{~T}}$ | Output Voltage <br> Temperature Coef. | (Note 2) | 20 |  | 100 |  | 150 | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\frac{\Delta V_{0}}{V_{0}}$ | Line Regulation | $\mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V}$ to 26 V | $\begin{gathered} 0.03 \\ (\text { Note 3) } \\ \hline \end{gathered}$ |  | $\begin{aligned} & 0.10 \\ & 0.20 \end{aligned}$ |  | $\begin{aligned} & 0.20 \\ & 0.40 \end{aligned}$ | \% |
| $\frac{\Delta \mathrm{V}_{0}}{\mathrm{~V}_{\mathrm{o}}}$ | Load Regulation | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=1 \text { to } 250 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=0.1 \text { to } 1 \mathrm{~mA} \\ & (\text { Note } 4) \end{aligned}$ | 0.04 |  | $\begin{aligned} & \hline 0.16 \\ & 0.20 \end{aligned}$ |  | $\begin{aligned} & 0.20 \\ & 0.30 \end{aligned}$ | \% |
| $\mathrm{V}_{\text {IN }}-\mathrm{V}_{0}$ | Dropout Voltage (Note 5) | $\begin{aligned} & I_{L}=1 \mathrm{~mA} \\ & I_{L}=50 \mathrm{~mA} \\ & I_{L}=100 \mathrm{~mA} \\ & I_{L}=250 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} 60 \\ 220 \\ 250 \\ 375 \end{gathered}$ |  | 100 150 250 420 300 450 450 600 |  | 100 150 250 420 300 450 450 600 | mV |
| $\mathrm{I}_{\text {GND }}$ | Ground Pin Current (Note 6) | $\begin{aligned} & I_{L}=1 \mathrm{~mA} \\ & I_{L}=50 \mathrm{~mA} \\ & I_{L}=100 \mathrm{~mA} \\ & I_{L}=250 \mathrm{~mA} \end{aligned}$ | 90 <br> 0.5 <br> 1.7 <br> 10 |  | $\begin{gathered} 150 \\ 180 \\ 1 \\ 2 \\ 2.5 \\ 3.5 \\ 14 \\ 16 \end{gathered}$ |  | $\begin{gathered} 150 \\ 180 \\ 1 \\ 2 \\ 2.5 \\ 3.5 \\ 14 \\ 16 \end{gathered}$ | $\mu \mathrm{A}$ <br> mA |
| $\mathrm{I}_{\text {GNDDo }}$ | Ground Pin Current at Dropout (Note 6) | $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ | 180 |  | 300 |  | 300 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LIMIT }}$ | Current Limit | $V_{\text {OUT }}=0 \mathrm{~V}$ <br> (Note 7) | 270 |  | $\begin{aligned} & 500 \\ & 530 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 500 \\ & 530 \\ & \hline \end{aligned}$ | mA |
| $\frac{\Delta \mathrm{V}_{\mathrm{o}}}{\Delta \mathrm{P}_{\mathrm{D}}}$ | Thermal Regulation | (Note 8) | 0.05 |  | 0.2 |  | 0.2 | \%/W |
| $\mathrm{e}_{\mathrm{n}}$ | Output Noise <br> Voltage <br> ( 10 Hz to 100 kHz ) $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$ | $\begin{aligned} & C_{L}=2.2 \mu \mathrm{~F} \\ & C_{L}=33 \mu \mathrm{~F} \end{aligned}$ | $\begin{aligned} & 400 \\ & 260 \end{aligned}$ |  |  |  |  | $\mu \mathrm{V}$ RMS |

Electrical Characteristics, MIC2954-07BM/-08BM,(Continued)

| Parameter | Conditions | MIC2954-07BM |  |  | MIC2954-08BM |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ. | Min | Max | Typ. | Min | Max |  |
| Reference Voltage |  | 1.235 | $\begin{aligned} & 1.220 \\ & 1.200 \end{aligned}$ | $\begin{aligned} & 1.250 \\ & 1.260 \end{aligned}$ | 1.235 | $\begin{aligned} & 1.210 \\ & 1.200 \end{aligned}$ | $\begin{aligned} & 1.260 \\ & 1.270 \end{aligned}$ | $\begin{gathered} \vee \\ \vee \max \end{gathered}$ |
| Reference Voltage | (Note 9) |  | 1.190 | 1.270 |  | 1.185 | 1.285 | V |
| Feedback Pin Bias Current |  | 20 |  | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | 20 |  | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | nA |
| Reference Voltage Temperature Coefficient | (Note 8) | 20 |  |  | 50 |  |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Feedback Pin Bias Current Temperature Coefficient |  | 0.1 |  |  | 0.1 |  |  | $n A /{ }^{\circ} \mathrm{C}$ |
| Error Comparator |  |  |  |  |  |  |  |  |
| Output Leakage Current | $\mathrm{V}_{\mathrm{OH}}=30 \mathrm{~V}$ | 0.01 |  | $\begin{aligned} & 1.00 \\ & 2.00 \end{aligned}$ | 0.01 |  | $\begin{aligned} & 1.00 \\ & 2.00 \end{aligned}$ | $\mu \mathrm{A}$ |
| Output Low Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \end{aligned}$ | 150 |  | $\begin{aligned} & 250 \\ & 400 \end{aligned}$ | 150 |  | $\begin{aligned} & 250 \\ & 400 \end{aligned}$ | mV |
| Upper Threshold Voltage | (Note 10) | 60 | $\begin{aligned} & 40 \\ & 25 \end{aligned}$ |  | 60 | $\begin{aligned} & 40 \\ & 25 \end{aligned}$ |  | mV |
| Lower Threshold Voltage | (Note 10) | 75 |  | $\begin{gathered} 95 \\ 140 \end{gathered}$ | 75 |  | $\begin{gathered} 95 \\ 140 \end{gathered}$ | mV |
| Hysteresis | (Note 10) | 15 |  |  | 15 |  |  | mV |

Shutdown Input

| Input Logic Voltage | Low (ON) <br> High (OFF) | 1.3 | 2.0 | 0.7 | 1.3 | 2.0 | 0.7 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shutdown Pin Input Current | $\mathrm{V}_{\text {SHUTDOWN }}=2.4 \mathrm{~V}$ | 30 |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ | 30 |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\text {SHUTDOWN }}=30 \mathrm{~V}$ | 450 |  | $\begin{aligned} & 600 \\ & 750 \end{aligned}$ | 450 |  | $\begin{aligned} & 600 \\ & 750 \end{aligned}$ | $\mu \mathrm{A}$ |
| Regulator Output Current in Shutdown | (Note 11) | 3 |  | 10 20 | 3 |  | 10 20 | $\mu \mathrm{A}$ |

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions. The maximum allowable power dissipation is a function of the maximum junction temperature, $\mathrm{T}_{J(\text { MAX })}$, the junction-to-ambient thermal resistance, $\mathrm{Q}_{\mathrm{JA}}$, and the ambient temperature, $\mathrm{T}_{\mathrm{A}}$. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{(\text {max })}=\left(T_{J \text { (MAX })}-T_{A}\right) / Q_{J A}$. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown. The junction to ambient thermal resistance of the MIC2954BM is $160^{\circ} \mathrm{C} / \mathrm{W}$ mounted on a PC board. (See MIC2954BM Thermal Characteristics section for further information.
Note 2: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 3: Line regulation for the MIC2954 is tested at $150^{\circ} \mathrm{C}$ for $\mathrm{I}_{L}=1 \mathrm{~mA}$. For $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ and $\mathrm{T}_{j}=125^{\circ} \mathrm{C}$, line regulation is guaranteed by design to $0.2 \%$. See Typical Performance Characteristics for line regulation versus temperature and load current.
Note 4: Regulation is measured at constant junction temperature using low duty cycle pulse testing Parts are tested separately for load regulation in the load ranges 0.1 mA to 1 mA and 1 mA to 250 mA . Changes in output voltage due to heating effects are covered by the thermal regulation specification.
Note 5: Dropout Voltage is defined as the input to output differential at which the output voltage drops 100 mV below its nominal value measured at 1 V differential. At very low values of programmed output voltage, the minimum input supply voltage of 2 V ( 2.3 V over temperature) must be taken into account.
Note 6: Ground pin current is the regulator quiescent current. The total current drawn from the source is the sum of the load current plus the ground pin current.
Note 7: The MIC2954 features fold-back current limiting. The short circuit $\left(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\right)$ current limit is less than the maximum current with normal output voltage.
Note 8: Thermal regulation is defined as the change in output voltage at a time $T$ after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 200 mA load pulse at $\mathrm{V}_{\text {iN }}=20 \mathrm{~V}$ (a 4 W pulse) for $T=10 \mathrm{mS}$.
Note 9: $\quad \mathrm{V}_{\text {REF }} \leq \mathrm{V}_{\text {OUT }} \leq\left(\mathrm{V}_{\text {IN }}-1 \mathrm{~V}\right), 2.3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 30 \mathrm{~V}, 100 \mu \mathrm{~A}<\mathrm{I}_{\mathrm{L}} \leq 250 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}} \leq \mathrm{T}_{\text {JMAX }}$.
Note 10: Comparator thresholds are expressed in terms of a voltage differential at the Feedback terminal below the nominal reference voltage measured at 6 V input. To express these thresholds in terms of output voltage change, multiply by the error amplifier gain $=\mathrm{V}_{\text {OUT }}$ $N_{\text {REF }}=(R 1+R 2) / R 2$. For example, at a programmed output voltage of 5 V , the Error output is guaranteed to go low when the output drops by $95 \mathrm{mV} \times 5 \mathrm{~V} / 1.235 \mathrm{~V}=384 \mathrm{mV}$. Thresholds remain constant as a percent of Vout as Vout is varied, with the dropout warning occurring at typically $5 \%$ below nominal, $7.5 \%$ guaranteed.
Note 11: $\mathrm{V}_{\text {SHUTDOWN }} \geq 2 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \leq 30 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0$, with Feedback pin tied to 5 V Tap.
Note 12: When used in dual supply systems where the regulator load is returned to a negative supply, the output voltage must be diode clamped to ground.
Note 13: Maximum positive supply voltage of 60 V must be of limited duration ( $<100 \mathrm{mS}$ ) and duty cycle ( $\leq 1 \%$ ). The maximum continuous supply voltage is 30 V .

## Typical Characteristics









## Typical Characteristics, Continued



## Applications Information

## External Capacitors

A $2.2 \mu \mathrm{~F}$ (or greater) capacitor is required between the MIC2954 output and ground to prevent oscillations due to instability. Most types of tantalum or aluminum electrolytics will be adequate; film types will work, but are costly and therefore not recommended. Many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, so solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$. The important parameters of the capacitor are an effective series resistance of about $5 \Omega$ or less and a resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $0.5 \mu \mathrm{~F}$ for current below 10 mA or $0.15 \mu \mathrm{~F}$ for currents below 1 mA . Adjusting the MIC2954-07BM/-08BM to voltages below 5 V runs the error amplifier at lower gains so that more output capacitance is needed. For the worst-case situation of a 250 mA load at 1.23 V output (Output shorted to Feedback) a $5 \mu \mathrm{~F}$ (or greater) capacitor should be used.

The MIC2954 will remain stable and in regulation with no load in addition to the internal voltage divider, unlike many other voltage regulators. This is especially important in CMOS RAM keep-alive applications. When setting the output voltage of the MIC2954-07BM/-08BM version with external resistors, a minimum load of $1 \mu \mathrm{~A}$ is recommended.

A $0.1 \mu \mathrm{~F}$ capacitor should be placed from the MIC2954 input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.

Stray capacitance to the MIC2954-07BM/-08BM Feedback terminal (pin 7) can cause instability. This may especially be a problem when using high value external resistors to set the output voltage. Adding a 100 pF capacitor between Output and Feedback and increasing the output capacitor to at least $3.3 \mu \mathrm{~F}$ will remedy this.

## Error Detection Comparator Output (MIC2954-07BM/ -08BM)

A logic low output will be produced by the comparator whenever the MIC2954BM output falls out of regulation by more than approximately $5 \%$. This figure is the comparator's built-in offset of about 60 mV divided by the 1.235 V reference voltage. (Refer to the block diagram on Page 1). This trip level remains " $5 \%$ below normal" regardless of the programmed output voltage of the MIC2954-07BM/-08BM. For example, the error flag trip level is typically 4.75 V for a 5 V output or 11.4 V for a 12 V output. The out of regulation condition may be due either to low input voltage, current limiting, or thermal limiting.

Figure 1 is a timing diagram depicting the $\overline{E R R O R}$ signal and the regulated output voltage as the MIC2954-07BM/-08BM input is ramped up and down. The ERROR signal becomes valid (low) at about 1.3 V input. It goes high at about 5 V input (the input voltage at which $\mathrm{V}_{\text {OUT }}=4.75$ ). Since the MIC2954-07BM/-08BM's dropout voltage is load-dependent (see curve
in Typical Performance Characteristics), the input voltage trip point (about 5 V ) will vary with the load current. The output voltage trip point (approximately 4.75 V ) does not vary with load.

The error comparator has an open-collector output which requires an external pull-up resistor. Depending on system requirements, this resistor may be returned to the 5 V output or some other supply voltage. In determining a value for this resistor, note that while the output is rated to sink $400 \mu \mathrm{~A}$, this sink current adds to battery drain in a low battery condition. Suggested values range from 100 k to $1 \mathrm{M} \Omega$. The resistor is not required if this output is unused.
In shutdown mode, $\overline{\text { ERROR }}$ will go high if it has been pulled up to an external 5 V supply. To avoid this invalid response, ERROR should be pulled up to $V_{\text {out }}$.

## Programming the Output Voltage (MIC2954-07BM/ -08BM)

The MIC2954-07BM/-08BM may be pin-strapped for 5 V using its internal voltage divider by tying Pin 1 (output) to Pin 2 (sense) and Pin 7 (feedback) to Pin 6 (5V Tap). Alternatively, it may be programmed for any output voltage between its 1.235 V reference and its 30 V maximum rating. An external pair of resistors is required, as shown in Figure 2.

The complete equation for the output voltage is

$$
V_{\text {OUT }}=V_{\text {REF }} \times\left\{1+R_{1} / R_{2}\right\}+I_{F B} R_{1}
$$

where $\mathrm{V}_{\text {REF }}$ is the nominal 1.235 reference voltage and $\mathrm{I}_{F B}$ is the feedback pin bias current, nominally -20nA. The minimum recommended load current of $1 \mu \mathrm{~A}$ forces an upper limit of $1.2 \mathrm{M} \Omega$ on the value of $R_{2}$, if the regulator must work with no load (a condition often found in CMOS in standby), $I_{F B}$ will produce a $2 \%$ typical error in $\mathrm{V}_{\text {OUT }}$ which may be eliminated at room temperature by trimming $R_{1}$. For better accuracy, choosing $\quad R_{2}=100 \mathrm{k}$ reduces this error to $0.17 \%$ while increasing the resistor program current to $12 \mu \mathrm{~A}$. Since the MIC2954-07BM/-08BM typically draws $60 \mu \mathrm{~A}$ at no load with Pin 2 open-circuited, this is a negligible addition.

## Reducing Output Noise

In reference applications it may be advantageous to reduce the $A C$ noise present at the output. One method is to reduce the regulator bandwidth by increasing the size of the output capacitor. This is relatively inefficient, as increasing the


## * SEE APPLICATIONS INFORMATION

Figure 1. ERROR Output Timing
capacitor from $1 \mu \mathrm{~F}$ to $220 \mu \mathrm{~F}$ only decreases the noise from $430 \mu \mathrm{~V}$ to $160 \mu \mathrm{~V}_{\text {RMS }}$ for a 100 kHz bandwidth at 5 V output. Noise can be reduced fourfold by a bypass capacitor across $R_{1}$, since it reduces the high frequency gain from 4 to unity. Pick

$$
\mathrm{C}_{\mathrm{BYPASS}} \cong \frac{1}{2 \pi \mathrm{R}_{1} \cdot 200 \mathrm{~Hz}}
$$

or about $0.01 \mu \mathrm{~F}$. When doing this, the output capacitor must be increased to $3.3 \mu \mathrm{~F}$ to maintain stability. These changes reduce the output noise from $430 \mu \mathrm{~V}$ to $100 \mu \mathrm{~V}$ rms for a 100 kHz bandwidth at 5 V output. With the bypass capacitor added, noise no longer scales with output voltage so that improvements are more dramatic at higher output voltages.

## Automotive Applications

The MIC2954 is ideally suited for automotive applications for a variety of reasons. It will operate over a wide range of input voltages with very low dropout voltages ( 40 mV at light loads), and very low quiescent currents ( $75 \mu \mathrm{~A}$ typical). These features are necessary for use in battery powered systems, such as automobiles. It is a "bulletproof" device with the ability to survive both reverse battery (negative transients up to 20 V below ground), and load dump (positive transients up to 60V) conditions. A wide operating temperature range with low temperature coefficients is yet another reason to use these versatile regulators in automotive designs.

## Typical Applications



Figure 2. MIC2954 Fixed +5V Regulator

*MINIMUM INPUT-OUTPUT VOLTAGE RANGES FROM 40 mV TO 400 mV , DEPENDING ON LOAD CURRENT.


Figure 3. MIC2954-07BM/-08BM Adjustable Regulator


PIN 3 LOW = ENABLE OUTPUT. Q1 ON $=3.3 \mathrm{~V}, \mathrm{Q} 1 \mathrm{OFF}=5.0 \mathrm{~V}$.

Figure 5. MIC2954-07BM/-08BM 5.0V or 3.3V Selectable Regulator with Shutdown.

## MIC2954-07BM/-08BM Thermal Calculations

## Layout Considerations

The MIC2954-07BM/-08BM (8-Pin Surface Mount Package) has the following thermal characteristics when mounted on a single layer copper-clad printed circuit board.

Pad Layout (minimum recommended geometry)


| PC Board Dielectric Material | $\theta_{J A}$ |
| :--- | :---: |
| FR4 | $160^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ceramic | $120^{\circ} \mathrm{C} / \mathrm{W}$ |

Multi-layer boards having a ground plane, wide traces near the pads, and large supply bus lines provide better thermal conductivity.

Our calculations will use the "worst case" value of $160^{\circ} \mathrm{C} / \mathrm{W}$, which assumes no ground plane, minimum trace widths, and a FR4 material board.

## Nominal Power Dissipation and Die Temperature

The MIC2954-07BM/-08BM at a $55^{\circ} \mathrm{C}$ ambient temperature will operate reliably at up to 440 mW power dissipation when mounted in the "worst case" manner described above. This power level is equivalent to a die temperature of $125^{\circ} \mathrm{C}$, the recommended maximum temperature for non-military grade silicon integrated circuits.

## Schematic Diagram



MIC1070/1071/1072
5A, 2.5A, \& 1.25A Switching Regulators

## Preliminary Information

## General Description

The MIC1070, 1071, and 1072 are monolithic high power switching regulators. They can be operated in all standard switching configurations, including buck, boost, flyback, forward, inverting, and "Cuk". A high current, high efficiency switch is included on the die along with all oscillator, control, and protection circuitry. Integration of all functions allows the MIC1070/1/2 to be built in a standard 5-pin TO-3 or TO-220 power package. This makes it extremely easy to use and provides "bullet proof" operation similar to that obtained with 3 -pin linear regulators.

The MIC1070/1/2 operates with supply voltages from 3 V to 60 V , and draws only 6 mA quiescent current. It can deliver load power up to 100 watts with no external power devices. By utilizing current-mode switching techniques, it provides excellent $A C$ and DC load and line regulation.

The MIC1070/1/2 uses a Schottky anti-saturation switch drive to allow very wide ranging load currents with no loss in efficiency. An externally activated shutdown mode reduces total supply current to typically $50 \mu \mathrm{~A}$ for standby operation. Totally isolated and regulated outputs can be generated by using the optional "flyback regulation mode" without the need for opto-couplers or extra transformer windings.

## Block Diagram



## Features

- 3V to 60V Input Voltage Range
- Internal Switch Load Current Ratings

MIC1070: 5A
MIC1071: 2.5A
MIC1072: 1.25A

- $6 m A$ Quiescent Current
- Overload Protected
- $50 \mu \mathrm{~A}$ Shutdown Mode
- Fully Floating Outputs in Flyback Regulated Mode
- Operates in Most Switching Topologies
- Few External Parts Required
- External Synchronization Possible (Consult Factory)


## Applications

- Logic Supply (5V, 10A)
- 5V Logic to $\pm 15 \mathrm{~V}$ Op-Amp Supply
- Offline Converter up to 200W
- Battery Up Converter
- Power Inverter (+ to -) or (- to +)
- Fully Floating Multiple Outputs


## Pin Configuration



T Package
5-Lead TO-220

K Package
4-Lead TO-3 Bottom View


U Package 5-Lead TO-263

Ordering Information

| Part Number | Temperature Range | Output Current | Package |
| :--- | :---: | :---: | :---: |
| MIC1070AK | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | 5 A | 4 Lead TO-3 |
| MIC1070BK | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}^{*}$ | 5 A | 4 Lead TO-3 |
| MIC1070BT | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}^{*}$ | 5 A | 5 Lead TO-220 |
| MIC1070BU | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}^{*}$ | 5 A | 5 Lead TO- 263 |
| MIC1071AK | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | 2.5 A | 4 Lead TO-3 |
| MIC1071BK | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}^{*}$ | 2.5 A | 4 Lead TO-3 |
| MIC1071BT | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}^{*}$ | 2.5 A | 5 Lead TO- 220 |
| MIC1071BU | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}^{*}$ | 2.5 A | 5 Lead TO-263 |
| MIC1072AK | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | 1.25 A | 4 Lead TO-3 |
| MIC1072BK | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}^{*}$ | 1.25 A | 4 Lead TO-3 |
| MIC1072BT | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}^{*}$ | 1.25 A | 5 Lead TO-220 |
| MIC1072BU | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}^{*}$ | 1.25 A | 5 Lead TO-263 |

* $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ in short circuit


## Absolute Maximum Ratings

Supply Voltage
MIC1070/71/72

Feedback Pin Voltage (Transient, 1 mS ) ..................... $\pm 15 \mathrm{~V}$
Storage Temperature ................................ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10S) ........................... $300^{\circ} \mathrm{C}$

## Electrical Characteristics

| Pameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage ( $\mathrm{V}_{\text {REF }}$ ) | Measured at Feedback Pin | $\begin{aligned} & 1.224 \\ & 1.214 \end{aligned}$ | $\begin{aligned} & 1.224 \\ & 1.244 \end{aligned}$ | $\begin{aligned} & 1.264 \\ & 1.274 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Feedback Input Current ( $\mathrm{I}_{\mathrm{B}}$ ) | $V_{F B}=V_{\text {REF }}$ |  | 350 | $\begin{gathered} 750 \\ 1100 \end{gathered}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| Error Amplifier <br> Transconductance (gm) | $\Delta \mathrm{l}_{\mathrm{C}}= \pm 25 \mu \mathrm{~A}$ | $\begin{aligned} & 3000 \\ & 2400 \end{aligned}$ | 4400 | $\begin{aligned} & 6000 \\ & 7000 \end{aligned}$ | $\mu \mathrm{mho}$ $\mu \mathrm{mho}$ |
| Error Amplifier Source Sink Current | $\mathrm{V}_{\mathrm{C}}=1.5 \mathrm{~V}$ | $\begin{aligned} & 150 \\ & 120 \\ & \hline \end{aligned}$ | 200 | $\begin{aligned} & 350 \\ & 400 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Error Amplifier Clamp Voltage | Hi Clamp, $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}$ <br> Lo Clamp, $\mathrm{V}_{\mathrm{FB}}=1.5 \mathrm{~V}$ | $\begin{gathered} 1.8 \\ 0.25 \end{gathered}$ | 0.38 | $\begin{gathered} 2.3 \\ 0.52 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Reference Voltage Regulation | $3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}$ |  |  | 0.03 | \%/V |
| Error Amplifier Voltage Gain ( $\mathrm{A}_{\mathrm{V}}$ ) | $0.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{C}} \leq 1.4 \mathrm{~V}$ | 500 | 800 | 2000 | V/V |
| Minimum Input Voltage |  |  | 2.6 | 3.0 | V |
| Supply Current ( $\mathrm{I}_{\mathrm{Q}}$ ) | $3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{MAX}}, \mathrm{V}_{\mathrm{C}}=0.6 \mathrm{~V}$ |  | 6 | 9 | mA |
| Control Pin <br> Threshold | Duty Cycle $=0$ | $\begin{aligned} & 0.8 \\ & 0.6 \end{aligned}$ | 0.9 | $\begin{aligned} & 1.08 \\ & 1.25 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| Normal/Flyback Threshold ON Feedback Pin |  | 0.4 | 0.45 | 0.54 | V |
| Flyback Reference Voltage | $\mathrm{I}_{\mathrm{FB}}=50 \mu \mathrm{~A}$ | $\begin{aligned} & 15 \\ & 14 \end{aligned}$ | 16.3 | $\begin{gathered} 17.6 \\ 18 \end{gathered}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |

Electrical Characteristics (continued)

| Pameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Change in Flyback Reference Voltage | $0.05 \leq \mathrm{I}_{\mathrm{FB}} \leq 1 \mathrm{~mA}$ | 4.5 | 6.8 | 8.5 | V |
| Flyback Reference Voltage Line Regulation | $\begin{aligned} & \mathrm{I}_{\mathrm{FB}}=50 \mu \mathrm{~A} \\ & 3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{VMAX}^{2} \end{aligned}$ |  | 0.01 | 0.03 | \%/V |
| Flyback Amplifier Transconductance (gm) | $\Delta \mathrm{l}_{\mathrm{C}}= \pm 10 \mu \mathrm{~A}$ | 150 | 300 | 500 | $\mu \mathrm{mho}$ |
| Flyback Amplifier Source and Sink Current | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=1.5 \mathrm{~V} \text { Source } \\ & \mathrm{I}_{\mathrm{FB}}=50 \mu \mathrm{~A} \text { Sink } \end{aligned}$ | $\begin{aligned} & 15 \\ & 25 \end{aligned}$ | $\begin{aligned} & 32 \\ & 40 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Output Switch Breakdown Voltage | $\begin{aligned} & 3 V \leq V_{I N} \leq V_{\text {MAX }} \text { MIC1070/1071/1072 } \\ & \mathrm{I}_{\text {SW }}=5 \mathrm{~mA} \text { MIC1070/1071/1072HV } \end{aligned}$ | $\begin{aligned} & 65 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ |  | $\begin{aligned} & V \\ & v \end{aligned}$ |
| Output Switch (Note1) <br> ON Resistance ( $\mathrm{V}_{\mathrm{SAT}}$ ) |  |  | $\begin{gathered} 0.15 \\ 0.3 \\ 0.6 \\ \hline \end{gathered}$ | $\begin{gathered} 0.24 \\ 0.5 \\ 1 \end{gathered}$ | $\begin{aligned} & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ |
| Control Voltage to Switch Current Transconductance | MIC1070 <br> MIC1071 <br> MIC1072 |  | $\begin{aligned} & 8 \\ & 4 \\ & 2 \end{aligned}$ |  | A/V <br> A/V <br> A/V |
| Switch Current Limit MIC1070 | $\begin{aligned} & \text { Duty Cycle } \leq 50 \%, \mathrm{~T}_{J} \geq 25^{\circ} \mathrm{C} \\ & \text { Duty Cycle } \leq 50 \%, \mathrm{~T}_{J} \geq 25^{\circ} \mathrm{C} \\ & \text { Duty Cycle }=80 \% \text { (Note 2) } \end{aligned}$ | $\begin{aligned} & 5 \\ & 5 \\ & 4 \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 11 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \\ & \mathrm{~A} \end{aligned}$ |
| Switch Current Limit MIC1071 | Duty Cycle $\leq 50 \%, \mathrm{~T}_{\mathrm{J}} \geq 25^{\circ} \mathrm{C}$ <br> Duty Cycle $\leq 50 \%, \mathrm{~T}_{\mathrm{J}} \geq 25^{\circ} \mathrm{C}$ <br> Duty Cycle $=80 \%$ (Note 2) | $\begin{gathered} 2.5 \\ 2.5 \\ 2 \end{gathered}$ |  | $\begin{gathered} 5 \\ 5.5 \\ 5 \end{gathered}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \\ & \mathrm{~A} \end{aligned}$ |
| Switch Current Limit MIC1072 | Duty Cycle $\leq 50 \%, \mathrm{~T}_{\mathrm{J}} \geq 25^{\circ} \mathrm{C}$ Duty Cycle $\leq 50 \%, \mathrm{~T}_{J} \geq 25^{\circ} \mathrm{C}$ Duty Cycle $=80 \%$ (Note 2) | $\begin{gathered} 1.25 \\ 1.25 \\ 1 \\ \hline \end{gathered}$ |  | $\begin{gathered} 3 \\ 3.5 \\ 2.5 \end{gathered}$ | $\begin{aligned} & \text { A } \\ & \text { A } \\ & \text { A } \end{aligned}$ |
| Supply Current Increase During Switch ON Time $\left(\Delta I_{\mathbb{I N}} /\left.\Delta\right\|_{\mathrm{SW}}\right)$ |  |  | 25 | 35 | $\mathrm{mA} / \mathrm{A}$ |
| Switching Frequency (f) |  | $\begin{aligned} & 35 \\ & 33 \end{aligned}$ | 40 | $\begin{aligned} & 45 \\ & 47 \end{aligned}$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |
| Maximum Switch Duty Cycle [DC(max)] |  | 90 | 92 | 97 | \% |
| Flyback Sense Delay Time |  |  | 1.5 |  | $\mu \mathrm{S}$ |
| Shutdown Mode Supply Current | $\begin{aligned} & 3 \leq V_{\text {IN }} \leq V_{\text {MAX }} \\ & V_{C}=0.05 \mathrm{~V} \end{aligned}$ |  | 100 | 250 | $\mu \mathrm{A}$ |
| Shutdown Mode Threshold Voltage | $3 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}$ | $\begin{gathered} 100 \\ 50 \end{gathered}$ | 150 | $\begin{aligned} & 250 \\ & 300 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |

Bold type denotes specifications applicable to the full operating temperature range.
Note 1 Measured with $\mathrm{V}_{\mathrm{C}}$ in high clamp, $\mathrm{V}_{\mathrm{FB}}=0.8 \mathrm{~V}$. $\mathrm{I}_{\mathrm{SW}}=4 \mathrm{~A}$ for MIC1070, 2A for MIC1071, and 1A for MIC1072.
Note 2 For duty cycles (DC) between $50 \%$ and $80 \%$, minimum guaranteed switch current is given by $\mathrm{I}_{\mathrm{LIM}}=3.33$ (2-DC) for the $\mathrm{MIC1070}$, $\mathrm{I}_{\mathrm{LIM}}=1.67(2-\mathrm{DC})$ for the MIC1071, and $0.833(2-\mathrm{DC})$ for the MIC1072.

## Typical Performance Characteristics



MIC1070 Minimum Input Voltage


MIC1070


MIC1071
Maximum Power Output 1



MIC1071
Minimum Input Voltage


MIC1071


MIC1072
Maximum Power Output 1


MIC1072 Switch Current


MIC1072


MIC1072


## Typical Performance Characteristics (continued)



MIC1070/1/2 Supply Current



MIC1070/1/2 Current Shutdown Threshold



MIC1070/1/2 Normal/Flyback
Mode Threshold on Feedback Pin



MIC1070/1/2 Idle Supply Current vs. Temperature



MIC1070/1/2 Normal/Flyback Mode Threshold on Feedback Pin



MIC1070/1/2 Feedback Pin Clamp Voltage


Typical Performance Characteristics (continued)


MIC1070/1/2 Flyback Blanking Time


MIC1070 Driver
Current vs. Switch Current 2


MIC1070/1/2


MIC1072 Supply Current vs. Input Voltage ${ }^{3}$


MIC1070/1/2 Switching Frequency vs. Temperature


MIC1072 Driver Current vs. Switch Current ${ }^{2}$


MIC1070/1/2 Error Amplifier Transconductance


MIC1070/1/2 Maximum Duty Cycle


MIC1070/1/2 Feedback Bias Current vs. Temperature


MIC1070/1/2 Switch "Off" Characteristics


MIC1070/1/2 Error Amplifier Phase


## Typical Performance Characteristics (continued)

Note 1 Rough guide only. Buck mode $P_{\text {OUT }}=5 A \times V_{\text {OUT }}$. Special topologies deliver more power.
Note 2 Average MIC1070 power supply current is found by multiplying driver current by duty cycle, then adding quiescent current.
Note 3 Under very low output current conditions, duty cycle for most circuits will approach $10 \%$ or less.

## Applications Information

The MIC1070, MIC1071, and MIC1072 are current mode switchers. This means that switch duty cycle is directly controlled by switch current rather than by output voltage. Referring to the block diagram, the switch is turned ON at the start of each oscillator cycle. It is turned OFF when the switch current reaches a predetermined level. Control of output voltage is obtained by using the output of a voltage sensing error amplifier to set current trip level. This technique has several advantages. First, it has immediate response to input voltage variations, unlike ordinary switchers which have poor line transient response. Second, it reduces the $90^{\circ}$ phase shift at mid frequencies in the energy storage inductor. This greatly simplifies closed-loop frequency compensation under widely varying input voltage or output load conditions. Finally, it allows simple pulse-by-pulse current limiting to provide maximum switch protection under output overload or short conditions. A low-dropout internal regulator provides a 2.3 V supply for all internal circuitry on the MIC1070/1/2. This lowdropout design allows the input voltage to vary from 3 V to 60 V with virtually no change in device performance. A 40 kHz oscillator is the basic clock for all internal timing. It turns ON the output switch via the logic and driver circuitry. Circuitry prevents saturation in the power switch and adjusts driver current instantaneously to limit switch saturation. This minimizes driver dissipation and provides very rapid switch turnoff.

An internal 1.23 V bandgap reference biases the error amplifier positive input. The error amplifier negative input is con-
nected to a pin (FB) for output voltage sensing or for selecting the comparator input signal. When the pin is pulled low by an external resistor, the main error amplifier is disabled and the flyback amplifier is enabled. The MIC1070/1/2 then regulates the value of the flyback pulse with respect to the supply voltage. In the traditional transformer-coupled flyback topology regulator, this flyback pulse is directly proportional to output voltage. By regulating the amplitude of the flyback pulse, the output voltage can be regulated with no direct connection between input and output. The output is fully floating up to the breakdown voltage of the transformer windings. Multiple floating outputs are easily obtained with additional windings. A delay network inside the MIC1070/1/2 ignores the leakage inductance spike at the leading edge of the flyback pulse, improving output regulation.

The error signal at the comparator input is brought out externally. This pin $\left(\mathrm{V}_{\mathrm{C}}\right)$ has four different functions: frequency compensation, current limit adjustment, soft starting, and total regulator shutdown. During normal regulator operation, this pin is between 0.9 V (low output current) and 2.0 V (high output current). The error amplifiers are current output (gm) types, so this voltage can be externally clamped for adjusting current limit. Likewise, a capacitor coupled external clamp will provide soft start. Switch duty cycle goes to zero if the $V_{C}$ pin is pulled to ground through a diode, placing the MIC1070/1/2 in an idle mode. Pulling the $\mathrm{V}_{\mathrm{C}}$ pin below 0.15 V causes total regulator shutdown, with only $50 \mu \mathrm{~A}$ supply current for shutdown circuitry biasing.


Figure 1. Boost Converter (5V to 12V)


Figure 2. High-Voltage FET Driver


Figure 3. External Current Limit


Figure 4. Negative to Positive Buck-Boost Converter


Figure 5. External Current Limit


Figure 6. Totally Isolated Converter


Figure 7. Positive to Negative Buck-Boost Converter


Figure 8. Flyback Converter


Figure 9. Voltage Boosted Boost Converter


Figure 10. Current Boosted Boost Converter


Figure 11. Negative Buck Converter


Figure 12. Negative Current Boosted Buck Converter


Figure 13. Positive Buck Converter


* REQUIRED IF INPUT LEADS $\geq 2$ "

Figure 14. Negative Boost Regulator


Figure 15. High Voltage NPN Driver


Figure 16. Negative Input-Output Flyback Converter


Figure 17. Forward Converter


Figure 18. Positive Current Boosted Buck Converter


5A, 2.5A, \& 1.25A 100kHz Switching Regulators
Preliminary Information

## General Description

The MIC1170, 1171, and 1172 are monolithic high power switching regulators. They can be operated in all standard switching configurations, including buck, boost, flyback, forward, inverting, and "Cuk". A high current, high efficiency switch is included on the die along with all oscillator, control, and protection circuitry. Integration of all functions allows the MIC1170/1/2 to be built in a standard 5-pin TO-3 or TO-220 power package. This makes it extremely easy to use and provides "bullet proof" operation similar to that obtained with 3-pin linear regulators.
The MIC1170/1/2 operates with supply voltages from $3 V$ to 40 V , and draws only 6 mA quiescent current. It can deliver load power up to 100 watts with no external power devices. By utilizing current-mode switching techniques, it provides excellent AC and DC load and line regulation.
The MIC1170/1/2 uses an Schottky anti-saturation switch drive to allow very wide ranging load currents with no loss in efficiency. An externally activated shutdown mode reduces total supply current to typically $50 \mu \mathrm{~A}$ for standby operation. Totally isolated and regulated outputs can be generated by using the optional "flyback regulation mode" without the need for opto-couplers or extra transformer windings.

## Block Diagram



## Features

- 3 V to 40 V Input Voltage Range
- Internal Switch Load Current Ratings

MIC1170: 5A
MIC1171: 2.5A
MIC1172: 1.25A

- $6 m A$ Quiescent Current
- Overload Protected
- $50 \mu \mathrm{~A}$ Shutdown Mode
- Fully Floating Outputs in Flyback Regulated Mode
- Operates in Most Switching Topologies
- Few External Parts Required
- External Synchronization Possible (Consult Factory)


## Applications

- Logic Supply (5V, 10A)
- 5 V Logic to $\pm 15 \mathrm{~V}$ Op-Amp Supply
- Offline Converter up to 200W
- Battery Up Converter
- Power Inverter (+ to -) or (- to +)
- Fully Floating Multiple Outputs


## Pin Configuration



T Package
5-Lead TO-220


K Package
4-Lead TO-3 Bottom View

Tab


U Package 5-Lead TO-263

## Ordering Information

| Part Number | Temperature Range | Output Current | Package |
| :--- | :---: | :---: | :---: |
| MIC1170AK | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | 5 A | 4 Lead TO-3 |
| MIC1170BK | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}^{*}$ | 5 A | 4 Lead TO-3 |
| MIC1170BT | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}^{*}$ | 5 A | 5 Lead TO-220 |
| MIC1170BU | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}^{*}$ | 5 A | 5 Lead TO-263 |
| MIC1171AK | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | 2.5 A | 4 Lead TO-3 |
| MIC1171BK | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}^{*}$ | 2.5 A | 4 Lead TO-3 |
| MIC1171BT | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}^{*}$ | 2.5 A | 5 Lead TO-220 |
| MIC1171BU | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}^{*}$ | 2.5 A | 5 Lead TO-263 |
| MIC1172AK | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | 1.25 A | 4 Lead TO-3 |
| MIC1172BK | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}^{*}$ | 1.25 A | 4 Lead TO-3 |
| MIC1172BT | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}^{*}$ | 1.25 A | 5 Lead TO-220 |
| MIC1172BU | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}^{*}$ | 1.25 A | 5 Lead TO-263 |

* $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ in short circuit


## Absolute Maximum Ratings

Supply Voltage MIC1170/71/72

## Switch Output Voltage

MIC1170/71/72 65 V

Feedback Pin Voltage (Transient, 1 mS ) ....................... $\pm 15 \mathrm{~V}$
Storage Temperature ................................ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10S) ......................... $300^{\circ} \mathrm{C}$

## Electrical Characteristics

| Pameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage ( $\mathrm{V}_{\text {REF }}$ ) | Measured at Feedback Pin $V_{C}=0.8 \mathrm{~V}$ | $\begin{aligned} & 1.224 \\ & 1.214 \end{aligned}$ | $\begin{aligned} & 1.224 \\ & 1.244 \end{aligned}$ | $\begin{aligned} & 1.264 \\ & 1.274 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Feedback Input Current ( $\mathrm{I}_{\mathrm{B}}$ ) | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\text {REF }}$ |  | 350 | $\begin{gathered} 750 \\ 1100 \end{gathered}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| Error Amplifier Transconductance (gm) | $\Delta \mathrm{l}_{\mathrm{C}}= \pm 25 \mu \mathrm{~A}$ | $\begin{aligned} & 3000 \\ & 2400 \end{aligned}$ | 4400 | $\begin{aligned} & 6000 \\ & 7000 \end{aligned}$ | $\mu \mathrm{mho}$ <br> $\mu \mathrm{mho}$ |
| Error Amplifier Source Sink Current | $\mathrm{V}_{\mathrm{C}}=1.5 \mathrm{~V}$ | $\begin{aligned} & 150 \\ & 120 \end{aligned}$ | 200 | $\begin{aligned} & 350 \\ & 400 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Error Amplifier Clamp Voltage | Hi Clamp, $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}$ <br> Lo Clamp, $\mathrm{V}_{\mathrm{FB}}=1.5 \mathrm{~V}$ | $\begin{gathered} 1.8 \\ 0.25 \end{gathered}$ | 0.38 | $\begin{gathered} \hline 2.3 \\ 0.52 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| Reference Voltage Regulation | $\begin{aligned} & 3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{MAX}} \\ & \mathrm{~V}_{\mathrm{C}}=0.8 \mathrm{~V} \end{aligned}$ |  |  | 0.03 | \%/V |
| Error Amplifier Voltage Gain ( $\mathrm{A}_{\mathrm{V}}$ ) | $0.9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{C}} \leq 1.4 \mathrm{~V}$ | 500 | 800 | 2000 | V/V |
| Minimum Input Voltage |  |  | 2.6 | 3.0 | V |
| Supply Current ( $\mathrm{I}_{\mathrm{Q}}$ ) | $3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{MAX}}, \mathrm{V}_{\mathrm{C}}=0.6 \mathrm{~V}$ |  | 6 | 9 | mA |
| Control Pin <br> Threshold | Duty Cycle $=0$ | $\begin{aligned} & 0.8 \\ & 0.6 \end{aligned}$ | 0.9 | $\begin{aligned} & 1.08 \\ & 1.25 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| Output Switch <br> Breakdown Voltage (BV) | $\begin{aligned} & 3 V \leq V_{I N} \leq V_{M A X} \\ & I_{S W}=5 \mathrm{~mA} \end{aligned}$ | 65 | 90 |  | V |

## Electrical Characteristics (continued)

| Pameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Switch (Note1) <br> ON Resistance ( $\mathrm{V}_{\mathrm{SAT}}$ ) | MIC1170 $\mathrm{I}_{\mathrm{SW}}=5 \mathrm{~A}$ <br> MIC1171 $\mathrm{I}_{\mathrm{SW}}=2.5 \mathrm{~A}$ <br> MIC1172 $\mathrm{I}_{\mathrm{SW}}=1.25 \mathrm{~A}$ |  | $\begin{gathered} 0.15 \\ 0.3 \\ 0.6 \end{gathered}$ | $\begin{gathered} 0.24 \\ 0.5 \\ 1 \end{gathered}$ | $\begin{aligned} & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ |
| Control Voltage to Switch Current Transconductance | MIC1170 <br> MIC1171 <br> MIC1172 |  | $\begin{aligned} & 8 \\ & 4 \\ & 2 \end{aligned}$ |  | A/V <br> A/V <br> A/V |
| Switch Current Limit MIC1170 | $\begin{aligned} & \text { Duty Cycle }=50 \%, \mathrm{~T}_{J} \geq 25^{\circ} \mathrm{C} \\ & \text { Duty Cycle }=50 \%, \mathrm{~T}_{J}<25^{\circ} \mathrm{C} \\ & \text { Duty Cycle }=80 \%(\text { Note } 2) \end{aligned}$ | $\begin{aligned} & 5 \\ & 5 \\ & 4 \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 11 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \\ & \mathrm{~A} \end{aligned}$ |
| Switch Current Limit MIC1171 | Duty Cycle $=50 \%, \mathrm{~T}_{\mathrm{J}} \geq 25^{\circ} \mathrm{C}$ <br> Duty Cycle $=50 \%, \mathrm{~T}_{\mathrm{J}}<25^{\circ} \mathrm{C}$ <br> Duty Cycle $=80 \%$ (Note 2) | $\begin{gathered} 2.5 \\ 2.5 \\ 2 \\ \hline \end{gathered}$ |  | $\begin{gathered} 5 \\ 5.5 \\ 5 \end{gathered}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \\ & \mathrm{~A} \end{aligned}$ |
| Switch Current Limit MIC1172 | Duty Cycle $=50 \%, \mathrm{~T}_{\mathrm{J}} \geq 25^{\circ} \mathrm{C}$ <br> Duty Cycle $=50 \%, \mathrm{~T}_{\mathrm{J}}<25^{\circ} \mathrm{C}$ <br> Duty Cycle $=80 \%$ (Note 2) | $\begin{gathered} 1.25 \\ 1.25 \\ 1 \end{gathered}$ |  | $\begin{gathered} 3 \\ 3.5 \\ 2.5 \end{gathered}$ | $\begin{aligned} & \text { A } \\ & \text { A } \\ & \text { A } \end{aligned}$ |
| Supply Current Increase During Switch ON Time $\left(\Delta l_{\text {IN }} / \Delta l_{\text {SW }}\right)$ |  |  | 25 | 35 | $\mathrm{mA} / \mathrm{A}$ |
| Switching Frequency (f) |  | $\begin{aligned} & 88 \\ & 85 \end{aligned}$ | 100 | $\begin{aligned} & 112 \\ & 115 \end{aligned}$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |
| Maximum Switch Duty Cycle [DC(max)] |  | 80 | 90 | 95 | \% |
| Shutdown Mode Supply Current | $\begin{aligned} & 3 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{MAX}} \\ & \mathrm{~V}_{\mathrm{C}}=0.05 \mathrm{~V} \end{aligned}$ |  | 100 | 250 | $\mu \mathrm{A}$ |
| Shutdown Mode Threshold Voltage | $3 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}$ | $\begin{gathered} 100 \\ 50 \end{gathered}$ | 150 | $\begin{aligned} & 250 \\ & 300 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |

Bold type denotes specifications applicable to the full operating temperature range.
Note 1 Measured with $\mathrm{V}_{\mathrm{C}}$ in high clamp, $\mathrm{V}_{\mathrm{FB}}=0.8 \mathrm{~V}$. $\mathrm{I}_{\mathrm{SW}}=4 \mathrm{~A}$ for MIC1170, 2A for MIC1171, and 1A for MIC1172.
Note 2 For duty cycles (DC) between $50 \%$ and $80 \%$, minimum guaranteed switch current is given by $\mathrm{I}_{\text {LIM }}=3.33$ (2-DC) for the MIC1170, $\mathrm{I}_{\text {LIM }}=1.67(2-\mathrm{DC})$ for the MIC1171, and $0.833(2-\mathrm{DC})$ for the MIC1172.

## Typical Performance Characteristics



MIC1170 Switch Current Limit vs. Duty Cycle


MIC1170


MIC1170


MIC1171
Maximum Power Output 1


MIC1171 Switch Current Limit vs. Duty Cycle


MIC1171 Minimum Input Voltage


MIC1171


MIC1172
Maximum Power Output 1


MIC1172 Switch Current Limit vs. Duty Cycle


MIC1172 Minimum Input Voltage


MIC1172


## Typical Performance Characteristics (continued)



MIC1170/1/2 Shutdown Mode Supply Current


MIC1170/1/2 Current Shutdown Threshold


MIC1170/1/2 Feedback Bias Current vs. Temperature


MIC1170/1/2 Reference Voltage vs. Temperature


MIC1170/1/2 Error Amplifier Transconductance


MIC1170/1/2 Idle Supply Current vs. Temperature


MIC1170 Driver
Current vs. Switch Current ${ }^{2}$


MIC1170/1/2 Supply Current vs. Voltage (Shutdown Mode)


MIC1170/1/2 Voltage Shutdown Threshold


MIC1170/1/2 Feedback Pin Clamp Voltage


MIC1172 Driver
Current vs. Switch Current ${ }^{2}$


## Typical Performance Characteristics (continued)



MIC1170/1/2 $V_{C}$ Pin Characteristics


Note 1 Rough guide only. MIC1170: Buck mode $P_{\text {OUT }}=5 A \times V_{\text {OUT }}$. MIC1172: Buck mode $P_{\text {OUT }}=1 A \times V_{\text {OUT }}$. Special topologies deliver more power.
Note 2 Average MIC1170/1/2 power supply current is found by multiplying driver current by duty cycle, then adding quiescent current.
Note 3 Under very low output current conditions, duty cycle for most circuits will approach $10 \%$ or less.

## Applications Information

The MIC1170, MIC1171, and MIC1172 are current mode switchers. This means that switch duty cycle is directly controlled by switch current rather than by output voltage. Referring to the block diagram, the switch is turned ON at the start of each oscillator cycle. It is turned OFF when the switch current reaches a predetermined level. Control of output voltage is obtained by using the output of a voltage sensing error amplifier to set current trip level. This technique has several advantages. First, it has immediate response to input voltage variations, unlike ordinary switchers which have poor line transient response. Second, it reduces the $90^{\circ}$ phase shift at mid frequencies in the energy storage inductor. This greatly simplifies closed-loop frequency compensation under widely varying input voltage or output load conditions. Finally, it allows simple pulse-by-pulse current limiting to provide maximum switch protection under output overload or short conditions. A low-dropout internal regulator provides a 2.3 V supply for all internal circuitry on the MIC1170/1/2. This lowdropout design allows the input voltage to vary from 3 V to 60 V with virtually no change in device performance. A 100 kHz oscillator is the basic clock for all internal timing. It turns ON the output switch via the logic and driver circuitry. Circuitry prevents saturation in the power switch and adjusts driver current instantaneously to limit switch saturation. This minimizes driver dissipation and provides very rapid switch turnoff.

An internal 1.23 V bandgap reference biases the error amplifier positive input. The error amplifier negative input is con-
nected to a pin (FB) for output voltage sensing or for selecting the comparator input signal. When the pin is pulled low by an external resistor, the main error amplifier is disabled and the flyback amplifier is enabled. The MIC1170/1/2 then regulates the value of the flyback pulse with respect to the supply voltage*. In the traditional transformer-coupled flyback topology regulator, this flyback pulse is directly proportional to output voltage. By regulating the amplitude of the flyback pulse, the output voltage can be regulated with no direct connection between input and output. The output is fully floating up to the breakdown voltage of the transformer windings. Multiple floating outputs are easily obtained with additional windings. A delay network inside the MIC1170/1/2 ignores the leakage inductance spike at the leading edge of the flyback pulse, improving output regulation.

The error signal at the comparator input is brought out externally. This pin $\left(\mathrm{V}_{\mathrm{C}}\right)$ has four different functions: frequency compensation, current limit adjustment, soft starting, and total regulator shutdown. During normal regulator operation, this pin is between 0.9 V (low output current) and 2.0 V (high output current). The error amplifiers are current output (gm) types, so this voltage can be externally clamped for adjusting current limit. Likewise, a capacitor coupled external clamp will provide soft start. Switch duty cycle goes to zero if the $\mathrm{V}_{\mathrm{C}}$ pin is pulled to ground through a diode, placing the MIC1170/1/2 in an idle mode. Pulling the $\mathrm{V}_{\mathrm{C}}$ pin below 0.15 V causes total regulator shutdown, with only $50 \mu \mathrm{~A}$ supply current for shutdown circuitry biasing.

* See note under Block Diagram


Figure 1 Boost Converter (5V to 12V)

### 0.5A Step-Down Voltage Regulator

Preliminary Information

## General Description

The LM2574 family is a series of easy to use fixed and adjustable switching voltage regulators. The LM2574 contains all of the active circuitry necessary to construct a stepdown (buck) switching regulator and requires a minimum of external components.
The LM2574 is available in $3.3 \mathrm{~V}, 5 \mathrm{~V}, 12 \mathrm{~V}$, and 15 V fixed output versions, or an adjustable version with an output voltage range of 1.2 V to 58 V . Output voltage is guaranteed to $\pm 4 \%$ for specified input and load conditions.
The LM2574 can supply 0.5 A while maintaining excellent line and load regulation. The output switch includes cycle-by-cycle current limiting, as well as thermal shutdown for full protection under fault conditions.
An external shutdown connection selects operating or standby modes. Standby current is less than $200 \mu \mathrm{~A}$.
Heat sinks are generally unnecessary due the regulator's high efficiency. Adequate heat transfer is usually provided by soldering all package pins to a printed circuit board.
The LM2574 includes internal frequency compensation and an internal 52 kHz fixed-frequency oscillator guaranteed to $\pm 10 \%$ of the frequency.
Circuits constructed around the LM2574 use a standard series of inductors which are available from several different manufacturers.

## Typical Application



Fixed Output Regulator Circuit

## Pin Configuration

## Features

- $3.3 \mathrm{~V}, 5 \mathrm{~V}, 12 \mathrm{~V}, 15 \mathrm{~V}$, and Adjustable Output Versions
- Adjustable Version Output 1.2V to 37V (57V for MIC2574HV) $\pm 4 \%$ Max. over Line and Load Conditions.
- Guaranteed 0.5A Output Current
- Wide Input Voltage, up to 57 V for HV Version.
- Thermal Shutdown and Current Limit Protection
- Requires only 4 External Components.
- Shutdown Capability (Standby Mode)
- Low Power Standby Mode < 200 1 A Typical.
- High Efficiency
- 52 kHz Fixed Frequency Internal Oscillator
- Uses Standard Inductors


## Applications

- Simple High-efficiency Step-down (Buck) Regulator
- Efficient Pre-Regulator for Linear Regulators
- On-card Switching Regulators
- Positive to Negative Converter (Buck-Boost)


## Ordering Information

| Part Number | Temp. Range | Package |
| :--- | :--- | :--- |
| LM2574BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| LM2574BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Wide SOIC |
| LM2574-3.3BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| LM2574-3.3BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Wide SOIC |
| LM2574-5.0BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin Plastic DIP |
| LM2574-5.0BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Wide SOIC |
| LM2574-12BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| LM2574-12BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Wide SOIC |
| LM2574-15BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin Plastic DIP |
| LM2574-15BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Wide SOIC |
| LM2574HVBN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin Plastic DIP |
| LM2574HVBWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Wide SOIC |
| LM2574HV-5.0BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin Plastic DIP |
| LM2574HV-5.0BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Wide SOIC |
| LM2574HV-12BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| LM2574HV-12BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Wide SOIC |
| LM2574HV-15BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin Plastic DIP |
| LM2574HV-15BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Wide SOIC |

## Preliminary Information

## General Description

The LM1575/2575 series of monolithic integrated circuits provide all the active functions for a step-down (buck) switching regulator. Fixed versions are available with a $3.3 \mathrm{~V}, 5 \mathrm{~V}$, 12 V , or 15 V fixed output. Adjustable versions have an output voltage range from 1.23 V to 37 V ( 57 V for the high voltage version). Both versions are capable of driving a 1A load with excellent line and load regulation.
These regulators are simple to use because they require a minimum number of external components and include internal frequency compensation and a fixed-frequency oscillator.
The LM1575 series offers a high efficiency replacement for popular three-terminal adjustable linear regulators. It substantially reduces the size of the heat sink, and in many cases no heat sink is required.
A standard series of inductors available from several different manufacturers are ideal for use with the LM1575 series. This feature greatly simplifies the design of switch-mode power supplies.
The feedback voltage is guaranteed to $\pm 2 \%$ tolerance for adjustable versions, and the output voltage is guaranteed to $\pm 3 \%$ for fixed versions, within specified input voltages and output load conditions. The oscillator frequency is guaranteed to $\pm 10 \%$. External shutdown is included, featuring less than $200 \mu \mathrm{~A}$ standby current. The output switch includes cycle-bycycle current limiting and thermal shutdown for full protection

## Features

- $3.3 \mathrm{~V}, 5 \mathrm{~V}, 12 \mathrm{~V}, 15 \mathrm{~V}$, and adjustable output versions
- Voltage over specified line and load conditions: Fixed version: $\pm 3 \%$ max. output voltage Adjustable version: $\pm 2 \%$ max. feedback voltage
- Guaranteed 1A output current
- Wide input voltage range: 4 V to 40 V 4 V to 60 V for HV versions
- Wide output voltage range 1.23 V to 37 V
1.23 V to 57 V for HV versions
- Requires only 4 external components
- 52 kHz fixed frequency internal oscillator
- Low power standby mode $\mathrm{I}_{\mathrm{Q}}$ typically $<200 \mu \mathrm{~A}$
- $80 \%$ efficiency (adjustable version typically $>80 \%$ )
- Uses readily available standard inductors
- Thermal shutdown and current limit protection
- $100 \%$ electrical thermal limit burn-in


## Applications

- Simple high-efficiency step-down (buck) regulator
- Efficient pre-regulator for linear regulators
- On-card switching regulators
- Positive to negative converter (inverting Buck-Boost)
- Isolated Flyback Converter using minimum number of external components
- Negative Boost Converter


## Typical Applications



Note: Pin numbers are for TO-220 Package

7V-40V


Note: Pin numbers are for TO-220 Package

$$
V_{\text {OUT }}=1.23\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right)
$$

Adjustable Regulator in Fixed Output Application

## Ordering Information

| Part Number ${ }^{\ddagger}$ | Temperature Range | Package |
| :---: | :---: | :---: |
| LM1575AK* | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4-pin TO-3 |
| LM1575-5.0AK | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4-pin TO-3 |
| LM2575BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-pin Plastic DIP |
| LM2575-3.3BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-pin Plastic DIP |
| LM2575-5.0BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-pin Plastic DIP |
| LM2575-12BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-pin Plastic DIP |
| LM2575-15BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-pin Plastic DIP |
| LM2575BWM* | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-pin Wide SOIC |
| LM2575-3.3BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-pin Wide SOIC |
| LM2575-5.0BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-pin Wide SOIC |
| LM2575-12BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-pin Wide SOIC |
| LM2575-15BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-pin Wide SOIC |
| LM2575BT* ${ }^{\text {* }}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2575-3.3BT ${ }^{\dagger}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2575-5.0BT ${ }^{\dagger}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM 2575 -12BT ${ }^{\dagger}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2575-15BT ${ }^{\dagger}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2575BU* | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| LM2575-3.3BU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| LM2575-5.0BU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| LM2575-12BU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| LM2575-15BU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |

* Adjustable output regulators.
† Contact factory for bent or staggered leads option.
$\ddagger$ HV (high voltage) version available mid-1993.


## Pin Configurations

5-LEAD TO-220 (T)


## Absolute Maximum Ratings (Note 1)

Maximum Supply Voltage
LM1575/LM2575 45V
LM2575HV 63V
ON/OFF Pin Input Voltage $\quad-0.3 \mathrm{~V} \leq \mathrm{V} \leq+40 \mathrm{~V}$
Output Voltage to Ground (Steady State)
Power Dissipation
Storage Temperature Range Minimum ESD Rating
$C=100 \mathrm{pF}, \mathrm{R}=1.5 \mathrm{k} \Omega$
FB Pin
Lead Temperature (soldering, 10 sec .)

Operating Ratings

| Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature Range |  |
| LM1575 | $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{j} \leq+150^{\circ} \mathrm{C}$ |
| LM2575/2575HV | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{j} \leq+125^{\circ} \mathrm{C}$ |
| Supply Voltage |  |
| LM1575/2575 | 40 V |
| LM2575HV | 60 V |

Electrical Characteristics Specifications with standard typeface are for $T_{J}=25^{\circ} \mathrm{C}$, and those with boldface type apply over full Operating Temperature Range. Unless otherwise specified, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, and $\mathrm{I}_{\text {LOAD }}=200 \mathrm{~mA}$.

| Symbol | Parameter | Conditions | Typ | Limit <br> (Note 2) | Limit <br> (Note 3) | Units <br> (Limits) |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |

SYSTEM PARAMETERS, ADJUSTABLE REGULATORS (Note 4) Test Circuit Figure 1

| $\mathrm{V}_{\text {OUT }}$ | Feedback Voltage | $\begin{aligned} & V_{\text {IN }}=12 \mathrm{~V}, I_{\text {LOAD }}=0.2 \mathrm{~A} \\ & V_{\text {OUT }}=5 \mathrm{~V} \end{aligned}$ | 1.230 | $\begin{aligned} & 1.217 \\ & 1.243 \end{aligned}$ | $\begin{aligned} & 1.217 \\ & 1.243 \end{aligned}$ | $\begin{gathered} V \\ V(\min ) \\ V(\max ) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Feedback Voltage LM1575/2575 | $\begin{aligned} & 0.2 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \end{aligned}$ | 1.230 | $\begin{aligned} & 1.205 / 1.193 \\ & 1.255 / 1.267 \end{aligned}$ | $\begin{aligned} & 1.193 / 1.180 \\ & 1.267 / 1.280 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\min ) \\ \mathrm{V}(\max ) \end{gathered}$ |
| $\mathrm{V}_{\text {OUT }}$ | Feedback Voltage LM2575HV | $\begin{aligned} & 0.2 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 60 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \end{aligned}$ | 1.230 |  | $\begin{aligned} & 1.193 / 1.180 \\ & 1.273 / 1.286 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\min ) \\ \mathrm{V}(\max ) \end{gathered}$ |
| $\eta$ | Efficiency | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=1 \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ | 82 |  |  | \% |

SYSTEM PARAMETERS, 3.3V REGULATORS (Note 4) Test Circuit Figure 1

| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.2 \mathrm{~A}$ <br> $\mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$ | 3.3 | 3.267 | 3.234 | V <br> $\mathrm{V}(\mathrm{min})$ <br> $\mathrm{V}(\mathrm{max})$ |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage |  |  | 3.333 | 3.366 |  |

SYSTEM PARAMETERS, 5V REGULATORS (Note 4) Test Circuit Figure 1

| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\begin{aligned} & V_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.2 \mathrm{~A} \\ & \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \end{aligned}$ | 5.0 | $\begin{aligned} & 4.950 \\ & 5.050 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.900 \\ & 5.100 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\min ) \\ \mathrm{V}(\max ) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {OUT }}$ | Output Voltage <br> LM1575-5.0/2575-5.0 | $\begin{aligned} & 0.2 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \end{aligned}$ | 5.0 | $\begin{aligned} & 4.850 / 4.800 \\ & 5.150 / 5.200 \end{aligned}$ | $\begin{aligned} & 4.800 / 4.750 \\ & 5.200 / 5.250 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\min ) \\ \mathrm{V}(\max ) \end{gathered}$ |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage LM2575HV-5.0 | $\begin{aligned} & 0.2 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 60 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \end{aligned}$ | 5.0 |  | $\begin{aligned} & 4.800 / 4.750 \\ & 5.225 / 5.275 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\min ) \\ \mathrm{V}(\max ) \end{gathered}$ |
| $\eta$ | Efficiency | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=1 \mathrm{~A}$ | 82 |  |  | \% |

## Electrical Characteristics (continued)

| Symbol | Parameter | Conditions | Typ | LM1575 | LM2575//HV | Units <br>  <br> (Limits) <br> (Note 2) |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |

SYSTEM PARAMETERS, 12V REGULATORS (Note 4) Test Circuit Figure 1

| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\mathrm{V}_{\text {IN }}=25 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.2 \mathrm{~A}$ <br> $\mathrm{~V}_{\text {OUT }}=12 \mathrm{~V}$ | 12 | 11.880 | 11.760 | $\mathrm{~V}(\mathrm{~min})$ |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | 12.120 | 12.240 | $\mathrm{~V}(\mathrm{max})$ |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $0.2 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 15 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V}$ | 12 |  |  | V |
|  | LM1575-12/LM2575-12 |  |  |  |  |  |
| $\mathrm{V}_{\text {OUT }}=12 \mathrm{~V}$ |  |  |  |  |  |  |

SYSTEM PARAMETERS, 15V REGULATORS (Note 4) Test Circuit Figure 1

| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\begin{aligned} & \mathrm{V}_{\text {IN }}=30 \mathrm{~V}, \mathrm{~L}_{\text {LOAD }}=0.2 \mathrm{~A} \\ & \mathrm{~V}_{\text {OUT }}=15 \mathrm{~V} \end{aligned}$ | 15 | $\begin{aligned} & 14.850 \\ & 15.150 \end{aligned}$ | $\begin{aligned} & 14.700 \\ & 15.300 \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage <br> LM1575-15/2575-15 | $\begin{aligned} & 0.2 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 18 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=15 \mathrm{~V} \end{aligned}$ | 15 | $\begin{aligned} & 14.550 / 14.400 \\ & 15.450 / 15.600 \end{aligned}$ | $\begin{array}{\|l} 14.400 / 14.250 \\ 15.600 / 15.750 \end{array}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\min ) \\ \mathrm{V}(\max ) \end{gathered}$ |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage <br> LM2575HV-15 | $\begin{aligned} & 0.2 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 18 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 60 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=15 \mathrm{~V} \end{aligned}$ | 15 |  | $\begin{array}{\|l} 14.400 / 14.250 \\ 15.675 / 15.825 \end{array}$ |  |
| $\eta$ | Efficiency | $\mathrm{V}_{\mathrm{IN}}=30 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=1 \mathrm{~A}$ | 88 |  |  | \% |

## DEVICE PARAMETERS, ADJUSTABLE REGULATOR

| $\mathrm{I}_{\mathrm{B}}$ | Feedback Bias Current | $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ | 50 | $100 / 500$ | $100 / 500$ | nA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## DEVICE PARAMETERS, FIXED and ADJUSTABLE REGULATORS

| $\mathrm{f}_{0}$ | Oscillator Frequency | (Note 11) | 52 | $\begin{aligned} & 47 / 43 \\ & 58 / 62 \end{aligned}$ | $\begin{aligned} & 47 / 42 \\ & 58 / 63 \end{aligned}$ | $\begin{gathered} \mathrm{kHz} \\ \mathrm{kHz}(\min ) \\ \mathrm{kHz}(\max ) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SAT }}$ | Saturation Voltage | $\mathrm{I}_{\text {OUT }}=1 \mathrm{~A}($ Note 5) | 0.9 | 1.2/1.4 | 1.2/1.4 | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\max ) \end{gathered}$ |
| DC | Max Duty Cycle (ON) | (Note 6) | 98 | 93 | 93 | $\begin{gathered} \% \\ \%(\mathrm{~min}) \end{gathered}$ |
| ${ }^{\text {c CL }}$ | Current Limit | Peak Current, $\mathrm{t}_{\mathrm{ON}} \leq 3 \mu \mathrm{~S}$ (Note 5) | 2.2 | $\begin{aligned} & 1.7 / 1.3 \\ & 3.0 / 3.2 \end{aligned}$ | $\begin{aligned} & 1.7 / 1.3 \\ & 3.0 / 3.2 \end{aligned}$ | $\begin{gathered} A \\ A(\min ) \\ A(\max ) \end{gathered}$ |
| $\mathrm{I}_{\mathrm{L}}$ | Output Leakage Current | $V_{I N}=40 \mathrm{~V},($ Note 7), Output $=0 \mathrm{~V}$ <br> $V_{I N}=60 \mathrm{~V}$ for HV Output $=-1 \mathrm{~V}$ <br> (Note 7) Output $=-1 \mathrm{~V}$ | 7.5 | $2$ $30$ | $2$ $30$ | $\begin{gathered} \mathrm{mA}(\max ) \\ \mathrm{mA} \\ \mathrm{~mA}(\max ) \end{gathered}$ |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | (Note 7) | 5 | 10/12 | 10 | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA}(\max ) \end{gathered}$ |
| $\mathrm{I}_{\text {STBY }}$ | Standby Quiescent Current | ON/OFF Pin $=5 \mathrm{~V}$ (OFF) | 50 | 200/500 | 200 | $\begin{gathered} \mu \mathrm{A} \\ \mu \mathrm{~A}(\max ) \end{gathered}$ |
| $\begin{aligned} & \theta_{\mathrm{JA}} \\ & \theta_{\mathrm{JC}} \\ & \theta_{\mathrm{JA}} \\ & \theta_{\mathrm{JA}} \\ & \theta_{\mathrm{JC}} \\ & \theta_{\mathrm{JA}} \\ & \theta_{\mathrm{JA}} \\ & \hline \end{aligned}$ | Thermal Resistance | K Package, Junction to Ambient <br> K Package, Junction to Case <br> T Package, Junction to Ambient (Note 8) <br> T Package, Junction to Ambient (Note 9) <br> T Package, Junction to Case <br> N Package, Junction to Ambient (Note 10) <br> WM Package, Junction to Amb. (Note 10) | $\begin{gathered} 35 \\ 1.5 \\ 65 \\ 45 \\ 2 \\ 85 \\ 100 \end{gathered}$ |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Electrical Characteristics (continued)

|  |  |  |  | LM1575 | LM2575//HV | Units (Limits) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Conditions | Typ | $\begin{gathered} \text { Limit } \\ \text { (Note 2) } \end{gathered}$ | Limit (Note 3) |  |

ON/OFF CONTROL, FIXED and ADJUSTABLE REGULATORS Test Circuit Figure 1

| VIH $\mathrm{V}_{\text {IL }}$ | ON/OFF Pin Logic Input Level | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 2.2 / 2.4 \\ & 1.0 / 0.8 \end{aligned}$ | $\begin{aligned} & \text { 2.2/2.4 } \\ & 1.0 / 0.8 \end{aligned}$ | $V($ min $)$ <br> $V$ (max) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIH | ON /OFF Pin Logic Current | ON /OFF Pin $=5 \mathrm{~V}$ (OFF) | 4 | 30 | 30 | $\begin{gathered} \mu \mathrm{A} \\ \mu \mathrm{~A}(\mathrm{max}) \end{gathered}$ |
| $\mathrm{I}_{\text {IL }}$ |  | ON/OFF Pin = OV (ON) | 0.01 | 10 | 10 | $\stackrel{\mu \mathrm{A}}{\mu \mathrm{~A}(\max )}$ |

Note 1: Absolute Maximum Rating indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics.
Note 2: All limits guaranteed at room temperature (standard type face) and at temperature extremes (bold type face). All limits are used to calculate Average Outgoing Quality level, and all are $100 \%$ production tested.
Note 3: All limits guaranteed at room temperature (standard type face) and at temperature extremes (bold type face). All room temperature limits are $100 \%$ production tested. All limits at temperature extreme are guaranteed via testing.
Note 4: External components such as the catch diode, inductor, input and output capacitors can affect switching regulator system performance. When the LM1575/LM2575 is used as shown in Figure 1 test circuit, system performance will be shown in system parameters section of Electrical Characteristics.
Note 5: Output (pin 2) sourcing current. No diode, inductor or capacitor connected to output.
Note 6: Feedback (pin 4) removed from output and connected to OV.
Note 7: Feedback ( $\operatorname{pin} 4$ ) removed from output and connected to 12 V to force the output transistor OFF.
Note 8: Junction to ambient thermal resistance (no external heat sink) for the 5-lead TO-220 package mounted vertically, with 1/2" leads in a socket, or on PC board with minimum copper area.
Note 9: Junction to ambient thermal resistance (no external heat sink) for the 5-lead TO-220 package mounted vertically, with $1 / 4$ " leads soldered to PC board containing approximately 4 square inches of copper area surrounding the leads.
Note 10: Junction to ambient thermal resistance with approximately 1 square inch of pc board copper surrounding the leads. Additional copper will lower thermal resistance further.
Note 11: The oscillator frequency reduces to approximately 18 kHz in the event of an output short or an overload which pulls the feedback voltage lower than 0.7 V . This self-protection feature lowers the average power dissipation of the IC by reducing the minimum duty cycle from $5 \%$ to approximately 2\%.

## Typical Performance Characteristics




## Typical Performance Characteristics (continued) (Circuit of Figure 1)



## Typical Performance Characteristics (Circuit of Figure 1)


$\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$

Test Circuits and Layout Guidelines

Switching Waveforms

$V_{\text {OUT }}=5 \mathrm{~V} \quad \mathrm{~V}_{\text {IN }}=20 \mathrm{~V}$
A: Output pin voltage $10 \mathrm{~V} / \mathrm{div}$
B: Output pin current $1 \mathrm{~A} / \mathrm{div}$
C : Inductor current $0.5 \mathrm{~A} / \mathrm{div}$
D: Output ripple voltage $20 \mathrm{mV} / \mathrm{div}$. AC coupled
Horizontal Time Base: $5 \mu \mathrm{~S} / \mathrm{div}$


Figure 1.

As in any switching regulator, layout is very important. Rapidly switching currents associated with wiring inductance generate voltage transients which can cause problems. For minimal stray inductance and ground loops, the length of the leads indicated by heavy lines should be kept as short as possible. Single-point grounding (as indicated) or ground plane construction should be used for best results.
$\mathrm{C}_{\mathrm{IN}}-100 \mu \mathrm{~F}, 75 \mathrm{~V}$ Aluminum Electrolytic
Cout- $470 \mu \mathrm{~F}, 15 \mathrm{~V}$ Aluminum Electrolytic
D1 - Schottky, MBR360
L1 - 330 1 HH, 415-0926 (AIE)
R2-3065k 0
5-pin TO-220 socket-2936 (Loranger Mfg. Co.)
4-pin TO-3 socket-8112-AG7 (Augat Inc.)
$\mathrm{C}_{\mathrm{IN}}-100 \mu \mathrm{~F}, 75 \mathrm{~V}$ Aluminum Electrolytic
$\mathrm{C}_{\text {Out }}$ - $330 \mu \mathrm{~F}, 15 \mathrm{~V}$ Aluminum Electrolytic
D1 - Schottky, 11DQ06
L1-330 $1 \mathrm{H}, 415-0926$ (AIE)
5 -pin TO-220 socket-2936 (Loranger Mfg. Co.)
5-pin TO-220 socket-2936 (Loranger Mfg. Co.)
4 -pin TO-3 socket-8112-AG7 (Augat Inc.)

Note: Pin numbers are for To
As in any switching regu
which can cause proble
short as possible. Single
Block Diagrams

Note: Pin numbers are for the TO-220 package
Fixed Regulator



Adjustable Regulator


## 3 Amp Buck Voltage Regulator

## Preliminary Information

## General Description

The LM1576 series of monolithic integrated circuits provide all the active functions for a step-down (buck) switching regulator. Fixed versions are available with a $3.3 \mathrm{~V}, 5 \mathrm{~V}, 12 \mathrm{~V}$, or 15 V fixed output. Adjustable versions have an output voltage range from 1.23 V to $37 \mathrm{~V}(57 \mathrm{~V}$ for the high voltage version). Both versions are capable of driving a 3A load with excellent line and load regulation.
These regulators are simple to use because they require a minimum number of external components and include internal frequency compensation and a fixed-frequency oscillator.
The LM1576 series offers a high efficiency replacement for popular three-terminal adjustable linear regulators. It substantially reduces the size of the heat sink, and in many cases no heat sink is required.
A standard series of inductors available from several different manufacturers are ideal for use with the LM1576 series. This feature greatly simplifies the design of switch-mode power supplies.
The feedback voltage is guaranteed to $\pm 2 \%$ tolerance for adjustable versions, and the output voltage is guaranteed to $\pm 3 \%$ for fixed versions, within specified input voltages and output load conditions. The oscillator frequency is guaranteed to $\pm 10 \%$. External shutdown is included, featuring less than $200 \mu \mathrm{~A}$ standby current. The output switch includes cycle-bycycle current limiting and thermal shutdown for full protection

## Features

- $3.3 \mathrm{~V}, 5 \mathrm{~V}, 12 \mathrm{~V}, 15 \mathrm{~V}$, and adjustable output versions
- Voltage over specified line and load conditions:

Fixed version: $\pm 3 \%$ max. output voltage
Adjustable version: $\pm 2 \%$ max. feedback voltage

- Guaranteed 1A output current
- Wide input voltage range:

4 V to 40 V
4 V to 60V for HV versions

- Wide output voltage range
1.23 V to 37 V
1.23 V to 57 V for HV versions
- Requires only 4 external components
- 52 kHz fixed frequency internal oscillator
- Low power standby mode $\mathrm{I}_{\mathrm{Q}}$ typically < $200 \mu \mathrm{~A}$
- $80 \%$ efficiency (adjustable version typically > 80\%)
- Uses readily available standard inductors
- Thermal shutdown and current limit protection
- $100 \%$ electrical thermal limit burn-in


## Applications

- Simple high-efficiency step-down (buck) regulator
- Efficient pre-regulator for linear regulators
- On-card switching regulators
- Positive to negative converter (inverting Buck-Boost)
- Isolated Flyback Converter using minimum number of external components
- Negative Boost Converter


## Typical Applications



Note: Pin numbers are for TO-220 Package
$7 \mathrm{~V}-40 \mathrm{~V}$


Note: Pin numbers are for TO-220 Package

$$
V_{\text {OUT }}=1.23\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right)
$$

Adjustable Regulator in Fixed Output Application

## Ordering Information

| Part Number ${ }^{\ddagger}$ | Temperature Range | Package |
| :---: | :---: | :---: |
| LM1576AK* | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4-pin TO-3 |
| LM1576-3.3AK | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4-pin TO-3 |
| LM1576-5.0AK | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4-pin TO-3 |
| LM1576-12AK | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4-pin TO-3 |
| LM1576-15AK | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4-pin TO-3 |
| LM2576BT* ${ }^{\text {¢ }}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2576-3.3BT ${ }^{\dagger}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2576-5.0BT ${ }^{+}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2576-12BT ${ }^{\dagger}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2576-15BT ${ }^{\text {T}}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2576BU* | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| LM2576-3.3BU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| LM2576-5.0BU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| LM2576-12BU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| LM2576-15BU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| LM1576HVAK* | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4-pin TO-3 |
| LM1576HV-3.3AK | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4-pin TO-3 |
| LM1576HV-5.0AK | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4-pin TO-3 |
| LM1576HV-12AK | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4-pin TO-3 |
| LM1576HV-15AK | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4-pin TO-3 |
| LM2576HVBT** | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2576HV-3.3BT ${ }^{+}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2576HV-5.0BT ${ }^{+}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2576HV-12BT ${ }^{+}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2576HV-15BT ${ }^{\dagger}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2576HVBU* | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| LM2576HV-3.3BU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| LM2576HV-5.0BU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| LM2576HV-12BU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| LM2576HV-15BU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |

* Adjustable output regulators.
$\dagger$ Contact factory for bent or staggered leads option.
$\ddagger$ HV (high voltage) version available mid-1993.


## Pin Configurations



5-LEAD TO-220 (T)
GND


5-LEAD TO-263 (U) GND


## Absolute Maximum Ratings (Note 1)

Maximum Supply Voltage
LM1576/LM2576
45V
LM2576HV
ON/OFF Pin Input Voltage
Output Voltage to Ground (Steady State)
Power Dissipation
Storage Temperature Range
Minimum ESD Rating
$\mathrm{C}=100 \mathrm{pF}, \mathrm{R}=1.5 \mathrm{k} \Omega$
1 kV
FB Pin
Lead Temperature (soldering, 10 sec .)

## Operating Ratings

| Maximum Junction Temperature |  |
| :--- | :--- |
| Temperature Range |  |
| LM1576 | $-50^{\circ} \mathrm{C}$ |
| LM2576/2576HV | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{j} \leq+150^{\circ} \mathrm{C}$ |

Supply Voltage
LM1576/2576 40V
LM2576HV 60V

Electrical Characteristics Specifications with standard typeface are for $T_{J}=25^{\circ} \mathrm{C}$, and those with boldface type apply over full Operating Temperature Range. Unless otherwise specified, $\mathrm{V}_{\mathbb{I N}}=12 \mathrm{~V}$, and $\mathrm{I}_{\text {LOAD }}=500 \mathrm{~mA}$.

|  |  |  |  | LM1576 | LM2576/HV |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Conditions | Typ | Limit (Note 2) | Limit (Note 3) | Units (Limits) |

SYSTEM PARAMETERS, ADJUSTABLE REGULATORS (Note 4) Test Circuit Figure 1

| $\mathrm{V}_{\text {OUT }}$ | Feedback Voltage | $\begin{aligned} & \mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.5 \mathrm{~A} \\ & \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \end{aligned}$ | 1.230 | $\begin{aligned} & 1.217 \\ & 1.243 \end{aligned}$ | $\begin{aligned} & 1.217 \\ & 1.243 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\min ) \\ \mathrm{V}(\max ) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Feedback Voltage LM1576/2576 | $\begin{aligned} & 0.5 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 40 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \end{aligned}$ | 1.230 | $\begin{aligned} & 1.205 / 1.193 \\ & 1.255 / 1.267 \end{aligned}$ | $\begin{aligned} & 1.193 / 1.180 \\ & 1.267 / 1.280 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\min ) \\ \mathrm{V}(\max ) \end{gathered}$ |
| $\mathrm{V}_{\text {OUT }}$ | Feedback Voltage LM2576HV | $\begin{aligned} & 0.5 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 60 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \end{aligned}$ | 1.230 |  | $\begin{aligned} & 1.193 / 1.180 \\ & 1.273 / 1.286 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\min ) \\ \mathrm{V}(\max ) \end{gathered}$ |
| $\eta$ | Efficiency | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=1 \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ | 82 |  |  | \% |

SYSTEM PARAMETERS, 3.3V REGULATORS (Note 4) Test Circuit Figure 1

| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\begin{aligned} & \mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.5 \mathrm{~A} \\ & \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V} \end{aligned}$ | 3.3 | $\begin{aligned} & 3.267 \\ & 3.333 \end{aligned}$ | $\begin{aligned} & 3.234 \\ & 3.366 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\min ) \\ \mathrm{V}(\max ) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage LM1576-3.3/2576-3.3 | $\begin{aligned} & 0.5 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 40 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V} \end{aligned}$ | 3.3 | $\begin{aligned} & 3.201 / 3.168 \\ & 3.399 / 3.432 \end{aligned}$ | $\begin{aligned} & 3.168 / 3.135 \\ & 3.432 / 3.465 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\min ) \\ \mathrm{V}(\max ) \end{gathered}$ |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage LM2576HV-3.3 | $\begin{aligned} & 0.5 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 60 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V} \end{aligned}$ | 3.3 |  | $\begin{aligned} & 3.168 / 3.135 \\ & 3.449 / 3.482 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\min ) \\ \mathrm{V}(\max ) \end{gathered}$ |
| $\eta$ | Efficiency | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=1 \mathrm{~A}$ | 75 |  |  | \% |

SYSTEM PARAMETERS, 5V REGULATORS (Note 4) Test Circuit Figure 1

| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.5 \mathrm{~A}$ | 5.0 |  |  | V |
| :--- | :--- | :--- | ---: | ---: | ---: | :---: |
|  |  |  |  | 4.950 | 4.900 | $\mathrm{~V}(\mathrm{~min})$ |
|  |  |  | 5.050 | 5.100 | $\mathrm{~V}(\mathrm{max})$ |  |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $0.5 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V}$ | 5.0 |  |  | V |
|  | LM1576-5.0/2576-5.0 | $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ |  | $4.850 / 4.800$ | $4.800 / 4.750$ | $\mathrm{~V}(\mathrm{~min})$ |
|  |  |  |  | $5.150 / 5.200$ | $5.200 / 5.250$ | $\mathrm{~V}(\mathrm{max})$ |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $0.5 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 60 \mathrm{~V}$ | 5.0 |  |  | V |
|  | LM2576HV-5.0 | $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ |  |  | $4.800 / 4.750$ | $\mathrm{~V}(\mathrm{~min})$ |
|  |  |  |  |  | $5.225 / 5.275$ | $\mathrm{~V}(\mathrm{max})$ |
| $\eta$ | Efficiency | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=3 \mathrm{~A}$ | 82 |  |  | $\%$ |

Electrical Characteristics (continued)

|  |  |  |  | LM1576 | LM2576//HV | Units <br> (Limits) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Conditions | Typ | $\begin{aligned} & \text { Limit } \\ & \text { (Note 2) } \end{aligned}$ | Limit (Note 3) |  |

## SYSTEM PARAMETERS, 12V REGULATORS (Note 4) Test Circuit Figure 1

| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\begin{aligned} & V_{\text {IN }}=25 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.5 \mathrm{~A} \\ & \mathrm{~V}_{\text {OUT }}=12 \mathrm{~V} \end{aligned}$ | 12 | $\begin{aligned} & 11.880 \\ & 12.120 \end{aligned}$ | $\begin{aligned} & 11.760 \\ & 12.240 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\min ) \\ \mathrm{V}(\max ) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage <br> LM1576-12/LM2576-12 | $\begin{aligned} & 0.5 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 15 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=12 \mathrm{~V} \end{aligned}$ | 12 | $\begin{aligned} & 11.640 / 11.520 \\ & 12.360 / 12.480 \end{aligned}$ | $\begin{aligned} & 11.520 / 11.400 \\ & 12.480 / 12.600 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\min ) \\ \mathrm{V}(\max ) \end{gathered}$ |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage LM2576HV-12 | $\begin{aligned} & 0.5 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 15 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 60 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=12 \mathrm{~V} \end{aligned}$ | 12 |  | $\begin{array}{\|l\|l} 11.520 / 11.400 \\ 12.540 / 12.660 \end{array}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\min ) \\ \mathrm{V}(\max ) \end{gathered}$ |
| $\eta$ | Efficiency | $\mathrm{V}_{\text {IN }}=25 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=1 \mathrm{~A}$ | 88 |  |  | \% |

SYSTEM PARAMETERS, 15V REGULATORS (Note 4) Test Circuit Figure 1

| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\begin{aligned} & \mathrm{V}_{\text {IN }}=30 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.5 \mathrm{~A} \\ & \mathrm{~V}_{\text {OUT }}=15 \mathrm{~V} \end{aligned}$ | 15 | $\begin{aligned} & 14.850 \\ & 15.150 \end{aligned}$ | $\begin{aligned} & 14.700 \\ & 15.300 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\min ) \\ \mathrm{V}(\max ) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage LM1576-15/2576-15 | $\begin{aligned} & 0.5 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 18 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=15 \mathrm{~V} \end{aligned}$ | 15 | $\begin{aligned} & 14.550 / 14.400 \\ & 15.450 / 15.600 \end{aligned}$ | $\begin{aligned} & 14.400 / 14.250 \\ & 15.600 / 15.750 \end{aligned}$ | $\begin{gathered} V \\ V(\min ) \\ V(\max ) \end{gathered}$ |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage LM2576HV-15 | $\begin{aligned} & 0.5 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 18 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 60 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=15 \mathrm{~V} \end{aligned}$ | 15 |  | $\begin{aligned} & 14.400 / 14.250 \\ & 15.675 / 15.825 \end{aligned}$ |  |
| $\eta$ | Efficiency | $\mathrm{V}_{\text {IN }}=30 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=3 \mathrm{~A}$ | 88 |  |  | \% |

## DEVICE PARAMETERS, ADJUSTABLE REGULATOR

| $\mathrm{I}_{\mathrm{B}}$ | Feedback Bias Current | $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ | 50 | $100 / 500$ | $100 / 500$ | nA |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |

## DEVICE PARAMETERS, FIXED and ADJUSTABLE REGULATORS

| $\mathrm{f}_{\mathrm{O}}$ | Oscillator Frequency | (Note 11) | 52 | $\begin{aligned} & 47 / 43 \\ & 58 / 62 \end{aligned}$ | $\begin{aligned} & 47 / 42 \\ & 58 / 63 \end{aligned}$ | $\begin{gathered} \mathrm{kHz} \\ \mathrm{kHz}(\min ) \\ \mathrm{kHz}(\max ) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SAT }}$ | Saturation Voltage | $\mathrm{I}_{\text {OUT }}=3 \mathrm{~A}($ Note 5) | 1.4 | 1.8/2.0 | 1.8/2.0 | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\max ) \end{gathered}$ |
| DC | Max Duty Cycle (ON) | (Note 6) | 98 | 93 | 93 | $\begin{gathered} \% \\ \%(\min ) \end{gathered}$ |
| $\mathrm{I}_{\mathrm{CL}}$ | Current Limit | Peak Current, $\mathrm{t}_{\mathrm{ON}} \leq 3 \mu \mathrm{~S}$ (Note 5) | 5.8 | $\begin{aligned} & 4.2 / 3.5 \\ & 6.9 / 7.5 \end{aligned}$ | $\begin{aligned} & 4.2 / 3.5 \\ & 6.9 / 7.5 \end{aligned}$ | $A$ $A(\min )$ $A(\max )$ |
| $I_{L}$ | Output Leakage Current |   <br> $V_{\text {IN }}=40 \mathrm{~V},($ Note 7$)$, Output $=0 \mathrm{~V}$ <br> $V_{\text {IN }}=60 \mathrm{~V}$ for HV Output $=-1 \mathrm{~V}$ <br> (Note 7) Output $=-1 \mathrm{~V}$ | 7.5 | $\begin{gathered} 2 \\ 30 \end{gathered}$ | 2 <br> 30 | $\begin{aligned} & \mathrm{mA}(\max ) \\ & \mathrm{mA} \\ & \mathrm{~mA}(\max ) \end{aligned}$ |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | (Note 7) | 5 | 10/12 | 10 | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA}(\max ) \end{gathered}$ |
| $\mathrm{I}_{\text {StBY }}$ | Standby Quiescent Current | ON/OFF Pin $=5 \mathrm{~V}$ (OFF) | 50 | 200/500 | 200 | $\begin{gathered} \mu \mathrm{A} \\ \mu \mathrm{~A}(\max ) \end{gathered}$ |
| $\begin{aligned} & \theta_{\mathrm{JA}} \\ & \theta_{\mathrm{JC}} \\ & \theta_{\mathrm{JA}} \\ & \theta_{\mathrm{JA}} \\ & \theta_{\mathrm{JC}} \\ & \hline \end{aligned}$ | Thermal Resistance | K Package, Junction to Ambient <br> K Package, Junction to Case <br> T,U Package, Junction to Ambient (Note 8) <br> T, U Package, Junction to Ambient (Note 9) <br> T,U Package, Junction to Case | $\begin{gathered} 35 \\ 1.5 \\ 65 \\ 45 \\ 2 \end{gathered}$ |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Electrical Characteristics (continued)

|  |  |  | Typ | LM1576 | LM2576//HV | Units <br> Symbol | Limit <br> (Note 2) |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| (Limits) |  |  |  |  |  |  |  |

Note 1: Absolute Maximum Rating indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics.
Note 2: All limits guaranteed at room temperature (standard type face) and at temperature extremes (bold type face). All limits are used to calculate Average Outgoing Quality level, and all are 100\% production tested.
Note 3: All limits guaranteed at room temperature (standard type face) and at temperature extremes (bold type face). All room temperature limits are $100 \%$ production tested. All limits at temperature extreme are guaranteed via testing.

Note 4: External components such as the catch diode, inductor, input and output capacitors can affect switching regulator system performance. When the LM1576/LM2576 is used as shown in Figure 1 test circuit, system performance will be shown in system parameters section of Electrical Characteristics.
Note 5: Output (pin 2) sourcing current. No diode, inductor or capacitor connected to output.
Note 6: Feedback (pin 4) removed from output and connected to OV.
Note 7: Feedback ( $\operatorname{pin} 4$ ) removed from output and connected to 12 V to force the output transistor OFF.
Note 8: Junction to ambient thermal resistance (no external heat sink) for the 5-lead TO-220 package mounted vertically, with 1/2" leads in a socket, or on PC board with minimum copper area.
Note 9: Junction to ambient thermal resistance (no external heat sink) for the 5-lead TO-220 package mounted vertically, with $1 / 4$ " leads soldered to PC board containing approximately 4 square inches of copper area surrounding the leads.
Note 10: Junction to ambient thermal resistance with approximately 1 square inch of pc board copper surrounding the leads. Additional copper will lower thermal resistance further.

Note 11: The oscillator frequency reduces to approximately 18 kHz in the event of an output short or an overload which pulls the feedback voltage lower than 0.7 V . This self-protection feature lowers the average power dissipation of the IC by reducing the minimum duty cycle from $5 \%$ to approximately $2 \%$.

## Typical Performance Characteristics



## Typical Performance Characteristics (continued) (Circuit of Figure 1)



Current Limit


Minimum Operating Voltage



Supply Current
vs. Duty Cycle


Switch
Saturation Voltage


Line Regulation


Oscillator Frequency


Standby
Quiescent Current


Efficiency


Feedback Pin Current



Typical Performance Characteristics (Circuit of Figure 1)

$V_{\text {OUT }}=5 \mathrm{~V} \quad \mathrm{~V}_{\text {IN }}=45 \mathrm{~V}$
A: Output pin voltage $50 \mathrm{~V} /$ div
: Output pin current 2A/div
: Inductor current 2A/div
D: Output ripple voltage $50 \mathrm{mV} / \mathrm{div}$., AC coupled
Horizontal Time Base: $5 \mu \mathrm{~S} / \mathrm{div}$

## Test Circuits and Layout Guidelines



Figure 1.
As in any switching regulator, layout is very important. Rapidly switching currents associated with wiring inductance generate voltage transients which can cause problems. For minimal stray inductance and ground loops, the length of the leads indicated by heavy lines should be kept as short as possible. Single-point grounding (as indicated) or ground plane construction should be used for best results.

## Block Diagrams



Note: Pin numbers are for the TO-220 package
Fixed Regulator


## General Description

The MIC18C42 family of devices are fixed frequency, high performance current mode PWM controllers. Although fully pin compatible with the bipolar 3842 family of controllers, the BiCMOS MIC18C42 family features key improvements that optimize performance to meet the need of today's SMPS designs. Start-up current has been reduced to $75 \mu \mathrm{~A}$ typical. Operating currents also have been reduced to 4.0 mA typical with a 15 V supply. Decreases in rise/fall times of the output drivers allows the use of larger FETs resulting in efficiency improvements.
These features, along with trimmed oscillator discharge current and bandgap reference, makes the MIC18C42/ 18 HC 42 family ideally suited for SMPS applications where low power loss, increased accuracy and stability, and reduced component count are essential.
Available in both 8 pin and 14 pin packages, the MIC18C42/ 18 HC 42 family offers the designer the choice between small package size and the increased performance and efficiency that comes with the separate grounding scheme available in a larger package.

## Features

- Fast output rise/fall times:

40nS rise/30nS fall for the MIC38C42
$20 n S$ rise/15 nS fall for the MIC38HC42

- High performance, low power BiCMOS Process
- Ultra low start-up current ( $75 \mu \mathrm{~A}$ typical)
- Low operating current (4mA typical)
- High output drive (1A peak current, HC version)
- Current mode operation $\geq 500 \mathrm{kHz}$
- Trimmed 5V bandgap reference
- Plug-in compatible with UC3842/3843/3844/3845(A)
- Trimmed oscillator discharge current
- UVLO with hysteresis
- CMOS outputs with rail-to-rail swing
- Low cross-conduction currents


## Applications

- Current mode off-line SMPS systems.
- Current mode DC to DC converters.


[^11]
## Ordering Information

| Part Number | Temperature Range | Package |
| :---: | :---: | :---: |
| MIC18C42AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin CerDIP |
| MIC18C43AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin CerDIP |
| MIC18C44AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin CerDIP |
| MIC18C45AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin CerDIP |
| MIC18C42-1AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-pin CerDIP |
| MIC18C43-1AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-pin CerDIP |
| MIC18C44-1AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-pin CerDIP |
| MIC18C45-1AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-pin CerDIP |
| MIC38C42BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin CerDIP |
| MIC38C43BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin CerDIP |
| MIC38C44BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin CerDIP |
| MIC38C45BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin CerDIP |
| MIC38C42-1BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin CerDIP |
| MIC38C43-1BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin CerDIP |
| MIC38C44-1BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin CerDIP |
| MIC38C45-1BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin CerDIP |
| MIC38C42BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| MIC38C43BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| MIC38C44BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| MIC38C45BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| MIC38C42-1BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Plastic DIP |
| MIC38C43-1BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Plastic DIP |
| MIC38C44-1BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Plastic DIP |
| MIC38C45-1BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Plastic DIP |
| MIC38C42BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin SOIC |
| MIC38C43BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin SOIC |
| MIC38C44BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin SOIC |
| MIC38C45BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin SOIC |
| MIC38C42-1BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin SOIC |
| MIC38C43-1BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin SOIC |
| MIC38C44-1BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin SOIC |
| MIC38C45-1BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin SOIC |


| Part Number | Temperature Range | Package |
| :---: | :---: | :---: |
| MIC18HC42AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin CerDIP |
| MIC18HC43AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin CerDIP |
| MIC18HC44AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin CerDIP |
| MIC18HC45AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin CerDIP |
| MIC18HC42-1AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-pin CerDIP |
| MIC18HC43-1AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-pin CerDIP |
| MIC18HC44-1AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-pin CerDIP |
| MIC18HC45-1AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-pin CerDIP |
| MIC38HC42BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin CerDIP |
| MIC38HC43BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin CerDIP |
| MIC38HC44BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin CerDIP |
| MIC38HC45BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin CerDIP |
| MIC38HC42-1BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin CerDIP |
| MIC38HC43-1BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin CerDIP |
| MIC38HC44-1BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin CerDIP |
| MIC38HC45-1BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin CerDIP |
| MIC38HC42BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| MIC38HC43BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| MIC38HC44BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| MIC38HC45BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| MIC38HC42-1BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Plastic DIP |
| MIC38HC43-1BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Plastic DIP |
| MIC38HC44-1BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Plastic DIP |
| MIC38HC45-1BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Plastic DIP |
| MIC38HC42BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin SOIC |
| MIC38HC43BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin SOIC |
| MIC38HC44BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin SOIC |
| MIC38HC45BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin SOIC |
| MIC38HC42-1BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin SOIC |
| MIC38HC43-1BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin SOIC |
| MIC38HC44-1BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin SOIC |
| MIC38HC45-1BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin SOIC |

## Absoulte Maximum Ratings

| Zener Current | 30 mA |
| :--- | ---: |
| $\mathrm{~V}_{\mathrm{DD}}$ (8-pin) | 18 V |
| $\mathrm{~V}_{\mathrm{D}}$ (14-pin) | 18 V |
| Output Current (18C42/43/44/45, $38 \mathrm{HC} 42 / 43 / 44 / 45)$ | 0.5 A |
| Output Current $(18 \mathrm{HC} 42 / 43 / 44 / 45,38 \mathrm{HC} 42 / 43 / 44 / 45)$ | 1 A |
| I $_{\text {SENSE }}$, FEEDBACK | -0.3 V to 5.5 V |
| Ambient Temperature Range $\left(\mathrm{T}_{\mathrm{A}}\right)$ |  |
| $38 \mathrm{C} 42 / 43 / 44 / 45,38 \mathrm{HC} 42 / 43 / 44 / 45$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $18 \mathrm{C} 42 / 43 / 44 / 45,18 \mathrm{HC} 42 / 43 / 44 / 45$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $T_{J}$ Operating Temperature | $150^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |


|  | UVLO Thresholds |  |
| :--- | :---: | :---: |
| Duty Cycle | $7.6 \mathrm{~V} / 8.4 \mathrm{~V}$ | $9 \mathrm{~V} / 14.5 \mathrm{~V}$ |
| 0 to $99 \%$ | MIC18C43/HC43 | MIC18C42/HC42 |
|  | MIC38C43/HC43 | MIC38C42/HC42 |
| 0 to $50 \%$ | MIC18C45/HC45 | MIC18C44/HC44 |
|  | MIC38C45/HC45 | MIC38C44/HC44 |


| MIC18C/38C, $\mathbf{1 8 H C} / \mathbf{3 8 H C}$ | $\mathbf{1 4}$ pin | 8 pin |
| :--- | :---: | :---: |
| $\theta_{\text {JA }}$ (Plastic DIP) | $90^{\circ} \mathrm{C} / \mathrm{W}$ | $100^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JA }}$ (Ceramic DIP) | $110^{\circ} \mathrm{C} / \mathrm{W}$ | $125^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JA }}$ (SOIC) | $145^{\circ} \mathrm{C} / \mathrm{W}$ | $170^{\circ} \mathrm{C} / \mathrm{W}$ |

## Electrical Characteristics

Unless otherwise stated, these specifications apply for
$-55 \leq T_{A} \leq 125^{\circ} \mathrm{C}$ for MIC18C42/43/44/45, 18HC42/43/44/45
$-40 \leq T_{A}^{A} \leq 85^{\circ} \mathrm{C}$ for MIC38C42/43/44/45, 38HC42/43/44/45
$V_{c C}=15 \mathrm{~V}$ (Note 4); $R_{T} 10 \mathrm{k} \Omega ; \mathrm{C}_{\mathrm{T}}=3.3 \mathrm{nF}$

|  |  | MIC18C42/43/44/45 <br> MIC18HC42/43/44/45 |  |  | MIC38C42/43/44/45 <br> MIC38HC42/43/44/45 |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Test Conditions | Min | Typ | Max | Min | Typ | Max | Units |

## Reference Section

| Output Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ | 4.95 | 5.00 | 5.05 | 4.90 | 5.00 | 5.10 | V |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Line Regulation | $12 \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=5 \mu \mathrm{~A}($ Note 6) |  | 2 | 20 |  | 2 | 20 | mV |
| Load Regulation | $1 \leq \mathrm{I}_{\mathrm{O}} \leq 20 \mathrm{~mA}$ |  | 1 | 25 |  | 1 | 25 | mV |
| Temp. Stability | (Note 1) |  | 0.2 |  |  | 0.2 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Total Output Variation | Line, Load, Temp. (Note 1) | 4.9 |  | 5.1 | 4.82 |  | 5.18 | V |
| Output Noise Voltage | $10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}($ Note 1) |  | 50 |  |  | 50 |  | $\mu \mathrm{~V}$ |
| Long Term Stability | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}, 1000 \mathrm{Hrs}$. (Note 1) |  | 5 | 25 |  | 5 | 25 | mV |
| Output Short Circuit |  | -30 | -80 | -180 | -30 | -80 | -180 | mA |

## Oscillator Section

| Initial Accuracy | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}($ Note 5) | 49 | 52 | 55 | 49 | 52 | 55 | kHz |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage Stability | $12 \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}($ Note 6) |  | 0.2 | 1.0 |  | 0.2 | 1.0 | $\%$ |
| Temp. Stability | $\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\mathrm{MAX}}($ Note 1) |  | 0.04 |  |  | 0.04 |  | $\% /{ }^{\circ} \mathrm{C}$ |
| Clock Ramp | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {RT/CT }}=2 \mathrm{~V}$ | 8.1 | 8.4 | 8.7 | 8.1 | 8.4 | 8.7 | mA |
| Reset Current | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | 7.5 | 8.4 | 9.3 | 7.5 | 8.4 | 9.3 | mA |
| Amplitude | $\mathrm{V}_{\text {RT/CT }}$ peak to peak |  | 1.9 |  |  | 1.9 |  | $\mathrm{Vp}-\mathrm{p}$ |

## Error Amp Section

| Input Voltage | $\mathrm{V}_{\text {COMP }}=2.5 \mathrm{~V}$ | 2.45 | 2.50 | 2.55 | 2.42 | 2.50 | 2.58 | V |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Bias Current | $\mathrm{V}_{\text {FEEDBACK }}=5.0 \mathrm{~V}$ |  | -0.1 | -1 |  | -0.1 | -2 | $\mu \mathrm{~A}$ |
| $\mathrm{~A}_{\text {VoL }}$ | $2 \leq \mathrm{V}_{\mathrm{O}} \leq 4 \mathrm{~V}$ | 65 | 90 |  | 65 | 90 |  | dB |
| Unity Gain Bandwidth | $($ Note 1$)$ | 0.7 | 1.0 |  | 0.7 | 1.0 |  | MHz |
| PSRR | $12 \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$ | 60 |  |  | 60 |  |  | dB |
| Output Sink Current | $\mathrm{V}_{\text {FEEDBACK }}=2.7 \mathrm{~V}, \mathrm{~V}_{\text {COMP }}=1.1 \mathrm{~V}$ | 2 | 14 |  | 2 | 14 |  | mA |
| Output Source Current | $\mathrm{V}_{\text {FEEDBACK }}=2.3 \mathrm{~V}, \mathrm{~V}_{\text {COMP }}=5 \mathrm{~V}$ | -0.5 | -0.75 |  | -0.5 | -0.75 |  | mA |
| $\mathrm{~V}_{\text {OUT }}$ High | $\mathrm{V}_{\text {FEEDBACK }}=2.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=15 \mathrm{k}$ to ground | 5 | 6.8 |  | 5 | 6.8 |  | V |
| $\mathrm{~V}_{\text {OUT }}$ Low | $\mathrm{V}_{\text {FEEDBACK }}=2.7 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=15 \mathrm{k}$ to $\mathrm{V}_{\text {REF }}$ |  | 0.1 | 1.1 |  | 0.1 | 1.1 | V |

## Current Sense

| Gain | (Notes 2 \& 3) | 2.85 | 3.0 | 3.15 | 2.85 | 3.0 | 3.15 | $\mathrm{~V} / \mathrm{V}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MaximumThreshold | $\mathrm{V}_{\text {ComP }}=5 \mathrm{~V}$ (Note 2) | 0.9 | 1 | 1.1 | 0.9 | 1 | 1.1 | V |
| PSRR | $12 \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$ (Note 2) |  | 70 |  |  | 70 |  | dB |
| Input Bias Current |  |  | -0.1 | -1 |  | -0.1 | -2 | $\mu \mathrm{~A}$ |
| Delay to Output |  |  | 150 | 250 |  | 150 | 250 | nS |


|  |  | MIC18C42/43/44/45 MIC18HC42/43/44/45 |  |  | MIC38C42/43/44/45 MIC38HC42/43/44/45 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Test Conditions | Min | Typ | Max | Min | Typ | Max | Units |
| Output Section |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \hline \mathrm{R}_{\mathrm{DS}(\mathrm{ON},} \text { ' } \mathrm{C} \text { ' High } \\ & \mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \text { ' } \mathrm{C} \text { ' Low } \\ & \hline \end{aligned}$ | $\begin{aligned} & I_{\text {SOURCE }}=200 \mathrm{~mA} \\ & I_{\text {SIINK }}=200 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & 20 \\ & 11 \end{aligned}$ |  |  | $\begin{aligned} & 20 \\ & 11 \end{aligned}$ |  | $\begin{aligned} & \Omega \\ & \Omega \end{aligned}$ |
| $\begin{aligned} & \mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \text { 'HC' High } \\ & \mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \mathrm{HC} \text { ' Low } \\ & \hline \end{aligned}$ | $\begin{aligned} & I_{\text {SOURCE }}=200 \mathrm{~mA} \\ & I_{\text {SIINK }}=200 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} 10 \\ 5.5 \end{gathered}$ |  |  | $\begin{gathered} 10 \\ 5.5 \end{gathered}$ |  | $\begin{aligned} & \Omega \\ & \Omega \end{aligned}$ |
| Rise Time: 'C' version | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$ |  | 40 | 80 |  | 40 | 80 | nS |
| Fall Time: 'C' version | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$ |  | 30 | 60 |  | 30 | 60 | nS |
| Rise Time: 'HC' version | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$ |  | 20 | 50 |  | 20 | 50 | nS |
| Fall Time: 'HC' version | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$ |  | 15 | 40 |  | 15 | 40 | nS |

## Under-Voltage Lockout

| Start Threshold | 38C42/4, 18C42/4, 38HC42/4, 18HC42/4 | 13.5 | 14.5 | 15.5 | 13.5 | 14.5 | 15.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 38C43/5, 18C43/5, 38HC43/5, 18HC43/5 | 7.8 | 8.4 | 9.0 | 7.8 | 8.4 | 9.0 | V |
| Min. Operating Voltage | 38C42/4, 18C42/4, 38C42/4, 18HC42/4 | 8 | 9 | 10 | 8 | 9 | 10 | V |
|  | 38C43/5, 38C43/5, 38HC43/5, 38HC43/5 | 7.0 | 7.6 | 8.2 | 7.0 | 7.6 | 8.2 | V |

## PWM Section

| Maximum Duty Cycle | $38 \mathrm{C} 42 / 3,18 \mathrm{C} 42 / 3,38 \mathrm{HC} 42 / 3,18 \mathrm{HC} 42 / 3$ | 94 | 96 |  | 94 | 96 |  | $\%$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $38 \mathrm{C} 44 / 5,18 \mathrm{C} 44 / 5,38 \mathrm{HC} 44 / 5,18 \mathrm{HC} 44 / 5$ | 46 | 50 |  | 46 | 50 |  | $\%$ |
| Minimum Duty Cycle |  |  |  | 0 |  |  | 0 | $\%$ |

Total Standby Current

| Start-Up Current | $V_{D D}=13 \mathrm{~V}$ for $\times 8 \mathrm{C} 42 / 44, \times 8 \mathrm{HC42/44}$ <br>  <br> $\mathrm{~V}_{\mathrm{DD}}=7.5 \mathrm{~V}$ for $\times 8 \mathrm{C} 43 / 45, \times 8 \mathrm{HC43/45}$ |  | 75 | 150 |  | 75 | 200 | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| Operating Supply Current | $\mathrm{V}_{\text {FEEDBACK }}=\mathrm{V}_{\text {ISENSE }}=0 \mathrm{~V}$ |  | 4.0 | 6.0 |  | 4.0 | 6.0 | mA |
| Zener Voltage $\left(\mathrm{V}_{\mathrm{DD}}\right)$ | $\mathrm{I}_{\mathrm{DD}}=25 \mathrm{~mA}($ Note 6$)$ | 30 | 37 |  | 30 | 37 |  | V |

Note 1: These parameters, although guaranteed, are not $100 \%$ tested in production.
Note 2: Parameter measured at trip point of latch with $V_{E A}=0$.
Note 3: Gain defined as:

$$
\left.\mathrm{A}=\frac{\Delta \mathrm{V}_{\mathrm{PIN} 1}}{\mathrm{~V}_{\text {TH }}\left(I_{\text {SENSE }}\right.}\right) ; 0 \leq \mathrm{V}_{\text {TH }}\left(\mathrm{I}_{\mathrm{SENSE}}\right) \leq 0.8 \mathrm{~V}
$$

Note 4: Adjust $V_{D D}$ above the start threshold before setting at 15 V .
Note 5: Output frequency equals oscillator frequency for the X8C42 and X8C43. Output frequency for the 38C44, 18C44 and 38C45, 18C45 equals one half the oscillator frequency.
Note 6: On 8-pin version, 18 volts is maximum input on pin 7, as this is also the supply pin for the output stage. On 14-pin version, 40V is maximum for pin 12 and 18 V maximum for pin 11.

## Application Information

## The Advantage of Micrel's 38C4x/38HC4x

Designed to be completely compatible with the popular 384xA series current-mode PWM controllers, Micrel's BiCMOS process now provides the power supply engineer with several enhanced features making the $38 \mathrm{C} 4 \mathrm{x} / 38 \mathrm{HC} 4 \mathrm{x}$ attractive for new as well as existing designs.
Start-up current has been reduced to an ultra-low $75 \mu \mathrm{~A}$ (typical) allowing higher value bootstrap resistors to be used. Resistor wattage values can be reduced which saves PC board space.

Operating current has been reduced by more than half over the bipolar converter ( 4 mA typical). Reduced current provides a cooler running part and reduces the amount of capacitance required to hold up the $\mathrm{V}_{\mathrm{DD}}$ pin while the power supply starts. This reduced capacitance, coupled with the high valued bootstrap resistor, reduces the restarting frequency the power supply experiences during output overloads*. This feature increases the reliability of the supply to sustain abnormal conditions.
The most powerful enhancement offered by this converter is its rail-to-rail output drive stage. A complementary CMOS

## Applications Information (continued)

pair makes up this stage making it an ideal choice for direct drive of conventional power MOSFET designs. The low $R_{\mathrm{DS}(\mathrm{ON})}$ values together with the high $\mathrm{I}_{\text {peak }}$ capabilities allow the designer to drive MOSFETs with input capacitance of greater than 1000 pF . In fact, the value of output capacity which can be handled is determined only by the rise/fall time requirements which are directly proportional to the output capacity and the power dissipation of the IC. Useful designs can now approach switching frequencies of 1 MHz as long as these two criteria are kept in mind.
Care should be taken when designing high frequency converters to avoid capacitive and inductive coupling of the switching waveform into high impedance circuitry such as the error amplifier, oscillator, and current sense amplifier. Avoid long PC traces and component lead lengths. Locate oscillator and compensation circuitry near the IC. Use high frequency decoupling capacitors on $\mathrm{V}_{\text {REF }}$ and, if necessary, on $\mathrm{V}_{\mathrm{DD}}$. Return high di/dt currents directly to the source and use large area ground planes where possible.

## 500kHz MIC38C42 25W Buck DC-DC Converter

Upon application of at least 26 volts to the input, C 5 is charged through R2 until the voltage $V_{D D}$ is greater than the under-voltage-lockout of the MIC38C42. Output switching then
begins with the turn on of Q1 via the gate drive transformer T1, charging the output filter capacitor C3 through L1.
Current sense transformer CT1 implements current mode operation and cycle-by-cycle current limiting. This scheme eliminates the need for an inefficient sense resistor and the resulting level shift needed to reference the voltage to input ground.
Using a 100V Schottky for the catch diode D1 puts a lower $V_{F}$ in the main current path and results in higher circuit efficiency than could be accomplished using an ultra-fast-recovery diode. The R1 and C2 combination suppresses parasitic oscillations from D1.

Using a high value inductance for L1 and a low ESR capacitor for C3 permits using a small capacitance for C3 while producing minimal output ripple. This inductance value also improves circuit efficiency by reducing the flux swing in L1.
Magnetic components were carefully chosen for minimal losses at 500 kHz and contribute significantly to higher efficiency. CT1 and T1 are wound on Magnetics, Inc. P type material toroids. L1 is wound on a Siemens N49 EFD core.
*The power supply will restart whenever the output load increases beyond the design maximum. This reduces the voltage to the $V_{D D}$ pin until it shuts the IC off. The bootstrap resistor then recharges the $V_{D D}$ capacitor and the power supply operates again until $\mathrm{V}_{\mathrm{DD}}$ falls. This cycle continues at a rate determined by the bootstrap resistor and $V_{D D}$ capacitor.


500kHz 25W Buck DC-DC Converter

| Test | Conditions | Results |
| :--- | :--- | :---: |
| Line Regulation | $\mathrm{V}_{\mathrm{IN}}=26 \mathrm{~V}$ to $80 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=2 \mathrm{~A}$ | $0.5 \%$ |
| Load Regulation | $\mathrm{V}_{\mathrm{IN}}=48 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0.2 \mathrm{~A}$ to 2 A | $0.6 \%$ |
| Efficiency | $\mathrm{V}_{\mathrm{IN}}=48 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=2 \mathrm{~A}$ | $90 \%$ |
| Output Ripple | $\mathrm{V}_{\mathrm{IN}}=48 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=2 \mathrm{~A}(20 \mathrm{MHz} \mathrm{BW})$ | 100 mV |


| Symbol | Transformer/Inductor Part Number |
| :--- | :--- |
| CT1 | ETS 92420 |
| T1 | ETS 92418 |
| L1 | ETS 92421 |

Note: Magnetic components are available from Energy Transformation Systems, Inc., tel. (415) 324-4949.

## Applications Information (continued)



100kHz High Efficiency Synchronous Buck Rectifier

## Current Fed PWM Controllers

Preliminary Information

## General Description

The MIC3830 family is a family of unique PWM controllers designed for use in current fed multiple output or push-pull switched mode power supply topologies. Current fed topologies, in which the inductor current as opposed to supply voltage is fed directly to the isolation transformer, eliminates the often encountered problem of core saturation created by shoot through or cross conduction of the power transistors. Stresses on the switching transistors are greatly reduced as well.
The MIC3830 and MIC3831 devices have one PWM stage capable of operating at 500 kHz , and two output stages, Q and $\bar{Q}$, that operate at $1 / 4$ the system frequency at a fixed $50 \%$ duty cycle. The MIC3832 and MIC3833 have Q and $\bar{Q}$ operating at $1 / 2$ the system frequency and are ideally suited for the push-pull topology.
The MIC3830 and MIC3832 are high voltage devices, with an undervoltage lockout that doesn't allow startup until16 V is supplied. The lockout voltage for these devices is 10 V . The MIC3831 and MIC3833 are designed for lower voltage operation, with the startup voltage set at 8.4 V and lockout at 8.3 V .
The three output stages are hefty totem pole drivers, capable of supplying 1A peak current to startup a power FET, BJT or IGBT.

## Features

- 8.4 V to 28 V or 16 V to 28 V Operation
- Optional Current Mode Control
- 0.5 mA Max. Start-up Current
- 1A Peak Output Current
- 50nS Maximum Rise and Fall Times
- 500 kHz PWM stage
- Totem Pole Output Drive Stages
- Soft Start Function
- Cycle-by-Cycle Current Limit
- Undervoltage Lockout with Hysteresis
- 28 V Zener Clamp on Supply Pin
- Programmable Front Edge Current Pulse Blanking
- PWM Latch to Eliminate Multiple Outputs due to Noise or Ringing


## Applications

- High Power Multiple Output Switched Mode Power Supplies/DC to DC Converters
- Current Fed Push-Pull Switched Mode Power Supplies/DC to DC Converters


## Pin Configuration

| GND 1 | $\checkmark$ | 16 | $\overline{\text { Q Out }}$ |
| :---: | :---: | :---: | :---: |
| PWM Out 2 |  | 15 | Ct |
| Q Out 3 |  | 14 | Rt |
| VDD 4 |  | 13 | Sync |
| $5 \vee \mathrm{Ref} 5$ |  | 12 | Current Mode Ramp |
| Err. Amp In -6 |  | 11 | Max Duty Cycle |
| Err. Amp In +7 |  | 10 | Shutdown |
| Err. Amp Out 8 |  | 9 | F.E. Blank |

Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :--- | :--- |
| MIC3830AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 -pin CerDIP |
| MIC3830BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin CerDIP |
| MIC3830BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin Plastic DIP |
| MIC3830BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin Wide SOIC |
| MIC3831AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 -pin CerDIP |
| MIC3831BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin CerDIP |
| MIC3831BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin Plastic DIP |
| MIC3831BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin Wide SOIC |
| MIC3832AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 -pin CerDIP |
| MIC3832BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin CerDIP |
| MIC3832BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin Plastic DIP |
| MIC3832BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin Wide SOIC |
| MIC3833AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 -pin CerDIP |
| MIC3833BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin CerDIP |
| MIC3833BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin Plastic DIP |
| MIC3833BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin Wide SOIC |

## General Description (Continued)

Either current or voltage mode control can be used, giving the designer added flexibility in specifying the feedback components/compensation schemes.
These ICs have been "bullet-proofed" by the addition of UVLO with hysteresis, soft start with a programmable time constant, a PWM latch to eliminate multiple outputs due to noise or ringing, cycle-by-cycle current limit, and programmable front-edge blanking.

Front-edge blanking allows the systems designer to delay the onset of current sensing until all systems transients have died down. This is especially important when current mode control is used, as a spurious transient can result in system instabilities.

## Functional Diagram



## Output Driver



## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1 | GND | Ground. |
| 2 | PWM Out | Totem Pole Output, Variable Duty Cycle |
| 3 | Q Out | Totem Pole Output, $50 \%$ Duty Cycle; $180^{\circ}$ out of phase with $\bar{Q}$ Out |
| 4 | $V_{\text {DD }}$ | Supply Voltage. A 28 V zener clamps this pin to its maximum value. |
| 5 | 5V Ref | Bandgap Reference |
| 6 | Err. Amp. In - | Inverting Error Amplifier Input: Power supply polarity determined by biasing scheme used here, ie. inverting vs. noninverting op amp configuration. |
| 7 | Err. Amp. In + | Non-inverting Error Amplifier Input |
| 8 | Err. Amp. Out | Error Amplifier Output: Open loop gain or frequency response can be adjusted by using the appropriate feedback network. |
| 9 | F.E. Blanking | Front Edge Blanking: Time constant is adjusted by capacitor size. This feature prevents initial system transients due to device parasitics from activating the overcurrent protection or causing system instabilities. (see curves) |
| 10 | Shutdown | Overcurrent Shutdown: $>1 \mathrm{~V}$ on this pin disables outputs. Ground if current sense is not used. |
| 11 | Max. Duty Cycle/SS | Maximum Duty Cycle: Maximum duty cycle is adjusted by voltage applied to pin. SS:The size of the capacitor included on this pin determines the turn-on time of the system after an overcurrent shutdown has occured. |
| 12 | Current Mode Ramp | For current mode control, the inductor current is fed in here. For voltage mode control, this pin is tied to the $\mathrm{C}_{\mathrm{T}}$ pin. |
| 13 | Sync | This pin is used to cascade multiple devices together with one master systems clock. |
| 14 | $\mathrm{R}_{\mathrm{T}}$ | Oscillator Timing Resistor |
| 15 | $\mathrm{C}_{\mathrm{T}}$ | Oscillator Timing Capacitor |
| 16 | $\overline{\text { Q Out }}$ | Totem Pole Output, $50 \%$ Duty Cycle: $180^{\circ}$ out of phase with Q Out |

## Absolute Maximum Ratings (Note 1)

Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$
Source/Sink Load Current
Maximum Supply( Zener) Current Junction Temperature
Lead Temperature, Soldering
$\theta_{\mathrm{JA}}$ CerDIP
$\theta_{\text {JA }}$ Plastic DIP

## Operating Ratings

28 V
$135^{\circ} \mathrm{C} / \mathrm{W}$

Storage Temperature Range
Operating Temperature Range
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ 0 mA to 25 mA

16 V to 28 V
8.4 V to 28 V 10 kHz to 500 kHz $1 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$
$2.2 n \mathrm{~F}$ to $0.01 \mu \mathrm{~F}$ 150 nS to $4 \mu \mathrm{~S}$

## Electrical Characteristics(Note 2)

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{f}=52 \mathrm{kHz}$ unless otherwise specified.

| Parameter | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Section |  |  |  |  |  |
| Output Voltage | $\mathrm{I}_{0}=1 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 4.90 | 5.0 | 5.10 | V |
| Input Regulation | $\mathrm{V}_{C C}=12 \mathrm{~V}$ to 25 V |  | 2.0 | 20 | mV |
| Output Regulation | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ to 20 mA |  | 3.0 | 25 | mV |
| Temperature Stability |  |  | -0.2 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Total Output Variation |  |  | 50 |  | mV |
| Output Noise Voltage | $\mathrm{f}=10 \mathrm{~Hz}$ to $10 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 50 |  | $\mu \mathrm{V}$ |
| Long Term Stability | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}, 1000 \mathrm{hrs}$. |  |  | 5.0 | mV |
| Output Short Circuit Current | $\mathrm{V}_{\text {REF }}=0$ | 25 | 60 | 160 | mA |
| Oscillator Section |  |  |  |  |  |
| Frequency | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 47 | 52 | 57 | kHz |
| Voltage Stability | $\mathrm{V}_{C C}=12 \mathrm{~V}$ to 25 V |  | 0.5 |  | \% |
| Amplitude |  |  | 1.7 |  | $\mathrm{V}_{\mathrm{P} \text { - } \mathrm{P}}$ |
| Discharge Current | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 8.3 \\ & 9.5 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

## Error Amplifier Section

| Input Offset Voltage |  | -15 | $+/-2$ | 15 | mV |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Input Bias Current |  |  | 0.6 | 3.0 | $\mu \mathrm{~A}$ |
| Input Offset Current |  |  | 0.1 | 1.0 | $\mu \mathrm{~A}$ |
| Open Loop Gain | $1 \mathrm{~V}<\mathrm{V}_{\mathrm{O}}<4 \mathrm{~V}$ | 60 | 95 |  | dB |
| CMRR | $1.5 \mathrm{~V}<\mathrm{V}_{\mathrm{CM}}<5.5 \mathrm{~V}$ | 75 | 95 |  | dB |
| PSRR | $10 \mathrm{~V}<\mathrm{V}_{\mathrm{CM}}<30 \mathrm{~V}$ | 85 | 110 |  | dB |
| Output Sink Current | $\mathrm{V}_{\text {PIN } 8}=1 \mathrm{~V}$ | 1.0 | 2.5 |  | mA |
| Output Source Current | $\mathrm{V}_{\text {PIN } 8}=4 \mathrm{~V}$ | -0.5 | -1.3 |  | mA |
| Output High Voltage | $\mathrm{I}_{\text {PIN } 8}=-0.5 \mathrm{~mA}$ | 4.0 | 4.7 | 5.0 | V |
| Output Low Voltage | $\mathrm{I}_{\text {PIN } 8}=1 \mathrm{~mA}$ |  | 0.5 | 1.0 | V |

## Soft Start/Max Duty Cycle Section

| Bias Current |  |  | -1.2 |  | $\mu \mathrm{~A}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Discharge Current |  | 1 |  |  | mA |
| Duty Cycle Clamp Accuracy |  | 40 | 50 | 60 | $\%$ |


| Current Limit/Shutdown Section |  |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Bias Current |  | -1.2 |  | $\mu \mathrm{~A}$ |  |
| Current Limit Threshold |  | 0.9 | 1.0 | 1.1 | V |
| Shutdown Threshold |  | 1.125 | 1.25 | 1.375 | V |
| Delay to Output |  |  | 200 | 300 | nS |
| PWM Cont |  |  |  |  |  |

## PWM Comparator Section

| Bias Current |  |  | -1 | -5 | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Duty Cycle Range |  | 0 |  | 85 | $\%$ |
| Delay to Output |  |  | 200 | 300 | nS |

Blanking Network

| Input Bias Current |  |  | -1 |  | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Blanking Threshold |  | 0.9 | 1.0 | 1.1 | V |

Output Sections

| Output Low Level | $\mathrm{I}_{\text {SINK }}=20 \mathrm{~mA}$ |  | 0.1 | 0.4 | V |
| :--- | :--- | :--- | :--- | :---: | :---: |
|  | $\mathrm{I}_{\text {SINK }}=200 \mathrm{~mA}$ |  | 1.5 | 2.2 | V |
| Output High Level | $\mathrm{I}_{\text {SOURCE }}=20 \mathrm{~mA}$ | 13 |  |  | V |
|  | $\mathrm{I}_{\text {SOURCE }}=200 \mathrm{~mA}$ | 12 | 13.5 |  | V |
| Rise Time |  |  | 50 | 150 | nS |
| Fall Time |  |  | 50 | 150 | nS |
| UVLO Saturation |  |  | 0.7 | 1.1 | V |

## Undervoltage Lockout Section

| Upper Threshold (MIC3830/32) |  |  | 16 |  | V |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Upper Threshold (MIC3831/33) |  |  | 8.4 |  | V |
| Lower Threshold (MIC3830/32) |  |  | 10 |  | V |
| Lower Threshold (MIC3831/33) |  |  | 8.3 |  | V |

Total Standby Current

| Startup Current |  |  | 0.2 | 0.5 | mA |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Operating Supply |  |  | 22 |  | mA |
| $\mathrm{~V}_{\mathrm{CC}}$ Zener Voltage | $\mathrm{I}_{\mathrm{CC}}=25 \mathrm{~mA}$ |  | 28 |  | V |

Note 1 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2 Minimum and maximum Electrical Characteristics are $100 \%$ tested at $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$, and $100 \%$ guaranteed over the entire range. Typicals are characterized at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.

## Typical Performance Characteristics




Reference Voltage vs. Junction Temperature


Oscillator Discharge Current vs. Junct. Temp.


Output Voltage Drop vs. Output Source Current


Current Sense Threshold vs. Error Amplifier Output


MIC3830/3832
Under-Voltage Lockout vs. Junction Temperature


Max. Duty Cycle vs. Duty Cycle Control Voltage



Max. Reference Current


## Applications Information

## Functional Description(Refer to Functional Diagram)

The basic function of the MIC3830 can be described as follows: A sawtooth waveform is fed to the noninverting input of a PWM comparator where it is compared against the output of an error amplifier. The error amplifier is an op amp comparator that compares the output voltage of the power supply with an externally supplied reference voltage (usually $1 / 2$ the 5 V reference to allow maximum headroom). The output of the PWM comparator is a square wave, which drives the main output stage (PWM) of the controller.
The two $50 \%$ duty cycle stages are driven by the $Q$ and $Q$ outputs of the second of two cascaded T-flip-flops. These are used to ensure that the two outputs are always $180^{\circ}$ out of phase. The internal oscillator provides the $T$ inputs to each of the flip-flops. These two outputs are primarily intended to drive power transistors for push-pull, half or full bridge inverter stages. They operate at $1 / 4$ the total system frequency for the MIC3830 and MIC3831, and 1/2 the system frequency for the MIC3832 and MIC3833.
Each output stage is a sturdy totem pole configuration, with 1.0A peak current capability.

The individual stages/features of this controller are described in more detail as follows.

## Oscillator

The oscillator stage serves two functions, first is to provide the linear sawtooth waveform fed to the PWM comparator in voltage mode control. Secondly, it toggles the flip-flop which provides the $Q$ and $Q$ outputs. The frequency of oscillation is externally programmed via the choice of timing resistor and capacitor. A nominal voltage of 3.6 V appears on the $R_{T}$ pin; the resulting current is then mirrored through the $\mathrm{C}_{\mathrm{T}}$ pin which charges the timing capacitor and generates the linear ramp.
It is important to select an appropriate capacitor; at high frequencies effective series resistance, effective series inductance, dielectric loss and dielectric absorption all affect frequency stability and accuracy. RF capacitors such as silver mica, glass, polystyrene, or COG ceramics are recommended. High K ceramics should not be used.

## Error Amplifier

The error amplifier is an op amp with a low impedance output that is used to sense output conditions and provide a DC output based on those conditions to the PWM comparator. The output of this stage is provided externally such that the closed loop gain or frequency response of the system can be tailored. The open loop gain of this stage is typically 90dB. It can be reduced simply by putting a load resistor on the error amp output pin.

## Voltage Reference

This section consists of a 5 V bandgap reference internally trimmed to $2 \%$ accuracy. It provides not only an internal 5V reference, but can be used to supply 5 V to other parts of the system. If desired, this can be bypassed by connecting the $\mathrm{V}_{\text {REF }}$ and the $\mathrm{V}_{\mathrm{CC}}$ pins together.

## PWM Comparators

Each comparator compares two signals; the first compares a sawtooth waveform with the output of the error amplifier. The second compares the max duty cycle input (which allows tailoring of the resultant duty cycle, if soft start or UVLO are not active) with the sawtooth waveform. Both of these outputs are NOR'ed together; this final output square wave is used to drive the main (PWM) output stage.

## Overcurrent Sensing

Overcurrent sensing and shutdown is accomplished via an external sense resistor connected from the switching element (power transistor) to ground. This voltage is then fed into the noninverting input of a sensing comparator. The inverting input is set to 1.0 V internally; if the voltage sensed equals or exceeds 1.0 V , the corresponding input to the logic gates is pulled low, and the PWM comparator output is overridden. This provides a current limited output. If 1.25 V is exceeded, the part goes into full overcurrent shutdown.

## Soft Start

This feature operates in the same manner as the overcurrent sensing, except that it does not trip until the sensed voltage on the shutdown pin reaches 1.25 V . When this feature is active, the PWM comparator output will ramp up slowly, with a time constant determined by the size of external capacitor chosen on the current limit/SS pin (Timing is $\mathrm{R}_{\mathrm{TH}} \mathrm{C}$, where $\mathrm{R}_{\mathrm{TH}}$ is the Thevenin equivalent resistance seen by this pin). This feature prevents damage due to large inrush currents generated when the device attempts to restart after having been shut down by the current limit function.

## Max Duty Cycle

This feature, operative on the same pin as soft start, provides another method of limiting duty cycle in the event of unstable operation. The voltage seen by this pin determines the maximum duty cycle that can be obtained from the PWM output (see graphs). As this feature can vary by as much as $15 \%$ over temperature, it is not recommended that it be used in place of a well designed feedback loop.

## Undervoltage Lockout

Undervoltage lockout is accomplished by means of a Schmitt trigger in which the inverting input is tied to $\mathrm{V}_{\mathrm{CC}}$ and the noninverting input is tied to an internally generated 16 V (or 8.4 V ) supply. Once functional, the controller will not shut down until the supply drops to 10 V (or 8.3 V ). A 28 V zener clamp is used between the inverting input and ground.

## Output Drivers

The output drivers are totem pole stages designed to sink and source 1.0A peak current. This peak current was chosen to provide the designer with the option of using bipolar, MOSFET, or IGBT switching elements. To minimize ringing on the output waveform, the series inductance seen by the drivers should be as low as possible. This can be accomplished by keeping the distance between the MIC3830 and the switching elements as short as possible,or using carbon composition resistors in series.

## Front Edge Blanking

This feature provides a delay time prior to current sensing becoming active. This prevents the overcurrent sensing function from being falsely tripped by initial systems transients. It is most useful when using current mode control, as an initial systems transient can result in improper information controlling the feedback loop, and subsequent systems instabilities. Timing is set by the size of the capacitor and pullup resistor on this pin; it is roughly 0.38 RC . A $10 \mathrm{k} \Omega$ pullup to the 5 V reference should be used.

## Current vs. Voltage Mode Control

Current mode control is a method of using the output inductorcurrent waveform (which happens to be a sawtooth), instead of generating a sawtooth waveform internally. It is preferable to voltage mode control as it provides more instantaneous feedback from the output stage, limits peak switching transistor current, removes one pole (the LC filter pole) from the output which simplifies compensation in the negative feedback stage, provides an automatic input voltage feedforward which results in good rejection of input line transients, and results in symmetrical flux excursion (for push-pull stage), eliminating the problem of core saturation. Current mode control is achieved in the MIC3830 by using the current mode ramp pin to input the inductor current.
If voltage mode control is desired, the current mode ramp pin is tied to the $\mathrm{C}_{\mathrm{T}}$ pin. The internal oscillator is programmable up to 500 kHz by selection of the appropriate resistor and capacitor(see graphs).

## Construction Hints

As PWM controllers contain very sensitive on board comparators, careful prototyping techniques are required to prevent oscillations. Traditional solderless breadboards are a great source of noise, and should be completely avoided in all SMPS designs. Copper clad boards with a large area used as a single point ground plane makes a more than adequate substitute.
All timing and loop compensation capacitors and resistors should be kept as close to the leads of the MIC3830 as possible. Wire lengths along the high current path should be kept as short as possible, with appropriate wire gauges being used. Never socket the switching transistors as this can add to the voltage drop and power losses seen. High current connections can be made directly to this tab.

## Circuit Topologies

## Current Fed Multiple Output SMPS

Figure 3 illustrates this basic topology, which is basically a forward mode converter in which the center tap of the transformer sees inductor current, not a voltage. As described earlier, this eliminates the possibility of crossconduction causing catastrophic core saturation of the transformer. As the MIC3830 has three output stages, no additional components (i.e. external flip-flops) are necessary to achieve the multiple outputs.


Figure 3: Current Fed Multiple Output Topology

## Current Fed Push-Pull SMPS

Figure 4 illustrates this basic topology, which is simply a standard push-pull configuration in which the center tap of the primary is fed with an inductor current instead of a voltage. Push-pull topologies are often used in 100 W and above power supplies as they allow more efficient use of the transformer. The entire range of the $\mathrm{B}-\mathrm{H}$ curve is used in a push - pull supply, so a transformer of $1 / 2$ the size of one used in a single ended forward mode topology can be used. The space and cost advantages are obvious. This topology can be easily extended to a full bridge, often used in higher power supplies. Here, the two $50 \%$ duty cycle stages would be used to drive two FETs each, one for each half of the bridge.


Figure 4: Current Fed Push Pull Topology

## Design Example: An 100 kHz 100 W Current Fed Converter

A 5V, 20A max DC to DC converter was designed using the current fed push - pull configuration for increased safety and reduced size/transformer core area.
The input is an unregulated 14 to 32 V DC supply, such as is commonly found in aircraft environments. This supply is fed to an MIC2951 low drop out regulator which acts as a housekeeping supply; supplying a steady, well regulated 12 V to the MIC3833.
The main PWM switching element is an IRF540, with gate drive provided by transformer T1. The two 50\% duty cycle outputs each drive an IRF540 directly, which in turn drive their respective sides of T2's center tapped primary. The 1N6291A is a transzorb used to protect the FETs from spikes generated by the transformer.
Current mode control was chosen to simplify the stability analysis; with the $0.2 \Omega 5 \mathrm{~W}$ resistor being used as the sensing element. As the maximum duty cycle at light loads is greater than $50 \%$, the well characterized problem of subharmonic oscillations found when using current mode control was evident. A ramp was introduced at the sensing element to correct this; the $10 \mathrm{k} \Omega$ and $470 \mathrm{k} \Omega$ divider from
the oscillator (ramp source) to the sensing element provide the proper slope. As a large resistor value was chosen to place on the oscillator pin, no buffering was necessary.
Front edge blanking was used to eliminate the need for a filter network around the sensing element, and reduce the possibility of turn-on transients causing system instabilities. Four inexpensive capacitors were paralleled to lower ESR to an acceptable level of $80 \mathrm{~m} \Omega$ without adding too much size or cost.
Error amp compensation was performed using a simple lead-lag network. As current mode control was used, there was no need to compensate the LC filter pole.
A voltage of 2.5 V derived from the reference was fed to the Max duty cycle pin to provide a failsafe. This prevents the PWM out from attaining greater than $75 \%$ duty cycle.
Soft start was also implemented to allow slow turn-on in the event of a short circuit.
All magnetics were chosen to minimize losses at 100 kHz . T2 and L1 were wound using Seimen's new N87 material, and T1 using Magnetics Inc's P - type material. T2 and L1 were made using Seimen's new EFD core and bobbin assemblies, which were designed to reduce the height/ form factor of the finished supply. T1 is a simple toroid.


Figure 5: 100 W Current Fed Push - Pull DC to DC Converter

## Magnetics Design

T1: Magnetics Inc \# 41303 - TC, P material, Primary = 26 T 30 gauge wire, Secondary $=26$ T 30 gauge wire
T2: Seimen's EFD40, N87 material. Primary = 20 T 20 gauge wire, Secondary $=10$ T trifilar wound 20 gauge wire. Both are center tapped.
L1: Seimen's EFD30, N87 material. 13 T 20 gauge wire. Gap for $20 \mu \mathrm{H}$

# Application Hint 7 

Practical Considerations for Surface Mounting Micrel's Low Drop-out Linear Regulators

## by Bob Wolbert

## General Description

The MIC2951 brings the benefits of linear regulation to surface mountable packaging. High accuracy, high efficiency, very low ripple, and excellent protective features are combined into a useful device for laptop/notebook computers, communications equipment, and battery operated in-


MIC2951 Configured as a selectable 3.3V or 5.0V output regulator.
Pin Configuration


Package Dimensions


## Features

- High accuracy +5 V or adjustable output voltage
- Extremely small size; up to 150 mA output current
- Low dropout voltage and quiescent curent
- Thermal and over-current protection
- Error flag warns of output dropout
- Logic-controlled electronic shutdown


## MIC Versus LP Benefits

- Lower dropout voltage
- 150 mA output current vs. 100 mA
- One-sixth the ground current
- Reverse battery protection for load
- Survives automotive "Load Dump" transient (60V)


## Ordering Information

| Part Number | Temperature Range | Package | Accuracy |
| :--- | :---: | :--- | :---: |
| LP2951-02BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin SOIC | $0.5 \%$ |
| LP2951-03BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin SOIC | $1.0 \%$ |
| MIC2951-02BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin SOIC | $0.5 \%$ |
| MIC2951-03BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin SOIC | $1.0 \%$ |

## Thermal Considerations

## Part I. Layout

The MIC2951-02/03BM (8-pin surface mount package) has the following thermal characteristics when mounted on a single layer copper-clad printed circuit board.

| PC Board <br> Dielectric | $\theta_{\mathrm{JA}}$ |
| :---: | :---: |
| FR4 | $160^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ceramic | $120^{\circ} \mathrm{C} / \mathrm{W}$ |

Multi-layer boards having a ground plane, wide traces near the pads, and large supply bus lines provide better thermal conductivity.
The "worst case" value of $160^{\circ} \mathrm{C} / \mathrm{W}$ assumes no ground plane, minimum trace widths, and a FR4 material board.


Minimum recommended board pad size

## Part II. Nominal Power Dissipation and Die Temperature

The MIC2951-02/-03BM at a $25^{\circ} \mathrm{C}$ ambient temperature will operate reliably at up to 625 mW power dissipation when mounted in the "worst case" manner described above. At an ambient temperature of $55^{\circ} \mathrm{C}$, the device may safely dissipate 440 mW . These power levels are equivalent to a die temperature of $125^{\circ} \mathrm{C}$, the recommended maximum temperature for non-military grade silicon integrated circuits.

## Typical Applications

MIC2951-02/-03BM common voltage applications. Calculations assume 100 mA of output current, $25^{\circ} \mathrm{C}$ ambient temperature, $100 \%$ duty cycle, and $160^{\circ} \mathrm{C} / \mathrm{W}$ mounting. The Shutdown Input may be left floating if it is not used.


MIC2951 +3.0V Regulator

(Note: no external resistors are necessary)
MIC2951 +5.0V Regulator


MIC2951 +15.0V


MIC2951 +3.3V Regulator


MIC2951 +12.0V Regulator


MIC2951 +28.0V Regulator

## Logic Controlled Power Switches

SECTION 7 : LOGIC CONTROLLED POWER SWITCHES
Power Switch Selector Guide ..... 7-2
MIC4401/4402 6A Open Drain Power Switch ..... 7-3
MIC4403 1.5A High Speed Floating Load Driver ..... 7-7
MIC4604/4605 Dual 1.5A Open Drain Power Switch ..... 7-10
MIC4606/4607 Dual 3A Open Drain Power Switch ..... 7-14
MIC4608/4609 9A Open Drain Power Switch ..... 7-18
MIC4610/4611 12A Open Drain Power Switch ..... 7-22

## Logic Controlled Power Switch Selector Guide

| Device | Function | Logic | Single Dual | Current | ON Resistance | Package |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| MIC4401 | Open Drain Switch | Inverting | $\bullet$ |  | 6 A | $1.7 \Omega$ | 8-pin DIP, SOIC |
| MIC4402 | Open Drain Switch | Non-Inverting | $\bullet$ |  | 6 A | $1.7 \Omega$ | 8-pin DIP, SOIC |
| MIC4403 | Floating Load Driver | - | $\bullet$ |  | 1.5 A | $3 \Omega$ | 8-pin DIP, SOIC |
| MIC4604 | Open Drain Switch | Inverting |  | $\bullet$ | 1.5 A | $7 \Omega$ | 8-pin DIP, SOIC |
| MIC4605 | Open Drain Switch | Non-Inverting |  | $\bullet$ | 1.5 A | $7 \Omega$ | 8-pin DIP, SOIC |
| MIC4606 | Open Drain Switch | Inverting |  | $\bullet$ | 3 A | $3.5 \Omega$ | 8-pin DIP, SOIC |
| MIC4607 | Open Drain Switch | Non-Inverting |  | $\bullet$ | 3 A | $3.5 \Omega$ | 8-pin DIP, SOIC |
| MIC4608 | Open Drain Switch | Inverting | $\bullet$ |  | 9 A | $1.0 \Omega$ | 8-pin DIP, SOIC |
| MIC4609 | Open Drain Switch | Non-Inverting | $\bullet$ |  | 9 A | $1.0 \Omega$ | 8-pin DIP, SOIC |
| MIC4610 | Open Drain Switch | Inverting | $\bullet$ |  | 12 A | $1.0 \Omega$ | 8-pin DIP, SOIC |
| MIC4611 | Open Drain Switch | Non-Inverting | $\bullet$ |  | 12 A | $1.0 \Omega$ | 8-pin DIP, SOIC |



## Preliminary Information

## General Description

The MIC4401/4402 are BiCMOS/DMOS buffer-drivers constructed with complementary MOS outputs, where the drains of the final output totem poles have been left disconnected so individual connections can be made to the pull-up and pulldown sections of the output, thus allowing the user to define the rates of rise and fall times desired for a capacitive load, or a reduced output swing if driving a resistive load, or to limit base current when driving a bipolar transistor. Minimum rise and fall times, with no resistors, will be less than 30nS for a $10,000 \mathrm{pF}$ load. There is no upper limit.
These devices are rugged due to extra steps taken to protect them from failures. A modern Bipolar/CMOS/DMOS process guarantees freedom from latchup. Proprietary circuits allow the input to swing negative as much as 5 V without damaging the part.
For driving MOSFETs in motor-control applications, where slow-on/fast-off operation is desired, the MIC4401/4402 is superior to the previously-used technique of adding a dioderesistor combination between the driver output and the MOSFET, because it allows accurate control of turn-on, while maintaining fast turn-off and maximum noise immunity for the device being driven.

## Features

- Independently Programmable Rise and Fall Times
- High Peak Output Current ..................................6A peak
- Low Output Impedance ...................................... $1.7 \Omega$ typ
- High Speed $t_{R}, t_{F}$................................................... $<20 \mathrm{nS}$ with 2500pF load
- Short Delay Times .25nS Typical
- Wide Operating Range ..................................4.5V to 18 V
- Latch-up Protected: Fully Isolated Process is Inherently Immune to any Latchup.
- Input Withstands Negative Swings to -5V
- ESD Protected

$$
2 \mathrm{kV}
$$

Applications

- Motor Controls
- Self-Commutating MOSFET Bridge Driver
- Driving Bipolar Transistors
- Driver for Non-overlapping Totem Poles
- Reach-Up/Reach-Down Driver


## Functional Diagram

Pin Configuration


[^12] connected for proper operation.

When used to drive bipolar transistors, this driver maintains high speeds and allows insertion of a base current-limiting resistor, and also provides a separate half-output for fast turnoff. By proper positioning of the resistor, either NPN or PNP transistors can be driven.
For driving many loads in low-power systems, this driver, since it has very low quiescent current $(80 \mu \mathrm{~A})$ and eliminates shoot-through current in the output stage, requires significantly less power than other drivers. This can be helpful in meeting low-power budgets.
Due to independent drains, this device can also be used as an open-drain buffer/driver where both drains are available in one device, thus minimizing chip count. An unused pull-down should be returned to the ground; an unused pull-up should be returned to $\mathrm{V}_{\mathrm{DD}}$. This is to prevent static damage. Alternatively, in situations requiring greater current-carrying capacity, multiple MIC4608 or MIC4608s may be paralleled. The MIC4608/4609 will not latch under any conditions within its power and voltage ratings. It is not subject to damage when up to 5 V of noise spiking of either polarity occurs on the ground pin. It can accept, without damage or logic upset, up to 1.5 amps of reverse current (of either polarity) being forced back into the outputs.

## Absolute Maximum Ratings (Note 1)

Supply Voltage ..... $+22 \mathrm{~V}$
Logic Input Voltage $V_{D D}+0.3 V$ to $G N D-5 V$
Logic Input Current ( $\mathrm{V}_{\text {IN }}>\mathrm{V}_{\mathrm{DD}}$ ) ..... 50mA
Maximum Die Temperature ..... $+150^{\circ} \mathrm{C}$
Storage Temperature Range

$\qquad$
Lead Temperature (Soldering, 10 sec ) ..... $+300^{\circ} \mathrm{C}$
Power Dissipation, $\mathrm{T}_{\mathrm{A}} \leq 25^{\circ} \mathrm{C}$PDIP1W
SOIC ..... 500 mW
CerDIP ..... 800 mW
Package Thermal Resistance
CerDIP $\theta_{\mathrm{JA}}$ ..... $150^{\circ} \mathrm{C} / \mathrm{W}$
CerDIP $\theta_{\mathrm{Jc}}$ ..... $55^{\circ} \mathrm{C} / \mathrm{W}$
PDIP $\theta_{\mathrm{JA}}$ ..... $125^{\circ} \mathrm{C} / \mathrm{W}$
PDIP $\theta_{\text {Jc }}$ ..... $.45^{\circ} \mathrm{C} / \mathrm{W}$
SOIC $\theta_{\text {JA }}$ ..... $160^{\circ} \mathrm{C} / \mathrm{W}$
SOIC $\theta_{\mathrm{JC}}$ ..... $75^{\circ} \mathrm{C} / \mathrm{W}$

## Ordering Information

| Part Number | Logic | Package | Temperature Range |
| :--- | :---: | :---: | :---: |
| MIC4401AJ | Inverting | 8-pin CerDIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| MIC4401BN | Inverting | 8-pin PDIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MIC4401BM | Inverting | 8-pin SOIC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MIC4401CN | Inverting | 8-pin PDIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| MIC4402AJ | Non-Inverting | 8-pin CerDIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| MIC4402BN | Non-Inverting | 8-pin PDIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MIC4402BM | Non-Inverting | 8-pin SOIC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MIC4402CN | Non-Inverting | 8-pin PDIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

Note 1: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to Absolute Maximum Rating Conditions for extended periods may affect device reliability. Static-sensitive device. Unused devices must be stored in conductive material. Protect devices from static discharge and static fields.

## Electrical Characteristics

Unless otherwise specified, specifications measured at $T_{A}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$.

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Input |  |  |  |  |  |  |
| $V_{I H}$ | Logic 1 High Input Voltage |  | 2.4 |  | $V_{D D}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Low Input Voltage |  | -5 |  | 0.8 | V |
| $\mathrm{I}_{\mathbb{I N}}$ | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{I N} \leq \mathrm{V}_{\mathrm{DD}}$ | -10 |  | $\mu \mathrm{~A}$ |  |

Output

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{DD}}-0.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage |  |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Up | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 1.5 | 2.8 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Down | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 1.7 | 2.5 | $\Omega$ |
| $\mathrm{I}_{\mathrm{PK}}$ | Peak Output Current |  |  | 6 |  | A |
| $\mathrm{I}_{\mathrm{R}}$ | Latch-up Protection Withstand <br> Reverse Current |  | $>1500$ |  | mA |  |

## Switching Time

| $t_{R}$ | Rise Time | Figure 1, $C_{L}=2500 \mathrm{pF}$ |  | 12 | 35 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ |  | 13 | 35 | nS |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ |  | 18 | 75 | nS |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ |  | 48 | 75 | nS |

## Power Supply

| $\mathrm{I}_{\mathrm{s}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ |  | 0.45 | 1.5 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $\mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 0.09 | 0.15 | mA |



Figure 1. MIC4401/4402 Switching time test circuit.

## Electrical Characteristics, continued

Specifications measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$, unless otherwise specified.

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Input

| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 High Input Voltage |  | 2.4 |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Low Input Voltage |  |  |  | V |
| $\mathrm{I}_{\mathrm{N}}$ | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$ |  | 0.8 | V |

## Output

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{DD}}-0.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage |  |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Up | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 2.2 | 5 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Down | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 3.5 | 5 | $\Omega$ |

## Switching Time

| $t_{R}$ | Rise Time | Figure 1, $C_{L}=2500 \mathrm{pF}$ |  | 16 | 60 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ |  | 25 | 60 | nS |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ |  | 25 | 100 | nS |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ |  | 70 | 100 | nS |

## Power Supply

| $\mathrm{I}_{\mathrm{S}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ |  | 0.5 | 3 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  | $\mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 0.12 | 0.4 | mA |

## General Description

The MIC4403 is a modified version of the MIC4425 power MOSFET driver, intended to drive floating or isolated loads requiring high-current pulses. The load is intended to be connected between the outputs without other reference to supply or ground. Only when both logic inputs are high and the $V_{D D}$ supply is energized, is power supplied to the load. This construction allows the implementation of a wide variety of redundant input controllers.

The low off-state output leakage and independence of the two half-circuits permit a wide variety of testing schemes to be utilized to assure functionality. The high peak current capability, short internal delays, and fast output rise and fall times ensure sufficient power will be available to the load when it is needed. The TTL and CMOS compatible inputs allow operation from a wide variety of input devices. The ability to swing the inputs negative without affecting device performance allows negative biases to be placed on the inputs for greater safety. In addition, the capacitive nature of the inputs allows the use of series resistors on the inputs for extra noise suppression.

Input voltage excursions above the supply voltage or below ground are clamped internally without damaging the device. The output stages are power CMOS and DMOS FETs with high speed body diodes to prevent damage to the driver from inductive kickbacks.

## Features

- Built Using Contemporary BiCMOS/DMOS Process
- Latch-Up Protected: Fully Isolated Process is Inherently Immune to any Latch-Up
- Low Quiescent Current $\qquad$
- Low Capacitive Inputs With 300 mV Hysteresis
- Both Inputs Must Be Driven to Drive Load
- Low Output Leakage
- High Peak Current Capability
- Fast Output Rise Time
- Outputs Individually Testable
- 3A Single Ended (1.5A with Floating Load)


## Applications

- Squib Drivers
- Isolated Load Drivers
- Pulsers
- Safety Interlocks


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC4403AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin CerDIP |
| MIC4403BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin SOIC |
| MIC4403BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin PDIP |
| MIC4403CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin PDIP |

## Functional Diagram


Absolute Maximum Ratings (Note 1)
Supply Voltage ..... $+22 \mathrm{~V}$
Maximum Die Temperature ..... $+150^{\circ} \mathrm{C}$
Storage Temperature Range .. ..... $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) ..... $+300^{\circ} \mathrm{C}$
Package Thermal Resistance
CerDIP $\theta_{J A}$ ..... $150^{\circ} \mathrm{C} / \mathrm{W}$
CerDIP $\theta_{J C}$ ..... $55^{\circ} \mathrm{C} / \mathrm{W}$
PDIP $\theta_{J A}$. ..... $125^{\circ} \mathrm{C} / \mathrm{W}$
PDIP $\theta_{\mathrm{JC}}$ ..... $45^{\circ} \mathrm{C} / \mathrm{W}$
SOIC $\theta_{J A}$ ..... $250^{\circ} \mathrm{C} / \mathrm{W}$
SOIC $\theta_{\mathrm{Jc}}$ ..... $75^{\circ} \mathrm{C} / \mathrm{W}$

Note 1: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to Absolute Maximum Rating Conditions for extended periods may affect device reliability. Static-sensitive device. Unused devices must be stored in conductive material. Protect devices from static discharge and static fields.

## Electrical Characteristics

Unless otherwise specified, specifications measured at $T_{A}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$.

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Input

| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 High Input Voltage |  | 2.4 |  | $\mathrm{~V}_{\mathrm{DD}}+0.3$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Low Input Voltage |  | -5 |  | 0.8 |
| $\mathrm{I}_{\mathbb{I N}}$ | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I N}} \leq 5 \mathrm{~V}$ | -1 | $\pm 0.01$ | 1 |

## Output

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{DD}}-0.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage |  |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Up | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 2.8 | 5 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Down | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 3.5 | 5 | $\Omega$ |
| $\mathrm{I}_{\mathrm{PK}}$ | Peak Output Current |  |  | 1.5 |  | A |
| Switching Time | Rise Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 23 | 35 | nS |
| $\mathrm{t}_{\mathrm{R}}$ | Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 25 | 35 | nS |  |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  |  | 17 | 75 |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | nS |  |  |
| $\mathrm{t}_{\mathrm{O} 2}$ | Delay Time |  | 23 | 75 | nS |  |

## Power Supply

| $\mathrm{I}_{\mathrm{s}}$ | Power Supply Current | $\mathrm{V}_{\text {iN }}=3 \mathrm{~V}$ (both inputs) |  | 1.4 | 2.5 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  | $\mathrm{~V}_{\mathrm{iN}}=0 \mathrm{~V}$ (both inputs) |  | 0.17 | 0.25 | mA |

## Electrical Characteristics, continued

Specifications measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$, unless otherwise specified.

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{H}}$ | Logic 1 High Input Voltage |  | 2.4 |  | $V_{D D}+0.3$ | V |
| $\mathrm{V}_{1}$ | Logic 0 Low Input Voltage |  | -5 |  | 0.8 | V |
| $\mathrm{I}_{\text {IN }}$ | Input Current | $\mathrm{OV} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$ | -10 | $\pm 0.01$ | 10 | $\mu \mathrm{A}$ |

## Output

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{DD}}-0.025$ |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {oL }}$ | Low Output Voltage |  |  |  | 0.025 | V |
| Ro | Output Resistance, Pull-Up | $\begin{aligned} & \mathrm{I}_{\text {out }}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }} \geq 2.4 \mathrm{~V} \end{aligned}$ |  | 3.7 | 8 | $\Omega$ |
| Ro | Output Resistance, Pull-Down | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }} \geq 2.4 \mathrm{~V} \end{aligned}$ |  | 5.5 | 8 | $\Omega$ |

## Switching Time

| $t_{R}$ | Rise Time | Figure 1, $C_{L}=1800 \mathrm{pF}$ |  | 24 | 60 | $n S$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{F}$ | Fall Time | Figure 1, $C_{L}=1800 \mathrm{pF}$ |  | 32 | 60 | $n S$ |
| $t_{D 1}$ | Delay Time | Figure 1, $C_{L}=1800 \mathrm{pF}$ |  | 19 | 100 | nS |
| $t_{D 2}$ | Delay Time | Figure 1, $C_{L}=1800 \mathrm{pF}$ |  | 19 | 100 | nS |

## Power Supply

| S | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ (both inputs) |  | 1.6 | 3.5 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $\mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ (both inputs) |  | 0.25 | 0.3 | mA |



Figure 1. MIC4403 Switching time test circuit.

### 1.5A Dual Open Drain Power Switch

## Preliminary Information

## General Description

The MIC4604 and MIC4605 are BiCMOS/DMOS bufferdrivers constructed with complementary MOS outputs, where the drains of the final output totem pole have been left disconnected so individual connections can be made to the pull-up and pull down sections of the output. This allows the insertion of individual drain-current-limiting resistors in the pull up and pull down sections of the output, thus allowing the user to define the rates of rise and fall desired for a capacitive load, or a reduced output swing if driving a resistive load, or to limit base current when driving a bipolar transistor. Minimum rise and fall times, with no resistors, will be less than 20 nS for a 1000 pF load. There is no upper limit.

These devices are rugged due to extra steps taken to protect them from failures. A modern Bipolar/CMOS/DMOS process guarantees freedom from latchup. Proprietary circuits allow the input to swing negative as much as 5 V without damaging the part.

For driving MOSFETs in motor-control applications, where slow on/fast off operation is desired, these devices are superior to the previously used technique of adding a diode resistor combination between the driver output and the MOSFET, because they allow accurate control of turn-ON, while maintaining fast turn-OFF and maximum noise immunity for an OFF device.

## Features

- Independently Programmable Rise and Fall Times
- Low Output Impedance $.6 \Omega$ Typ
- High Speed $t_{R}, t_{F}$.................... $<30 n S$ with 1000 pF Load
- Short Delay Times $<25 n S$ typ
- Wide Operating Range 4.5 V to 18 V
- Latch-Up Protection: Fully Isolated Process is Inherently Immune to to Any Latch-up
- Input Withstands Negative Swings to -5V
- ESD Protected


## Applications

- Motor Controls
- Self-Commutating MOSFET Bridge Driver
- Driving Bipolar Transistors
- Drive for Nonoverlapping Totem Poles
- Level Shifters
- Power Management


## Functional Diagram



When used to drive bipolar transistors, this driver maintains high speeds and allows insertion of a base current-limiting resistor, and also provides a separate half-output for fast turnoff. By proper positioning of the resistor, either NPN or PNP transistors can be driven.

These drivers, since they eliminate shoot-through currents in the output stage, require significantly less power at higher frequencies. This can be helpful in meeting low-power budgets.

Due to independent drains, this device can also be used as an open-drain buffer/driver where both drains are available in one device, thus minimizing chip count. An unused pull-down should be returned to the ground; an unused pull-up should be returned to $\mathrm{V}_{\mathrm{DD}}$. This is to prevent static damage. Alternatively, in situations requiring greater current-carrying capacity, multiple MIC4604 or MIC4605s may be paralleled.

The MIC4604/4605 will not latch under any conditions within its power and voltage ratings. It is not subject to damage when up to 5 V of noise spiking of either polarity occurs on the ground pin. It can accept, without damage or logic upset, up to 1.5 amps of reverse current (of either polarity) being forced back into the outputs.
Absolute Maximum Ratings (Note 1)
Supply Voltage ..... $+22 \mathrm{~V}$
Maximum Chip Temperature ..... $+150^{\circ} \mathrm{C}$
Storage Temperature Range ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) ..... $+300^{\circ} \mathrm{C}$
Package Thermal Resistance
CerDIP $\theta_{J-A}$ ..... $150^{\circ} \mathrm{C} / \mathrm{W}$
CerDIP $\theta_{J-C}$ ..... $55^{\circ} \mathrm{C} / \mathrm{W}$
PDIP $\theta_{J-A}$ ..... $125^{\circ} \mathrm{C} / \mathrm{W}$
PDIP $\theta_{J-C}$ ..... $.45^{\circ} \mathrm{C} / \mathrm{W}$
SOIC $\theta_{J-A}$ ..... $250^{\circ} \mathrm{C} / \mathrm{W}$
SOIC $\theta_{J-C}$ ..... $75^{\circ} \mathrm{C} / \mathrm{W}$

## Ordering Information

| Part Number | Logic | Package | Temperature Range |
| :--- | :---: | :---: | :---: |
| MIC4604AJ | Inverting | 8-pin CerDIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| MIC4604BM | Inverting | 8-pin SOIC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MIC4604BN | Inverting | 8-pin PDIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MIC4605AJ | Non-Inverting | 8-pin CerDIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| MIC4605BM | Non-Inverting | 8-pin SOIC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MIC4605BN | Non-Inverting | 8-pin PDIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

Note 1: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to Absolute Maximum Rating Conditions for extended periods may affect device reliability. Static-sensitive device. Unused devices must be stored in conductive material. Protect devices from static discharge and static fields.

## Electrical Characteristics

Unless otherwise specified, specifications measured at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$.

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |

Input

| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 High Input Voltage |  | 2.4 | $V_{\mathrm{DD}}+0.3$ | V |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Low Input Voltage |  | -5 |  | 0.8 | V |
| $\mathrm{I}_{\mathbb{I N}}$ | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$ | -1 |  | 1 | $\mu \mathrm{~A}$ |

## Output

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{DD}}-0.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage |  |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Up | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 6 | 10 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Down | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 6 | 10 | $\Omega$ |
| $\mathrm{I}_{\mathrm{PK}}$ | Peak Output Current | Any Drain |  | 1.5 |  | A |
| $\mathrm{I}_{\mathrm{R}}$ | Latch-up Protection | Any Drain <br> Reverse Current | $>500$ |  | mA |  |

## Switching Time

| $t_{R}$ | Rise Time | Figure 1, $C_{L}=1000 \mathrm{pF}$ |  | 18 | 30 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 27 | 35 | nS |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 17 | 30 | nS |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 23 | 50 | nS |

## Power Supply

| $\mathrm{I}_{\mathrm{S}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ (both inputs) |  | 1.4 | 2.5 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  | $\mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ (both inputs) |  | 0.18 | 0.25 | mA |



Figure 1. MIC4604/4605 Switching time test circuit.

## Electrical Characteristics, continued

Specifications measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$, unless otherwise specified.

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 High Input Voltage |  | 2.4 |  | $V_{D D}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Low Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IN }}$ | Input Current | $\mathrm{OV} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| Output |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $V_{D D}-0.025$ |  |  | V |
| $\underline{\mathrm{V}_{\mathrm{OL}}}$ | Low Output Voltage |  |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Up | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 8 | 12 | $\Omega$ |
| $\mathrm{R}_{0}$ | Output Resistance, Pull-Down | $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 9 | 12 | $\Omega$ |
| $\underline{I_{\text {PK }}}$ | Peak Output Current | Any Drain |  | 1.5 |  | A |
| $I_{\text {R }}$ | Latch-up Protection | Any Drain <br> Reverse Current | >500 |  |  | mA |

## Switching Time

| $t_{R}$ | Rise Time | Figure $1, C_{L}=1000 \mathrm{pF}$ |  | 20 | 40 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Figure $1, C_{L}=1000 \mathrm{pF}$ |  | 30 | 40 | nS |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Figure $1, C_{L}=1000 \mathrm{pF}$ |  | 20 | 40 | nS |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Figure $1, C_{L}=1000 \mathrm{pF}$ |  | 30 | 60 | nS |

## Power Supply

| $\mathrm{I}_{\mathrm{S}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ (both inputs) |  | 1.5 | 3.5 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $\mathrm{~V}_{\mathbb{I N}}=0 \mathrm{~V}$ (both inputs) |  | 0.2 | 0.3 | mA |

## 3A Dual Open Drain Power Switches

## Preliminary Information

## General Description

The MIC4606 and MIC4607 are BiCMOS/DMOS bufferdrivers constructed with complementary MOS outputs, where the drains of the final output totem pole have been left disconnected so individual connections can be made to the pull-up and pull-down sections of the output. This allows the insertion of individual drain current-limiting resistors in the pull-up and pull-down sections of the outputs, thus allowing the user to define the rates of rise and fall desired for a capacitive load, or to limit base current when driving a bipolar transistor. Minimum rise and fall times, with no resistors, will be less than $25 n S$ for a 1800 pF load.
These devices are rugged due to extra steps taken to protect them fromfailures. A modern Bipolar/CMOS/DMOS process guarantees freedom from latchup. Proprietary circuits allow the input to swing negative as much as 5 V without damaging the part.
For driving MOSFETs in motor-control applications, where slow-on/fast-off operation is desired, these devices are superior to the previously-used technique of adding a dioderesistor combination between the driver output and the MOSFET, because they allow accurate control of turn-on, while maintaining fast turn-off and maximum noise immunity for the device being driven.

## Features

- Independently-Programmable Rise and Fall Times
- Low Output Impedance $.3 \Omega$ typ.
- High Speed $t_{R}, t_{F} \ldots \ldots . . . . . . . . . . . . .<25 n S$ with $1800 p F$ Load
- Short Delay Times $<25 n S$ typ.
- Wide Operating Range .................................4.5V to 18 V
- Latch-Up Protected: Fully Isolated Process is Inherently Immune to any Latchup
- Input Withstands Negative Swings to -5V
- ESD Protected $2 k V$


## Applications

- Motor Controls
- Self-Commutating MOSFET Bridge Driver
- Driving Bipolar Transistors
- Driver for Nonoverlapping Totem Poles
- Level Shifters
- Power Management


## Functional Diagram

Pin Description


When used to drive bipolar transistors, these drivers allow insertion of a base current limiting resistor, while providing a separate half-output for fast turn-off. By proper positioning of the resistor, either NPN or PNP transistors can be driven.

These drivers, since they have very low quiescent current ( $<250 \mu \mathrm{~A}$ ) and eliminate shoot-through currents in the output stage, require significantly less power than similar drivers. This can be helpful in meeting low-power budgets.
Due to independent drains, this device can also be used as an open-drain buffer/driver where both drains are available in one device, thus minimizing chip count. An unused pull-down should be returned to the ground; an unused pull-up should be returned to $V_{D D}$. This is to prevent static damage. Alternatively, in situations requiring greater current-carrying capacity, multiple MIC4606 or MIC4607s may be paralleled.
The MIC4606/4407 will not latch under any conditions within its power and voltage ratings. It is not subject to damage when up to 5 V of noise spiking of either polarity occurs on the ground pin. It can accept, without damage or logic upset, up to 500 mA of reverse current (of either polarity) being forced back into the outputs All terminals are fully protected against up to 2 kV of electrostatic discharge.
Absolute Maximum Ratings (Note 1)
Supply Voltage ..... $+22 \mathrm{~V}$
Maximum Die Temperature ..... $+150^{\circ} \mathrm{C}$
Storage Temperature Range ..... $65^{\circ} \mathrm{C}$ to ..... $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) ..... $+300^{\circ} \mathrm{C}$
Package Thermal Resistance
CerDIP $\theta_{\text {JA }}$ ..... $150^{\circ} \mathrm{C} / \mathrm{W}$
CerDIP $\theta_{\mathrm{JC}}$ ..... $55^{\circ} \mathrm{C} / \mathrm{W}$
PDIP $\theta_{J A}$ ..... $125^{\circ} \mathrm{C} / \mathrm{W}$
PDIP $\theta_{\text {JC }}$ ..... $.45^{\circ} \mathrm{C} / \mathrm{W}$
SOIC $\theta_{\text {JA }}$ ..... $250^{\circ} \mathrm{C} / \mathrm{W}$
SOIC $\theta_{\mathrm{JC}}$ ..... $75^{\circ} \mathrm{C} / \mathrm{W}$

## Ordering Information

| Part Number | Logic | Package | Temperature Range |
| :--- | :---: | :---: | :---: |
| MIC4606AJ | Inverting | 8-pin CerDIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| MIC4606BN | Inverting | 8-pin PDIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MIC4606BWM | Inverting | 8-pin SOIC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MIC4607AJ | Noninverting | 8-pin CerDIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| MIC4607BN | Noninverting | 8-pin PDIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MIC4607BWM | Noninverting | 8-pin SOIC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

Note 1: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to Absolute Maximum Rating Conditions for extended periods may affect device reliability. Static-sensitive device. Unused devices must be stored in conductive material. Protect devices from static discharge and static fields.

## Electrical Characteristics

Unless otherwise specified, specifications measured at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$.

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Input |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 High Input Voltage |  | 2.4 |  | $V_{D D}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Low Input Voltage |  | -5 |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$ | -1 |  | 1 | $\mu \mathrm{~A}$ |

Output

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{DD}}-0.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage |  |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Up | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 2.8 | 5 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Down | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 5.5 | 5 | $\Omega$ |
| $\mathrm{I}_{\mathrm{PK}}$ | Peak Output Current | Any Drain |  | 3 |  | A |
| $\mathrm{I}_{\mathrm{R}}$ | Latch-up Protection Withstand <br> Reverse Current | Any Drain | $>500$ |  | mA |  |

Switching Time

| $t_{R}$ | Rise Time | Figure 1, $C_{L}=1800 \mathrm{pF}$ |  | 23 | 35 | $n S$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{F}$ | Fall Time | Figure 1, $C_{L}=1800 \mathrm{pF}$ |  | 25 | 35 | $n S$ |
| $t_{D 1}$ | Delay Time | Figure 1, $C_{L}=1800 \mathrm{pF}$ |  | 17 | 75 | $n S$ |
| $t_{D 2}$ | Delay Time | Figure 1, $C_{L}=1800 \mathrm{pF}$ |  | 23 | 75 | nS |

## Power Supply

| $\mathrm{I}_{\mathrm{S}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ (both inputs) |  | 1.4 | 2.5 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  | $\mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ (both inputs) |  | 0.17 | 0.25 | mA |



Figure 1. MIC4606/4607 Switching time test circuit.

## Electrical Characteristics (continued)

Specifications measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$, unless otherwise specified.

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Input

| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 High Input Voltage |  | 2.4 |  | $\mathrm{~V}_{\mathrm{DD}}+0.3$ |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Low Input Voltage |  | -5 | V |  |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$ | -10 |  | 0.8 |

## Output

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{DD}}-0.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage |  |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Up | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 3.7 | 8 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Down | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 5.5 | 8 | $\Omega$ |
| $\mathrm{I}_{\mathrm{PK}}$ | Peak Output Current | Any Drain |  | 3 |  | A |
| $\mathrm{I}_{\mathrm{R}}$ | Latch-up Protection Withstand | Any Drain <br> Reverse Current | $>500$ |  | mA |  |

## Switching Time

| $t_{R}$ | Rise Time | Figure 1, $C_{L}=1800 \mathrm{pF}$ |  | 24 | 60 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 32 | 60 | nS |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 19 | 100 | nS |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 27 | 100 | nS |

Power Supply

| $\mathrm{I}_{\mathrm{S}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ (both inputs) |  | 1.6 | 3.5 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $\mathrm{~V}_{\mathbb{I N}}=0 \mathrm{~V}$ (both inputs) |  | 0.25 | 0.3 | mA |

## MIC4608/4609

## 9A Open Drain Power Switch

## Preliminary Information

## General Description

The MIC4608/4609 are BiCMOS/DMOS buffer-drivers constructed with complementary MOS outputs, where the drains of the final output totem poles have been left disconnected so individual connections can be made to the pull-up and pulldown sections of the output, thus allowing the user to define the rates of rise and fall times desired for a capacitive load, or a reduced output swing if driving a resistive load, or to limit base current when driving a bipolar transistor. Minimum rise and fall times, with no resistors, will be less than 30 nS for a $10,000 \mathrm{pF}$ load. There is no upper limit.
These devices are rugged due to extra steps taken to protect them from failures. A modern Bipolar/CMOS/DMOS process guarantees freedom from latchup. Proprietary circuits allow the input to swing negative as much as 5 V without damaging the part.
For driving MOSFETs in motor-control applications, where slow-on/fast-off operation is desired, the MIC4608/4609 is superior to the previously-used technique of adding a dioderesistor combination between the driver output and the MOSFET, because it allows accurate control of turn-on, while maintaining fast turn-off and maximum noise immunity for the device being driven.

## Features

- Independently Programmable Rise and Fall Times
- High Peak Output Current 9A peak
- Low Output Impedance $1 \Omega$ typ.
- High Speed $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$............................... $<30 \mathrm{nS}$ with $10,000 \mathrm{pF}$
- Short Delay Times .......................................... <30nS typ.
- Wide Operating Range ................................ 4.5 V to 18 V
- Latch-up Protected: Fully Isolated Process is Inherently Immune to Any Latch-Up.
- Input Withstands Negative Swings to -5V
- ESD Protected
$2 k V$


## Applications

- Power Switch
- Motor Controls
- Self-Commutating MOSFET Bridge Driver
- Driving Bipolar Transistors
- Driver for Nonoverlapping Totem Poles
- Pulse Generator
- Line Driver
- Power Management
- Level Shifters


## Functional Diagram



Pin Configuration


When used to drive bipolar transistors, this driver maintains high speeds and allows insertion of a base current-limiting resistor, and also provides a separate half-output for fast turnoff. By proper positioning of the resistor, either NPN or PNP transistors can be driven.
For driving many loads in low-power systems, this driver, because it has very low quiescent current $(<80 \mu \mathrm{~A})$ and eliminates shoot-through current in the output stage, requires significantly less power than similar drivers and can be helpful in meeting low-power budgets.
Due to independent drains, this device can also be used as an open-drain buffer/driver where both drains are available in one device, thus minimizing chip count. An unused pull-down should be returned to the ground; an unused pull-up should be returned to $\mathrm{V}_{\mathrm{DD}}$. This is to prevent static damage. Alternatively, in situations requiring greater current-carrying capacity, multiple MIC4608 or MIC4609s may be paralleled.
The MIC4608/4609 will not latch under any conditions within its power and voltage ratings. It is not subject to damage when up to 5 V of noise spiking of either polarity occurs on the ground pin. It can accept, without damage or logic upset, up to 1.5 amps of reverse current (of either polarity) being forced back into the outputs.
Absolute Maximum Ratings (Note 1)
Supply Voltage ..... $+22 \mathrm{~V}$
Maximum Die Temperature ..... $+150^{\circ} \mathrm{C}$
Storage Temperature Range ..... $-65^{\circ} \mathrm{C}$ to +
$+300^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec )
$150^{\circ} \mathrm{C} / \mathrm{W}$
Package Thermal Resistance
CerDIP $\theta_{\text {JA }}$
CerDIP $\theta_{J C}$ ..... $55^{\circ} \mathrm{C} / \mathrm{W}$
PDIP $\theta_{0}$ ..... $125^{\circ} \mathrm{C} / \mathrm{W}$
PDIP $\theta_{\mathrm{Jc}}$ ..... $.45^{\circ} \mathrm{C} / \mathrm{W}$
SOIC $\theta_{J A}$ ..... $250^{\circ} \mathrm{C} / \mathrm{W}$
SOIC $\theta_{\text {JC }}$ ..... $.75^{\circ} \mathrm{C} / \mathrm{W}$

## Ordering Information

| Part Number | Logic | Package | Temperature Range |
| :--- | :---: | :---: | :---: |
| MIC4608AJ | Inverting | 8-pin CerDIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| MIC4608BN | Inverting | 8-pin PDIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MIC4608BM | Inverting | 8-pin SOIC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MIC4609AJ | Non-inverting | 8-pin CerDIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| MIC4609BN | Non-inverting | 8-pin PDIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MIC4609BM | Non-inverting | 8-pin SOIC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

Note 1: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to Absolute Maximum Rating Conditions for extended periods may affect device reliability. Static-sensitive device. Unused devices must be stored in conductive material. Protect devices from static discharge and static fields.

## Electrical Characteristics

Unless otherwise specified, specifications measured at $T_{A}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$.

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Input |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 High Input Voltage |  | 2.4 |  | $V_{D D}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Low Input Voltage |  | -5 |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$ | -10 |  | $\mu \mathrm{~A}$ |  |

Output

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{DD}}-0.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage |  |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Up | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 0.9 | 1.7 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Down | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 1.0 | 2.5 | $\Omega$ |
| $\mathrm{I}_{\mathrm{PK}}$ | Peak Output Current |  |  | 9 |  | A |
| $\mathrm{I}_{\mathrm{R}}$ | Latch-up Protection Withstand <br> Reverse Current | $\mathrm{t}<300 \mu \mathrm{~S}$, Duty Cycle $\leq 2 \%$ | $>1500$ |  | mA |  |

## Switching Time

| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=10,000 \mathrm{pF}$ |  | 25 | 60 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=10,000 \mathrm{pF}$ |  | 25 | 60 | nS |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=10,000 \mathrm{pF}$ |  | 30 | 60 | nS |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=10,000 \mathrm{pF}$ |  | 33 | 60 | nS |

## Power Supply

|  | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ |  | 0.4 | 1.5 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $\mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 0.08 | 0.15 | mA |



Figure 1. MIC4608/4609 Switching time test circuit.

## Electrical Characteristics, continued

Specifications measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$, unless otherwise specified.

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Input |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 High Input Voltage |  | 2.4 |  | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Low Input Voltage |  | -5 |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I N}} \leq \mathrm{V}_{\mathrm{DD}}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |

Output

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{DD}}-0.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage |  |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Up | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 1.4 | 5 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Down | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 1.5 | 5 | $\Omega$ |

Switching Time (Note 1)

| $t_{R}$ | Rise Time | Figure 1, $C_{L}=10,000 \mathrm{pF}$ |  | 30 | 80 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=10,000 \mathrm{pF}$ |  | 40 | 80 | nS |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=10,000 \mathrm{pF}$ |  | 30 | 80 | nS |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=10,000 \mathrm{pF}$ |  | 40 | 80 | nS |

## Power Supply

|  | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ |  | 0.6 | 3 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  | $\mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 0.1 | 0.2 | mA |



## 12A Open Drain Power Switch

## Preliminary Information

## General Description

The MIC4610/4611 are CMOS buffer-drivers constructed with complementary MOS outputs, where the drains of the final output totem poles have been left disconnected so individual connections can be made to the pull-up and pulldown sections of the output, thus allowing the user to define the rates of rise and fall times desired for a capacitive load, or a reduced output swing if driving a resistive load, or to limit base current when driving a bipolar transistor. Minimum rise and fall times, with no resistors, is 40 nS for a $15,000 \mathrm{pF}$ load. There is no upper limit.
These devices are rugged due to extra steps taken to protect them from failures. A modern Bipolar/CMOS/DMOS process guarantees freedom from latchup. Proprietary circuits allow the input to swing negative as much as 5 V without damaging the part.
For driving MOSFETs in motor-control applications, where slow-on/fast-off operation is desired, the MIC4610/4611 is superior to the previously-used technique of adding a dioderesistor combination between the driver output and the MOSFET, because it allows accurate control of turn-on, while maintaining fast turn-off and maximum noise immunity for the device being driven.

## Features

- Independently - Programmable Rise and Fall Times
- High Peak Output Current ................................12A peak
- Low Output Impedance ....................................... $1 \Omega$ Typ
- High Speed $t_{R}, t_{F}$...................... $<40 \mathrm{nS}$ with $15,000 \mathrm{pF}$ load
- Short Delay Times .......................................30nS Typical
- Wide Operating Range .................................. 4.5 V to 18 V
- Latch-up Protected: Fully Isolated Process is Inherently Immune to Any Latch-Up.
- Input Withstands Negative Swings to -5V
- ESD Protected

2kV

## Applications

- Power Switch
- Motor Controls
- Self-Commutating MOSFET Bridge Driver
- Driving Bipolar Transistors
- Driver for Nonoverlapping Totem Poles
- Pulse Generator
- Line Driver
- Power Management
- Level Shifters


## Functional Diagram



When used to drive bipolar transistors, this driver maintains high speeds and allows insertion of a base current-limiting resistor, and also provides a separate half-output for fast turnoff. By proper positioning of the resistor, either NPN or PNP transistors can be driven.
For driving many loads in low-power systems, this driver, since it has very low quiescent current ( $<80 \mu \mathrm{~A}$ ) and eliminates shoot-through current in the output stage, requires significantly less power than similar drivers. This can be helpful in meeting low-power budgets.
Due to independent drains, this device can also be used as an open-drain buffer/driver where both drains are available in one device, thus minimizing chip count. An unused pull-down should be returned to the ground; an unused pull-up should be returned to $\mathrm{V}_{\mathrm{DD}}$. This is to prevent static damage. Alternatively, in situations requiring greater current-carrying capacity, multiple MIC4610 or MIC4611s may be paralleled. The MIC4610/4611 will not latch under any conditions within its power and voltage ratings. It is not subject to damage when up to 5 V of noise spiking of either polarity occurs on the ground pin. It can accept, without damage or logic upset, up to 1.5 amps of reverse current (of either polarity) being forced back into the outputs.

## Absolute Maximum Ratings

| Supply Voltage ..................................................... 22 V |  |
| :---: | :---: |
| Maximum Die Temperature ................................. $150^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range ................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Lead Temperature (Soldering, 10 sec ) .................. $+300^{\circ} \mathrm{C}$ |  |
| Package Thermal Resistance |  |
| CerDIP $\theta_{\text {A }}$................................................................ $150.0{ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| CerDIP $\theta_{\text {Jc }}$........................................................... $.^{\circ} 55^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| PDIP $\theta_{\text {JA }}$.............................................................. $125^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| PDIP $\theta_{\text {JC }}$.................................................................... $45^{\circ} \mathrm{C} / \mathrm{W}$ |  |
|  |  |
| SOIC $\theta_{\text {JC }}$.............................................................. $75^{\circ} \mathrm{C} / \mathrm{W}$ |  |

Maximum Die Temperature ..................................... $150^{\circ} \mathrm{C}$
Storage Temperature Range ................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) .................... $+300^{\circ} \mathrm{C}$
Package Thermal Resistance
CerDIP $\theta_{\text {JA }} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~$
$150^{\circ} \mathrm{C} / \mathrm{W}$
CerDIP $\theta_{\mathrm{JC}} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ 55^{\circ} \mathrm{C} / \mathrm{W}$
PDIP $\theta_{\mathrm{JA}}$......................................................................... $125^{\circ} \mathrm{C} / \mathrm{W}$
PDIP $\theta_{\text {JC }}$......................................................................... $45^{\circ} \mathrm{C} / \mathrm{W}$
SOIC $\theta_{\text {JA }}$.......................................................................................................................................... $75^{\circ} \mathrm{C}$
SOIC $\theta_{\mathrm{JC}}$....................................................................... $75^{\circ} \mathrm{C} / \mathrm{W}$

## Ordering Information

| Part Number | Logic | Package | Temperature Range |
| :--- | :---: | :---: | :---: |
| MIC4610AJ | Inverting | 8-pin CERDIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| MIC4610BN | Inverting | 8 -pin PDIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MIC4610BM | Inverting | 8 -pin SOIC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MIC4611AJ | Non-inverting | 8 -pin CERDIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| MIC4611BN | Non-inverting | 8 -pin PDIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MIC4611BM | Non-inverting | 8 -pin SOIC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

Note 1: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to Absolute Maximum Rating Conditions for extended periods may affect device reliability. Static-sensitive device. Unused devices must be stored in conductive material. Protect devices from static discharge and static fields.

## Electrical Characteristics

Unless otherwise specified, specifications measured at $T_{A}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$.

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Input

| $\mathrm{V}_{I H}$ | Logic 1 High Input Voltage |  | 2.4 |  | $V_{D D}+0.3$ |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Low Input Voltage |  | -5 | V |  |
| $\mathrm{I}_{\mathbb{N}}$ | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I}} \leq \mathrm{V}_{\mathrm{DD}}$ | -10 |  | 0.8 |

Output

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{DD}}-0.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage |  |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Up | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 1.0 | 1.5 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Down | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 0.9 | 1.5 | $\Omega$ |
| $\mathrm{I}_{\mathrm{PK}}$ | Peak Output Current |  |  | 12 |  | A |
| $\mathrm{I}_{\mathrm{R}}$ | Latch-up Protection Withstand <br> Reverse Current | $\mathrm{t}<300 \mu \mathrm{~S}$, Duty Cycle $\leq 2 \%$ | $>1500$ |  | mA |  |

## Switching Time

| $t_{R}$ | Rise Time | Figure 1, $C_{L}=15,000 \mathrm{pF}$ |  | 40 | 60 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=15,000 \mathrm{pF}$ |  | 40 | 60 | nS |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=15,000 \mathrm{pF}$ |  | 30 | 60 | nS |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=15,000 \mathrm{pF}$ |  | 33 | 60 | nS |

## Power Supply

|  | Power Supply Current | $\mathrm{V}_{\mathbb{I}}=3 \mathrm{~V}$ |  | 0.4 | 1.5 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  | $\mathrm{~V}_{\mathbb{I N}}=0 \mathrm{~V}$ |  | 0.08 | 0.15 | mA |



NON-INVERTING DRIVER
Figure 1. MIC4610/4611 Switching time test circuit.

## Electrical Characteristics, continued

Specifications measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$, unless otherwise specified.

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Input

| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 High Input Voltage |  | 2.4 |  | $\mathrm{~V}_{\mathrm{DD}}+0.3$ |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Low Input Voltage |  | -5 | V |  |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$ | -10 |  | 0.8 |

Output

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{DD}}-0.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage |  |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Up | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 1.5 | 2.2 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Pull-Down | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 1.4 | 2.2 | $\Omega$ |

## Switching Time (Note 1)

| $t_{R}$ | Rise Time | Figure 1, $C_{L}=15,000 \mathrm{pF}$ |  | 60 | 100 | $n S$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{F}$ | Fall Time | Figure 1, $C_{L}=15,000 \mathrm{pF}$ |  | 60 | 100 | $n S$ |
| $t_{D 1}$ | Delay Time | Figure 1, $C_{L}=15,000 \mathrm{pF}$ |  | 45 | 80 | $n S$ |
| $t_{D 2}$ | Delay Time | Figure 1, $C_{L}=15,000 \mathrm{pF}$ |  | 45 | 80 | $n S$ |

## Power Supply

| $\mathrm{I}_{\mathrm{s}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ |  | 0.6 | 3 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  | $\mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 0.1 | 0.2 | mA |

## Special Purpose Products

## SECTION 8: SPECIAL PURPOSE PRODUCTS

MIC2557 PCMCIA Card Socket $\mathrm{V}_{\text {PP }}$ Switching Matrix ..... 8-2
MIC2558 PCMCIA Dual Card Socket $\mathrm{V}_{\text {pp }}$ Switching Matrix ..... 8-8
MIC5009 Counter/Time Base ..... 8-14

## General Description

The MIC2557 switches the four voltages required by PCMCIA (Personal Computer Memory Card International Association) card $\mathrm{V}_{\mathrm{PP}}$ Pins. The MIC2557 provides selectable 0V, 3.3V, 5.0 V , or $12.0 \mathrm{~V}( \pm 5 \%)$ from the system power supply to $\mathrm{V}_{\mathrm{PP} 1}$ or $\mathrm{V}_{\mathrm{PP} 2}$. Output voltage is selected by two digital inputs. Output current ranges up to 120 mA . Four control states, $\mathrm{V}_{\mathrm{PP}}$, $\mathrm{V}_{\mathrm{CC}}$, high impedance, and active logic low are available. An auxiliary control input determines whether the high impedance (open) state or low logic state is asserted.

In either quiescent mode or full operation, the device draws very little current, typically less than $1 \mu \mathrm{~A}$.
The MIC2557 is available in an 8-pin SOIC and an 8-pin plastic DIP.

## Applications

- PCMCIA V ${ }_{\text {PP }}$ Pin Voltage Switch
- Power Supply Management
- Power Analog Switch


## Features

- Complete PCMCIA V ${ }_{\text {PP }}$ Switch Matrix in a Single IC
- Digital Selection of $0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{PP}}$, or High Impedance Output
- No V ${ }_{\text {PP OUT }}$ Overshoot or Switching Transients
- Break-Before-Make Switching
- Low Power Consumption
- $120 \mathrm{~mA} \mathrm{~V}_{\mathrm{PP}}(12 \mathrm{~V})$ Output Current
- Optional Active Source Clamp for Zero Volt Condition
- 3.3V or 5V Supply Operation
- 8-Pin SOIC Package


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC2557BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin SOIC |
| MIC2557BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |

## Typical Application

## Pin Configuration



Hi-ZI $\overline{\text { Low }}$ Control
ENO

S.O. and DIP Packages

## Simplified Block Diagram

| EN1 | EN0 | Hi-Z/ $\overline{\text { LOW }}$ | $\mathbf{V}_{\text {PP OUT }}$ |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 V , (Sink current) |
| 0 | 0 | 1 | Hi-Z (No Connect) |
| 0 | 1 | x | $\mathrm{V}_{\mathrm{CC}}$ (3.3V or 5.0V) |
| 1 | 0 | x | $\mathrm{V}_{\mathrm{PP}}$ |
| 1 | 1 | x | Hi Z (No Connect) |



Patents Pending. © 1992, Micrel, Inc. All Rights Reserved.

For a dual PCMCIA Card Socket $V_{P P}$ Switching Matrix, see the MIC2558.

Absolute Maximum Ratings (Notes 1 and 2)
Power Dissipation, $\mathrm{T}_{\text {AMBIENT }} \leq 25^{\circ} \mathrm{C}$ PDIP

SOIC
Derating Factors (To Ambient)
PDIP
SOIC
Storage Temperature
Operating Temperature (Die)
Operating Temperature (Ambient)
Lead Temperature (10 sec)
Supply Voltage, VPP IN
$V_{C C}$
Logic Input Voltages
800 mW
$8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$300^{\circ} \mathrm{C}$
15 V
7.5 V
7.5 V
-5 V to $\mathrm{V}_{\mathrm{DD}}$
Output Current
$V_{P P ~ O U T}=12 \mathrm{~V}$
$V_{P P ~ O U T}=V_{C C}$
600 mA 250mA

## Logic Block Diagram



Electrical Characteristics: (Over operating temperature range with $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\text {PPIN }}=12 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{I H}$ | Logic 1 Input Voltage |  | 2.2 |  |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{~V}_{\text {IN }}($ Max $)$ | Input Voltage Range |  | -5 |  | $V_{D D}$ | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{DD}}$ |  |  | $\pm 1$ | $\mu \mathrm{~A}$ |

OUTPUT

| $\mathrm{V}_{\mathrm{oL}}$ | Clamp Low Output Voltage | $\mathrm{ENO}=\mathrm{EN} 1=\mathrm{HiZ}=0, \mathrm{I}_{\text {SINK }}=1.6 \mathrm{~mA}$ |  | 0.4 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {out }}$, Hi-Z | High Impedance Output Leakage Current | $\begin{aligned} & \mathrm{ENO}=\mathrm{EN} 1=0, \mathrm{HiZ}=1 \\ & 0 \leq \mathrm{V}_{\text {PP OUT }} \leq 12 \mathrm{~V} \end{aligned}$ | 1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {oc }}$ | Clamp Low Output Resistance | Resistance to Ground. $I_{\text {SIIK }}=2 \mathrm{~mA}$ $\mathrm{ENO}=\mathrm{EN} 1=0, \mathrm{HiZ}=0$ | 130 | 250 | $\Omega$ |
| Ro | Switch Resistance, $V_{\text {PP OUT }}=V_{c C}$ | $\mathrm{I}_{\text {PP Out }}=-10 \mathrm{~mA}$ (Sourcing) | 2.5 | 5 | $\Omega$ |
| $\mathrm{R}_{0}$ | Switch Resistance, $V_{\text {PP out }}=V_{\text {PP IN }}$ | $\mathrm{I}_{\text {Pp out }}=-100 \mathrm{~mA}$ (Sourcing) | 0.5 | 1 | $\Omega$ |

SWITCHING TIME (See Figure 1)

| $\mathrm{t}_{1}$ | Delay + Rise Time | $\mathrm{V}_{\text {Pp out }}=0 \mathrm{~V}$ to 5V (Notes 3,5) | 15 | 50 | $\mu \mathrm{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{2}$ | Delay + Rise Time | $\mathrm{V}_{\text {PP OUT }}=5 \mathrm{~V}$ to 12 V (Notes 3,5) | 12 | 50 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{3}$ | Delay + Fall Time | $\mathrm{V}_{\text {PP out }}=12 \mathrm{~V}$ to 5 V (Notes 3,5) | 25 | 75 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{4}$ | Delay + Fall Time | $\mathrm{V}_{\text {Pp out }}=5 \mathrm{~V}$ to 0V (Notes 3,5) | 45 | 100 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{5}$ | Output Turn-On Delay | $\mathrm{V}_{\text {PP OUT }}=\mathrm{Hi}-\mathrm{Z}$ to 5 V (Notes 4,5) | 10 | 50 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{6}$ | Output Turn-Off Delay | $\mathrm{V}_{\text {PP out }}=5 \mathrm{~V}$ to Hi-Z (Notes 4,5) | 75 | 200 | $\mu \mathrm{S}$ |

POWER SUPPLY

| $I_{\text {D }}$ | $\mathrm{V}_{\text {D }}$ Supply Current |  | - | 1 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{cc}}$ Supply Current | $\mathrm{I}_{\text {PP OUT }}=0$ | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {Pp }}$ | $\mathrm{I}_{\text {PP }}$ Supply Current | $\begin{aligned} & V_{\text {PP OUT }}=0 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{PP}} \cdot \mathrm{I}_{\text {PPOUT }}=0 . \\ & \mathrm{V}_{\text {PP OUT } 1}=\mathrm{V}_{\text {PPout } 2}=\mathrm{V}_{\mathrm{Cc}} \end{aligned}$ | $10$ | 10 <br> 40 | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |

## Electrical Characteristics, (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| POWER SUPPLY, continued |  |  |  |  |  |  |
| $V_{C C}$ | Operating Input Voltage |  |  |  |  |  |
| $V_{D D}$ | Operating Input Voltage |  | 2.8 |  | 6 | V |
| $V_{P P I N}$ | Operating Input Voltage |  | 8.0 |  | 14.5 | V |

NOTE 1: Functional operation above the absolute maximum stress ratings is not implied.
NOTE 2: Static-sensitive device. Store only in conductive containers. Handling personnel and equipment should be grounded to prevent damage from static discharge.
NOTE 3: With $R_{L}=2.9 \mathrm{k} \Omega$ and $\mathrm{C}_{\text {ou }}=0.1 \mu \mathrm{~F}$ on $\mathrm{V}_{\text {mour }}$.
NOTE 4: $\quad R_{L}=2.9 k \Omega$. $R_{L}$ is connected to $V_{c C}$ during $t_{5}$, and is connected to ground during $t_{6}$.
NOTE 5: Rise and fall times are measured to $90 \%$ of the difference between initial and final values.


Figure 1. Timing Diagram

## Applications Information

PCMCIA $V_{P P}$ control is easily accomplished using the MIC2557 voltage selector/switch IC. Two control bits determine output voltage and standby/operate mode condition. Output voltages of OV (defined as less than 0.4 V ), $\mathrm{V}_{\mathrm{CC}}(3.3 \mathrm{~V}$ or 5 V ), $\mathrm{V}_{\mathrm{Pp}}$, or a high impedance state, are available. When either the high impedance or low voltage conditions are selected, the device switches into "sleep" mode, and draws only nanoamperes of leakage current.

The MIC2557 is a low-resistance power MOSFET switching matrix that operates from the computer system main power supply. Device power is obtained from $\mathrm{V}_{\mathrm{DD}}$, which may be either 3.3 V or 5 V , and FET drive is obtained from $\mathrm{V}_{\mathrm{PP}}$ IN (usually +12 V ). Internal break-before-make switches determine the output voltage and device mode.

## Supply Bypassing

For best results, bypass $\mathrm{V}_{C C}$ and $\mathrm{V}_{\text {PP IN }}$ at their inputs with $1 \mu \mathrm{~F}$ capacitors. $\mathrm{V}_{\text {PP OUT }}$ should have a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ capacitor for noise reduction and electrostatic discharge (ESD) damage prevention. Larger values of output capacitor will create large current spikes during transitions, requiring larger bypass capacitors on the $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP} \text { IN }}$ pins.


Figure 2. MIC2557 Typical two slot PCMCIA application with dual $\mathrm{V}_{\mathrm{cc}}$ ( 5.0 V or 3.3 V ).


Figure 3. MIC2557 Typical two slot PCMCIA application with single $5.0 \mathrm{~V} \mathrm{~V}_{\mathrm{cc}}$.

## PCMCIA Implementation

The Personal Computer Memory Card International Association (PCMCIA) specification, version 2.0 (September, 1991), requires two $\mathrm{V}_{\mathrm{PP}}$ supply pins per PCMCIA slot. $\mathrm{V}_{\mathrm{PP}}$ is primarily used for programming Flash (EEPROM) memory cards. The two $\mathrm{V}_{\mathrm{PP}}$ supply pins may be programmed to different voltages. Fully implementing PCMCIA specifications requires two MIC2557, and a controller. Figure 2 shows this full configuration, supporting both 5.0 V and 3.3 V $V_{C C}$ operation. Figure 3 is a simplified design with fixed $V_{C C}$ $=5 \mathrm{~V}$. Palmtop computers, where size and battery life are tantamount, can sometimes use a compromise implementation, with $\mathrm{V}_{\mathrm{PP} 1}$ tied to $\mathrm{V}_{\mathrm{PP} 2}$ (see Figure 4).

When a memory card is initially inserted, it should receive $\mathrm{V}_{\mathrm{CC}}$, usually $5.0 \mathrm{~V} \pm 5 \%$. The card sends a handshaking data stream to the controller, which then determines whether or not this card requires $\mathrm{V}_{\mathrm{PP}}$ and if the card is designed for 5.0 V or $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$. If the card uses $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$, the controller commands this change, which is reflected on the $\mathrm{V}_{\mathrm{CC}}$ pins of both the PCMCIA slot and the MIC2557.

During Flash memory programming, the PCMCIA controller outputs a $(1,0)$ to the MIC2557, which connects $\mathrm{V}_{\mathrm{PP} \text { IN }}$ to


Figure 4. MIC2557 Palmtop application. Note that the $\mathrm{V}_{\mathrm{PP} 1}$ and $\mathrm{V}_{\mathrm{PP} 2}$ pins are combined. Although this does not fully satisfy PCMCIA specifications, it simplifies the circuitry and is acceptable in certain applications.
$V_{\text {PP OUT. }}$. The low ON resistance of the MIC2557 switch requires only a small bypass capacitor on $V_{\text {PP OUT }}$, with the main filtering action performed by a large filter capacitor on $\mathrm{V}_{\text {PP IN }}$. The $\mathrm{V}_{\text {PP OUT }}$ transition from $\mathrm{V}_{\mathrm{CC}}$ to 12.0 V typically takes $25 \mu \mathrm{~S}$. After programming is completed, the controller outputs a $(0,1)$ to the MIC2557, which then reduces $V_{\text {PP OUT }}$ to the $\mathrm{V}_{\mathrm{CC}}$ level. Break-before-make switching action reduces switching transients and lowers maximum current spikes through the switch from the output capacitor.

If no card is inserted, or the system is in sleep mode, the controller outputs either a $(0,0)$ or a $(1,1)$ to the MIC2557. Either input places the switch into its shutdown mode, where only a small leakage current flows.

The HiZ/Low input controls the optional logic low output clamp. With HiZ/Low in the high state and ENO = EN1 = 0, $V_{\text {PP OUT }}$ enters a high impedance (open) state. With HiZ/ Low in the low state and $\mathrm{EN} 0=\mathrm{EN} 1=0, \mathrm{~V}_{\mathrm{PP}}$ OUT is clamped to ground, providing a logic low signal. The clamp does not require DC bias current for operation.
MOSFET drive and bias voltage is derived from $V_{P P}$ IN. Internal device control logic is powered from $V_{D D}$, which should be connected to the same supply voltage as the PCMCIA controller (normally either 3.3 V or 5 V ).

## Output Current

MIC2557 output switches are capable of far more current than usually needed in PCMCIA applications. PCMCIA VPP output current is limited primarily by switch resistance voltage drop $(\mathbf{I} \times \mathbf{R})$ and the requirement that $\mathrm{V}_{\mathrm{PP}}$ OUT cannot drop more than $5 \%$ below nominal. $V_{\text {PP OUT }}$ will survive output short circuits to ground if $\mathrm{V}_{\mathrm{PP} \text { IN }}$ and $\mathrm{V}_{\mathrm{CC}}$ are current limited by the regulator that supplies these voltages.

## PCMCIA Dual Card Socket $\mathrm{V}_{\mathrm{pP}}$ Switching Matrix

## Preliminary Information

## General Description

The MIC2558 Dual Vpp Matrix switches the four voltages required by PCMCIA (Personal Computer Memory Card International Association) card $\mathrm{V}_{\mathrm{Pp} 1}$ and $\mathrm{V}_{\mathrm{PP} 2}$ Pins. The MIC2558 provides selectable $0 \mathrm{~V}, 3.3 \mathrm{~V}, 5.0 \mathrm{~V}$, or $12.0 \mathrm{~V}( \pm 5 \%)$ from the system power supply to $\mathrm{V}_{\mathrm{PP} 1}$ and $\mathrm{V}_{\mathrm{PP} 2}$. Output voltage is selected by two digital inputs per $\mathrm{V}_{\mathrm{Pp}}$ pin. Output current ranges up to 120 mA . Four output states, $\mathrm{V}_{\mathrm{Pp}}, \mathrm{V}_{\mathrm{CC}}$, high impedance, and active logic low are available, and $\mathrm{V}_{\mathrm{PP} 1}$ is independent of $\mathrm{V}_{\mathrm{PP} 2}$. An auxiliary control input determines whether the high impedance (open) state or low logic state is asserted.

In standby mode or full operation, the device draws very little quiescent current, typically less than $1 \mu \mathrm{~A}$.

The MIC2558 is available in a 14-pin SOIC and a 14-pin plastic DIP.

## Applications

- PCMCIA V ${ }_{\text {PP }}$ Pin Voltage Switch
- Power Supply Management


## Features

- Complete PCMCIA V ${ }_{\text {PP }}$ Switch Matrix in a Single IC
- Dual Matrix allows independent $\mathrm{V}_{\mathrm{PP} 1}$ and $\mathrm{V}_{\mathrm{PP} 2}$
- Digital Selection of $\mathrm{OV}, \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{PP}}$, or High Impedance Output
- No $V_{\text {PPOUT }}$ Overshoot or Switching Transients
- Break-Before-Make Switching
- Ultra Low Power Consumption
- $120 \mathrm{~mA} \mathrm{~V}_{\mathrm{PP}}(12 \mathrm{~V})$ Output Current
- Optional Active Source Clamp for Zero Volt Condition
- 3.3 V or 5 V Supply Operation
- 14-Pin SOIC Package


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC2558BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -pin SOIC |
| MIC2558BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -pin Plastic DIP |

## Typical Application

## Pin Configuration



Absolute Maximum Ratings (Notes 1 and 2)

Power Dissipation, $\mathrm{T}_{\text {AMBIENT }} \leq 25^{\circ} \mathrm{C}$
1 W
800 mW
$8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$300^{\circ} \mathrm{C}$

| Supply Voltage, $\mathrm{V}_{\text {PP IN }}$ | 15 V |
| :---: | ---: |
| $V_{\text {CC }}$ | 7.5 V |
| $\mathrm{~V}_{\mathrm{DD}}$ | 7.5 V |
| Logic Input Voltages | -5 V to $\mathrm{V}_{\mathrm{DD}}$ |
| Output Current (each Output) | 600 mA |
| $\mathrm{~V}_{\text {PP OUT }}=12 \mathrm{~V}$ | 250 mA |
| $\mathrm{~V}_{\text {PP OUT }}=\mathrm{V}_{\mathrm{CC}}$ |  |



Electrical Characteristics: (Over operating temperature range with $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~V}_{P P I N}=12 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IN }}($ Max $)$ | Input Voltage Range |  | -5 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{DD}}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |

## EACH OUTPUT

| $\mathrm{V}_{\mathrm{OL}}$ | Clamp Low Output Voltage | $\mathrm{ENO}=\mathrm{EN} 1=\mathrm{HiZ}=0, \mathrm{I}_{\text {SINK }}=1.6 \mathrm{~mA}$ |  | 0.4 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IOUT, Hi-Z | High Impedance Output Leakage Current | $\begin{aligned} & \mathrm{EN} 0=\mathrm{EN} 1=0, \mathrm{HiZ}=1 . \\ & 0 \leq \mathrm{V}_{\mathrm{PP} \text { OUT }} \leq 12 \mathrm{~V} \end{aligned}$ | 1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{OC}}$ | Clamp Low Output Resistance | Resistance to Ground. $I_{\text {SINK }}=2 \mathrm{~mA}$ $\mathrm{ENO}=\mathrm{EN} 1=0, \mathrm{HiZ}=0 .$ | 130 | 250 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance, $\mathrm{V}_{\text {PP OUT }}=\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{I}_{\mathrm{PP} \text { OUT }}=-10 \mathrm{~mA}$ (Sourcing) | 2.5 | 5 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance, $V_{\text {PP OUT }}=V_{\text {PP IN }}$ | $\mathrm{I}_{\text {PP OUT }}=-100 \mathrm{~mA}$ (Sourcing) | 0.5 | 1 | $\Omega$ |

SWITCHING TIME (See Figure 1)

| $t_{1}$ | Delay + Rise Time | $V_{\text {PP OUT }}=0 \mathrm{~V}$ to 5 V (Notes 3,5) | 15 | 50 | $\mu \mathrm{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{2}$ | Delay + Rise Time | $\mathrm{V}_{\text {PP OUT }}=5 \mathrm{~V}$ to 12V (Notes 3,5$)$ | 12 | 50 | $\mu \mathrm{S}$ |
| $t_{3}$ | Delay + Fall Time | $\mathrm{V}_{\text {PP OUT }}=12 \mathrm{~V}$ to 5V (Notes 3,5) | 25 | 75 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{4}$ | Delay + Fall Time | $\mathrm{V}_{\text {PP OUT }}=5 \mathrm{~V}$ to $0 \mathrm{~V}($ Notes 3, 5) | 45 | 100 | $\mu \mathrm{S}$ |
| $t_{5}$ | Output Turn-On Delay | $\mathrm{V}_{\text {PP OUT }}=\mathrm{Hi}-\mathrm{Z}$ to $5 \mathrm{~V}($ Notes 4, 5) | 10 | 50 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{6}$ | Output Turn-Off Delay | $V_{\text {PP OUT }}=5 \mathrm{~V}$ to Hi-Z (Notes 4, 5) | 75 | 200 | nS |

POWER SUPPLY

| ${ }^{\text {DD }}$ | $V_{\text {DD }}$ Supply Current |  | - | 1 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{C C}$ Supply Current | $\mathrm{I}_{\text {PP OUT }}=0$ | - | 1 | $\mu \mathrm{A}$ |
| $I_{\text {PP }}$ | IPP Supply Current | $\begin{aligned} & V_{\text {PP OUT1 }}=V_{\text {PPOUT2 }}=0 \mathrm{~V} \text { or } \mathrm{V}_{\text {PP }} \\ & \text { IPPOUT }=0 . \end{aligned}$ | - | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {PP OUT1 }}=\mathrm{V}_{\text {PPOUT2 }}=\mathrm{V}_{\mathrm{CC}}$ | 20 | 80 | $\mu \mathrm{A}$ |

## Electrical Characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| POWER SUPPLY, continued |  |  | 6 | $V$ |  |  |
| $V_{C C}$ | Operating Input Voltage |  |  |  |  |  |
| $V_{D D}$ | Operating Input Voltage |  | 8.8 |  | 6 | $V$ |
| $V_{P P I N}$ | Operating Input Voltage |  | 8.0 |  | 14.5 | $V$ |

NOTE 1: Functional operation above the absolute maximum stress ratings is not implied.
NOTE 2: Static-sensitive device. Store only in conductive containers. Handling personnel and equipment should be grounded to prevent damage from static discharge.
NOTE 3: With $R_{L}=2.9 \mathrm{k} \Omega$ and $C_{\text {OUT }}=0.1 \mu \mathrm{~F}$ on $\mathrm{V}_{\text {PP OUT }}$.
NOTE 4: $\quad R_{L}=2.9 k \Omega . R_{L}$ is connected to $V_{c c}$ during $t_{5}$, and is connected to ground during $t_{6}$. NOTE 5: Rise and fall times are measured to $90 \%$ of the difference of initial and final values.


## Applications Information

PCMCIA $\mathrm{V}_{\mathrm{PP}_{1}}$ and $\mathrm{V}_{\mathrm{PP} 2}$ control is easily accomplished using the MIC2558 voltage selector/switch IC. Two control bits per $\mathrm{V}_{\text {PP OUT }}$ pin determine output voltage and standby/ operate mode condition. Output voltages of 0 V (defined as less than 0.4 V$), \mathrm{V}_{\mathrm{CC}}(3.3 \mathrm{~V}$ or 5 V$), \mathrm{V}_{\mathrm{PP}}$, or a high impedance state, are available. When either the high impedance or low voltage conditions are selected, the device switches into "sleep" mode and draws only nanoamperes of leakage current.

The MIC2558 is a dual low-resistance power MOSFET switching matrix that operates from the computer system main power supply. Device power is obtained from $\mathrm{V}_{\mathrm{DD}}$, which may be either 3.3 V or 5 V , and FET drive is obtained from $\mathrm{V}_{\mathrm{PP}} \mathrm{IN}$ (usually +12 V ). Internal break-before-make switches determine the output voltage and device mode. $\mathrm{V}_{\mathrm{PP} 1}$ and $\mathrm{V}_{\mathrm{PP} 2}$ are completely indepenent from each other.

## Supply Bypassing

For best results, bypass $V_{C C}$ and $V_{P P ~ I N}$ inputs with $1 \mu \mathrm{~F}$ capacitors. Both $\mathrm{V}_{\text {PP OUT }}$ pins should have a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ capacitor for noise reduction and electrostatic discharge (ESD) damage prevention. Larger values of output capacitor will create large current spikes during transitions, requiring larger bypass capacitors on the $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP} \text { IN }}$ pins.


Figure 2. MIC2558 Typical two slot PCMCIA application with dual $\mathrm{V}_{\mathrm{cc}}(5.0 \mathrm{~V}$ or 3.3 V$)$.


Figure 3. MIC2558 Typical two slot PCMCIA application with single $5.0 \mathrm{~V} \mathrm{~V}_{\mathrm{cc}}$.

## PCMCIA Implementation

The Personal Computer Memory Card International Association (PCMCIA) specification, version 2.0 (September, 1991), requires two $\mathrm{V}_{\mathrm{PP}}$ supply pins per PCMCIA slot. V PP is primarily used for programming Flash (EEPROM) memory cards. The two $\mathrm{V}_{\mathrm{PP}}$ supply pins may be programmed to different voltages. Fully implementing PCMCIA specifications requires a MIC2558 and a controller. Figure 2 shows this full configuration, supporting both 5.0 V and $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ operation. Figure 3 is a simplified design with fixed $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
When a memory card is initially inserted, it should receive $\mathrm{V}_{\mathrm{CC}}$ - usually $5.0 \mathrm{~V} \pm 5 \%$. The card sends a handshaking data stream to the controller, which then determines whether or not this card requires $\mathrm{V}_{\mathrm{PP}}$ and if the card is designed for 5.0 V or $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$. If the card uses $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$, the controller commands this change, which is reflected on the $\mathrm{V}_{\mathrm{CC}}$ pins of both the PCMCIA slot and the MIC2558.

During Flash memory programming, the PCMCIA controller outputs a $(1,0)$ to one or both halves of the MIC2558, which connects $\mathrm{V}_{\text {PP IN }}$ to $\mathrm{V}_{\text {PP OUT1 }}$ and/or $\mathrm{V}_{\text {PP OUT2. }}$. The low ON resistance of the MIC2558 switch requires only a small bypass capacitor on the $\mathrm{V}_{\text {PP OUT }}$ pins, with the main filtering
action performed by a large filter capacitor on $\mathrm{V}_{\mathrm{PP}}$ IN. The $\mathrm{V}_{\text {PP OUT }}$ transition from $\mathrm{V}_{\text {CC }}$ to 12.0 V typically takes $25 \mu \mathrm{~S}$. After programming is completed, the controller outputs a $(0,1)$ to the MIC2558, which then reduces $\mathrm{V}_{\text {PP OUT }}$ to the $\mathrm{V}_{\mathrm{CC}}$ level. Break-before-make switching action reduces switching transients and lowers maximum current spikes through the switch from the output capacitor.

If no card is inserted, or the system is in sleep mode, the controller outputs either a $(0,0)$ or a $(1,1)$ to the MIC2558. Either input places the switch into shutdown mode, where current consumption drops even further.

The Hiz/Low input controls the optional logic low output clamp. With HiZ/Low in the high state and $\mathrm{ENO}=\mathrm{EN} 1=0$, $\mathrm{V}_{\text {PP OUT }}$ enters a high impedance (open) state. With HiZ/ Low in the low state and $\mathrm{ENO}=\mathrm{EN} 1=0, \mathrm{~V}_{\text {PP OUT }}$ is clamped to ground, providing a logic low signal. The clamp does not require any DC bias current for operation.

MOSFET drive and bias voltage is derived from $\mathrm{V}_{\mathrm{PP}}$ IN . Internal device control logic is powered from $\mathrm{V}_{\mathrm{DD}}$, which should be connected to the same supply voltage as the PCMCIA controller (normally either 3.3 V or 5 V ).

## Output Current

MIC2558 output switches are capable of far more current than usually needed in PCMCIA applications. PCMCIA VPP output current is limited primarily by switch resistance voltage drop ( $\mathbf{I} \times \mathbf{R}$ ) and the requirement that $\mathrm{V}_{\text {PP OUT }}$ cannot drop more than $5 \%$ below nominal. VPP OUT will survive output short circuits to ground if $\mathrm{V}_{\text {PP IN }}$ or $\mathrm{V}_{\mathrm{CC}}$ are current limited by the regulator that supplies these voltages.


## $V_{C C}$ Switching and Control Block

Figure 3. Full PCMCIA Implementation of $\mathrm{V}_{\mathrm{pp}}$ and $\mathrm{V}_{\mathrm{cc}}$ switching using MIC2558 and MIC2951 voltage regulator.

## General Description

The MIC5009 is a highly versatile MOS oscillator and divider chain manufactured by Micrel using a depletion-load ionimplantation process and P -channel technology. The 16 -pin DIP package provides frequency division ranges from 1 to 36 $\times 10^{8}$. The circuit will operate from any of three frequency sources: the internal oscillator with an external RC combination, the internal oscillator with an external crystal, or with an externally-applied TTLsignal. Control inputs provide additional versatility and allow the circuit to be used in a variety of applications including instruments, timers, and clocks.
The MIC5009 consists basically of a series of counters, selectable via an internal multiplexer. The $\div 10^{1}$ counter output is used to generate an internal clock signal for the $10^{2}$ through $36 \times 10^{8}$ counter stages, which are fully synchronous with each other.

With an input frequency of 1 MHz , the MIC5009 provides the basic time periods necessary for most frequency measuring instruments, i.e., $1 \mu \mathrm{~S}$ through 100 seconds. One-minute, ten-minute, and one-hour periods are also available using a 1 MHz input. Using a $1 / 1.2 \mathrm{MHz}$ input, the MIC5009 can also provide a $50 / 60 \mathrm{~Hz}$ output for accurate generation of line frequencies in portable instruments or clocks.

## Features

- Ion-implanted for full TTL/DTL compatibility
- Internal clock operates from:

External signal External RC network External crystal

- Operates DC to above 1 MHz
- Binary-encoded for frequency selection
- Resettable to highest or lowest state
- Twenty different modes of division


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC5009CN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 16 -pin Plastic DIP |

Functional Diagram


## Pin Configuration



Figure 1

## Absolute Maximum Ratings*

Voltage on Any Terminal
Relative to $\mathrm{V}_{\mathrm{SS}}$

$$
+0.3 \mathrm{~V} \text { to }-20 \mathrm{~V}
$$

Operating Temperature Range
(Ambient)
Storage Temperature Range
(Ambient)

$$
\begin{array}{r}
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\end{array}
$$

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Electrical Characteristics - DC

$\left(\mathrm{V}_{\mathrm{SS}}=+5 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{GG}}=-12.0 \mathrm{~V} \pm 20 \% ; 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right.$ unless otherwise noted)

| Symbol | Parameter | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SS }}$ | Supply Voltage | +4.5 |  | +5.5 | V |  |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | 0.0 |  | 0.0 | V |  |
| $\mathrm{V}_{\mathrm{GG}}$ | Supply Voltage | -9.6 |  | -14.4 | V |  |
| $\mathrm{I}_{\text {SS }}$ | Supply Current, $\mathrm{V}_{\text {SS }}$ |  | 6.0 | 11.0 | mA | Note 1 |
| $\mathrm{I}_{\mathrm{GG}}$ | Supply Current, $\mathrm{V}_{\mathrm{GG}}$ |  | 6.0 | 11.0 | mA |  |
| R | Feedback Resistance | 0.1 |  | 2.5 | $\mathrm{M} \Omega$ | Figure 3 |
| $\mathrm{V}_{\text {IL }}$ | Input Voltage, Logic 0, Reset Inputs Reset (Bypass Mode) All Other Logic Inputs | $\begin{gathered} 0.0 \\ \mathrm{~V}_{\mathrm{GG}} \end{gathered}$ |  | $\begin{array}{\|c\|} \hline 0.8 \\ \mathrm{~V}_{\mathrm{GG}}+1.0 \\ 0.8 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | Note 2 |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage, Logic 1, All Logic Inputs | $\mathrm{V}_{S S}-1.0$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}+0.3$ | V | Note 2 |
| $I_{1 L}$ | Input Current, Logic 0 |  |  | -1.6 | mA | Note 2; $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Voltage, Logic 0 |  |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}^{*}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage, Logic 1 | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-40 \mu \mathrm{~A}^{*}$ |

## Electrical Characteristics - AC

$\left(\mathrm{V}_{\mathrm{SS}}=+5 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{DD}}=-12.0 \mathrm{~V} \pm 20 \% ; 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right.$ unless otherwise noted)

| Symbol | Parameter | Min. | Typ. $\dagger$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {XTAL }}$ | Crystal Frequency | 0.1 |  | 2.0 | MHz |  |
| $\mathrm{f}_{\mathrm{RC}}$ | RC Frequency | dc |  | 200 | kHz |  |
| $\mathrm{f}_{\text {EXT }}$ | External Frequency | dc |  | 2.0 | MHz |  |
| $\mathrm{t}_{\mathrm{PL}}$ | Logic 0 Pulse Width, $\overline{\text { CLAMP }}$ | 1/2fosc |  |  |  | Note 5 |
|  | EXT IN | 200 |  |  | nS |  |
| $\mathrm{t}_{\mathrm{PH}}$ | Logic 1 Pulse Width, EXT IN | 200 |  |  | nS |  |
|  | RESET MAX | 10.0 |  |  | $\mu \mathrm{S}$ |  |
|  | RESET 0 | 10.0 |  |  | $\mu \mathrm{S}$ |  |
| $\mathrm{fS}_{\text {TA }}$ | Frequency Stability w/Volt. Change, RC Mode w/Temp. Change, RC Mode Crystal Mode |  | $\begin{array}{r}  \pm 3.0 \\ -0.2 \end{array}$ |  | $\begin{aligned} & \% / \mathrm{V} \\ & \% /{ }^{\circ} \mathrm{C} \end{aligned}$ | Note 3 <br> Note 4 |
| $t_{\text {EE }}$ | Jitter, Edge-to-Edge Variation |  |  | 15 | nS | Temp. \& Supply Voltage Constant |

## NOTES:

$\dagger$ Typical values at $\mathrm{V}_{\mathrm{SS}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

1. Logic inputs at $V_{S S}$, output open-circuited. Each logic input (see Note 2) contributes an additional 1.6 mA (max) to ISS when at logic 0 level.
2. Logic inputs are RESET MAX, RESET 0. Address inputs: EXT IN, EXT/INT, and CLAMP.
3. Frequency variations due to power supply changes only.
4. Crystal mode stability is dependent upon crystal.
5. Minimum logic 0 time at $\overline{\text { CLAMP }}$ input is $50 \%$ of oscillator period ( $\mathrm{fOSC}=$ oscillator frequency)

* $\mathrm{V}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{OL}}$ apply only to TIME OUT.

The time-base output (TIME OUT) is a square wave; its frequency is determined by the selected counter division, and by the oscillator or external input frequency. The falling edge of the output square wave should be used to control external circuitry.

## Division Modes vs. Control Inputs

## Table 1



* SPECIAL ADDRESSES:

| 0000 | - Oscillator signal selected by EXT/INT appears at TIME OUT |
| :--- | :--- |
| 1100 or 1101 | - Forces TIME OUT to logic 0 level |
| 1111 | - Signal at EXT IN appears at TIME OUT |
| Logic $1=$ High $=\mathrm{V}_{\mathrm{SS}}$ |  |
| Logic $0=$ Low $=\mathrm{V}_{\mathrm{DD}}$ |  |

## RC Operation



Figure 3

## Crystal Operation



Figure 4

## Functional Description

## TIME OUT, Pin 1

TIME OUT is the output of the divider chain. It is a square wave whose period depends upon the division mode. For this reason, external circuitry should be triggered on the falling edge of this signal.

## $V_{D D}$, Pin 2

$V_{D D}$ is normally ground for the chip and the other supply voltages are measured with respect to $\mathrm{V}_{\mathrm{DD}}$.

## EXT IN, Pin 3

When using an external frequency source to operate the MIC5009, the signal should be applied at EXT IN and EXT/ INT should be brought to a logic 1 level. The counters are incremented on the falling edge of EXT IN and the signal applied to this pin must be TTL-compatible. When unused, this pin can be tied either high or low.

## RESET 0, Pin 4

A positive going pulse of $10 \mu$ S or longer applied to RESET 0 will reset the counters to their lowest state. Taking RESET 0 to the most negative voltage, $\mathrm{V}_{\mathrm{GG}}$, allows bypassing portions of the divider chain for testing or other purposes according to Table 1.

## EXT/INT, Pin 5

A logic 1 level on EXT/INT will gate the signal present at EXT IN through to the counters. A logic 0 level applied to EXT/INT will gate the internal oscillator (RC/crystal) through to the counters.

## RESET MAX, Pin 6

A positive going pulse of $10 \mu \mathrm{~S}$ or longer on RESET MAX will reset counters to their highest state. RESET MAX enables the user to set up the counters to provide a falling TIME OUT edge at the next oscillator cycle or negative going EXT IN, regardless of which divider chain is selected.

Taking RESET MAX to the most negative voltage, $\mathrm{V}_{\mathrm{GG}}$, allows bypassing portions of the divider chain for testing or other purposes given in Table 1.

## $\overline{\text { CLAMP, }}$ Pin 7

$\overline{\mathrm{CLAMP}}$ is used in conjunction with the RC mode of operation. Its purpose is to provide accurate start-up operations.

When $\overline{C L A M P}$ is taken to a logic 0 level, the internal circuitry is held at a fixed reference voltage. Then, when CLAMP is taken to a logic 1 level, the oscillator's first cycle will be a full cycle.

## FEEDBACK 1 and FEEDBACK 2, Pins 8 and 9

FEEDBACK 1 and FEEDBACK 2 are oscillator ports. Operation in the RC mode is achieved as shown in Figure 3. Frequency is approximately $0.8 / \mathrm{RC}$. R must be greater than or equal to $10 \mathrm{k} \Omega$ and $C$ must be greater than or equal to 25 pF for proper operation. Operation in the crystal oscillator
mode is shown in Figure 4. The crystal operates in the parallel resonant mode, should operate properly with a 5 mW drive, and should have a loading capacitance ( $\mathrm{C}_{\mathrm{L}}$ ) of $\leq 32 \mathrm{pF}$. Values for the resistors are chosen to bias the internal circuitry for optimum performance. The two capacitors are chosen to provide the loading capacitance $\left(\mathrm{C}_{\mathrm{L}}\right)$ specified for the selected crystal. The series combination of C1 and C2 should not exceed the value of $C_{L}$.

## OSC OUT, Pin 10

The oscillator output, provided at Pin 10, is not a true logic output but may be used to drive a high impedance device such as other MOS circuitry. OSC OUT reflects the state of the internal oscillator.

## $2^{3}, 2^{2}, 2^{1}$, and $\mathbf{2}^{0}$, Pins 11 through 14

The division selector inputs are used to select the ratio of the TIME OUT frequency to the oscillator input frequency. The effect of specific combinations of logic levels on these pins is shown in Table 1. Note that when all division selector inputs are high, the signal applied to EXT IN appears at the TIME OUT output. Also when RESET 0 and RESET MAX are used in conjunction with the division selector inputs, several more modes can be accessed. (See Table 1.)

## $V_{\text {SS }}$, Pin 15

$\mathrm{V}_{\mathrm{SS}}$ is the positive supply voltage and should be maintained at $5 V_{D C} \pm 10 \%$ with respect to $V_{D D}$.

## VGG, Pin 16

$V_{G G}$ is the negative supply voltage and should be maintained at -12 Vdc with respect to $\mathrm{V}_{\mathrm{DD}}$.

Figure 5 shows a very simple test circuit which demonstrates the MIC5009 in the crystal oscillator mode. The division selector switches control the divide mode. The output frequency will be related to the 1 MHz oscillator frequency according to Table 1.

## Simple Test Configuration



Figure 5

## SECTION 9: MICREL SERVICES AND SPECIAL PRODUCTS

Custom IC Capability ..... 9-2
Wafer Foundry Services ..... 9-3
IC Testing Services ..... 9-8
Source for Mature or Discontinued Integrated Circuits ..... 9-10
Radiation Hardened Integrated Circuits ..... 9-15

# Micrel Services and Special Products 

## Micrel Services and Special Products

Choice . . . the freedom to select what suits you best. The ability to choose is your reward when you go with Micrel. Whether you need full design and fabrication services, or a little relief for your fab or test facility during a peak production crisis, Micrel offers a wide range of choices to fulfill your digital and analog semiconductor processing requirements.

This section describes some of Micrel's service and special product offerings, including:

1. Custom IC Capability

Supporting processes for:
Bipolar
CMOS - Silicon Gate or Metal Gate
Merged technology (BiCMOS, BCD)
Custom Design Services
Internal design group - linear, digital
Process-qualified contract design services
2. Foundry Services

Processes optimized to customer recipes
Meets Mil-Spec requirements
Full service
Process engineering
Prototype development
Production facility
3. IC Testing Services

Inspection
Upgrade screening (burn-in)
Class testing
Electrical test/sort
4. Source for Discontinued ICs

Micrel alternative to last-time-buy problem
Micrel alternative to OEM final-run problem
Extended-life Mil-Spec products
5. Radiation Hardened ICs

## Custom IC Capability

Micrel provides a complete solution for custom product design and development of customer-specific ICs to Mil-Spec standards. Our IC design specialists have the experience, organization, and resources to deliver - from concept to production - fast turn-around, high-quality circuits for a wide variety of applications and processes.

Micrel has assembled a team of design specialists experienced in both digital and analog disciplines and industrystandard design rules. In addition to designing our own product line, this team has successfully generated microprocessor, memory, logic control and other designs for a broad range of custom, commercial, and military grade devices. They are uniquely qualified in combining digital, analog, and mixed-mode circuits for high-voltage and lowvoltage integrated circuits.

Micrel has built a management team experienced in the implementation of high-yield designs. Micrel can take your project from any stage - functional specification, block diagram, circuit design, database tape or PG tape-to any desired level of completion - processed silicon, tested die or graded, packaged product.

Micrel has provided our design team with the latest CAD/ CAM systems, engineering tools for circuit simulation, emulation, and verification, as well as complete foundry and test facilities that include electrical and environmental cycling.

In addition to the company's internal design staff, Micrel maintains on-going relationships with pre-qualified design consulting firms. The result is the ability to deliver, with maximum flexibility, short development-cycle ICs at very attractive prices.

## Supported Processes

Micrel maintains a library of proven, high-yield, configurable processes for the following technologies:

Standard NMOS, CMOS, PMOS, Bipolar, and BiCMOS
Single or double CMOS - Silicon Gate or Metal Gate
Exclusive merged-technology - Bipolar/CMOS/DMOS (BCD)
These process libraries, which can help you get your design to market faster, are a direct result of Micrel's long experience in manufacturing the company'sstandard products and custom ICs in our own foundry. A detailed discussion of Micrel's process and foundry capabilities is provided later in this chapter.

## The Leader in Smart Power Design

Micrel design specialists are experts in Intelligent Power technology. Through the company's experience in developing and producing our highly successful ASIS ${ }^{\text {TM }}$ semiconductor product line, Micrel is now the leading source of design support for this fast growing IC market segment.

Micrel's expertise in interfacing low-voltage analog and digital signal processing circuits to high-voltage high-power electrical and electro-mechanical components makes us uniquely qualified. Micrel can help you provide cost-effective, reliable solutions for high-voltage interface applications in:

- Transportation
- Telecommunications
- Avionics
- Medical
- Industrial
- Computers
- Office automation
- Motor control
- Power supplies
- Solenoid/actuator control
- HV physiological stimulus
- Process control
- Peripheral drive control
- Print-head drivers
- Display Products
- Sensor Controllers
- Battery-powered vehicles


## You're in Control

When you work with the Micrel custom design team, you retain control of your own product. Our engineers will work with you as technical consultants to help you determine the feasibility, production requirements and specifications of your project. Micrel's goal is to see that your specifications are met.

Micrel's designers will generate layouts and develop a database for your circuit using industry-standard design rules appropriate for the process technology being implemented. Prior to release, the circuit database is checked against your specification for electrical and design-rule violations until it is error-free.

Micrel's engineers review device characterization data and evaluate functional and parametric requirements to ensure compliance with your specification prior to approval of the prototype. Full functional and environmental parametric test programs, designed to your specifications, are used for final product testing.

## Foundry Services

The Micrel Wafer Fabrication Division offers foundry services to commercial or military IC designers and manufacturers who seek a production solution compatible with their specific application or technology needs. The Micrel foundry provides a variety of wafer processing resources which can address your unique requirements for short runs or volume production of devices to $2 \mu \mathrm{~m}$ geometries.

Micrel has a modern fabrication facility using projection lithography (4 inch), positive or negative resist, all-dry-etch and "all-implanted" processing, in-house implant and sputtered metal, and has the capability to produce up to 10,000 wafers/ month. Sophisticated measurement equipment is used to monitor and record line widths, particle levels, film thicknesses, and other important parameters; final electrical characterization of the wafer test die is provided by automated test equipment.

Micrel has combinations of design, process and foundry services which are planned to fit your exact needs. There are a number of options you can select from. Each choice is designed to match your specific situation or requirements to the appropriate Micrel solution:

1. Foundry Micrel duplicates your process (Customer-owned tooling)
2. R\&D Foundry Micrel develops a new process to meet your unique need
3. Semi-custom Micrel's technology, your design, Micrel's process
4. Custom Your circuit, Micrel's technology, design, and process
5. Full service Your specification, Micrel's design, technology, process, test and packaging

## Micrel's Process Advantage

Micrel will optimize our processes to your needs. This approach to contract foundry business stands apart from others in the industry. Because of Micrel's long-term expertise in foundry operations, and the company's stringent quality control and in-process test procedures, you don't have to modify your needs to match the company's foundry process.

For manufacturers looking to off-load excess production, this means that you can expect the same quality and performance from Micrel produced parts as from those produced in your own facility.

For developers looking for short production runs, this means that you don't have to compromise your design to achieve the prototype results you seek.

## The Full Service Foundry

When you choose Micrel for your wafer fabrication needs, you get a full service foundry capable of providing engineering support for your product's design, process, production, packaging, and reliability requirements. The same technical staff that has made Micrel IC products world-renown for innovation, quality and performance is available to assist you in evaluating your circuit design, process recipe or test system for your semiconductor devices.

Micrel wafer fab has installed a real time, computer controlled, work-in-progress (W.I.P.) tracking system that provides continuous information on the location of lots, inventory by part type, inventory by process type and automatically projects the shipping date based on the latest activity. Visual indication of line location relative to line completion makes it easy to track complex processes of varied length. This provides an instant indication of percent completion of lots and reports "run holds", reasons, and actions. An ongoing customer may tie into the computer network and have real time information on his part types or can receive a daily transmission of W.I.P. status.

Two examples of the Micrel foundry commitment to service are Computer Aided Design (CAD) support and customized test patterns. Micrel CAD support helps you with often overlooked tasks such as alignment marks and scribe lines. Micrel can also order your masks from the mask vendor and ensure that they are built correctly. Unlike most foundries, Micrel will match your layout rules or design requirements with a customized wafer test pattern. This gives you many practical advantages:

- Yield Improvement/Process Development. Custom test structures, equipped with Spreading Resistance Profile (SRP) bars and optimized for your particular product, streamline data collection and provide an accurate means of characterizing your process.
- Correlation with Simulations. Personalized test patterns provide custom geometry devices that can confirm CAD models. Breadboarding, reliability testing, and evaluating radiation hardened characteristics are other benefits.

You have a choice in selecting the classification and quality standards to which your devices are manufactured. The highly-effective Micrel Quality Program, used for the production of our own commercial ICs, is our default standard. You may also select upgrades to: industrial Class B, military Class S or Class B (MIL-STD-883) including full radiation hardening (RADHARD), or custom production requirements designed to your particular specification definitions.

## Process Capabilities

A well documented and controlled computer generated process traveler gives Micrel the capability to run a wide variety of MOS and bipolar technologies to $2 \mu \mathrm{~m}$ design rules. These include single and double metal, single and double poly, as well as special variations of field and gate oxides for linear and digital devices.

For analog devices, Micrel can add DMOS or bipolar devices to CMOS technologies, CMOS devices to bipolar technologies, thin-film resistors, zener-zap devices, special capacitors, and many other enhancements. Micrel technologies and specification controls produce devices over a broad range of performance capabilities:

```
Bipolar - 10, 20, 30, 40 Volts*
BiCMOS - 10, 20, 30, 40 Volts*
BCD - 10, 40, 70, 150 Volts*
CMOS Si Gate - 5, 10, 15, 20,25 Volts*
CMOS Metal Gate - 5, 10, 20, 45, 60 Volts*
PMOS and NMOS Metal Gate -5, 10, 20, 45 Volts*
```

The accompanying tables and summaries in this section provide some examples of the MicrelWaferFabrication Division process capabilities. While this information is comprehensive, it is not necessarily complete. Micrel continually reviews and updates its process and production capabilities as part of our commitment to keep pace with the leading edge of the semiconductor industry. For information on the company's most current processes and capabilities, contact your Micrel sales representative.

* Operating voltage. Maximum voltage is $30 \%$ to $100 \%$ higher.

MICREL STANDARD PROCESSES AND TECHNOLOGY SUMMARY

| [See legend for description of <br> (1) through (10)] |  |  |  | $\begin{aligned} & (1) \\ & \text { SPEC } \\ & \text { NO. } \end{aligned}$ | (2) BKDN V | $\begin{aligned} & \text { (3) } \\ & \text { OX } \\ & \text { THK } \end{aligned}$ | $\begin{gathered} \text { (4) } \\ \text { RST } \\ \text { TYPE } \end{gathered}$ | (5) <br> PLY <br> NO. | (6) <br> MTL <br> NO. | (7) <br> WELL <br> TYPE | $\begin{gathered} \text { (8) } \\ \text { LDD } \\ \text { OPTN } \end{gathered}$ | $\begin{aligned} & \text { (9) } \\ & \text { LOW } \\ & V \end{aligned}$ | (10) SCHKY OPTN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $2.0 \mu$ | POLY | GATE | CMOS | 032 | 6.0 | 300 | P | 2 | 2 | P | N | - | - |
| $2.5 \mu$ | POLY | GATE | CMOS | 026 | 7.0 | 350 | P | 2 | 2 | P | N | - | - |
| $3.0 \mu$ | POLY | GATE | CMOS | 016 | 8.0 | 400 | P | 2 | 2 | $P$ | N | - | - |
| $3.0 \mu$ | POLY | GATE | CMOS | 2/25 | 8.0 | 400 | P | 2 | 1 | P/N | N | - | - |
| 4.0ر | POLY | GATE | cMOS | 003 | 12 | 500 | P | 1 | 1 | P | N | - | - |
| $5.0 \mu$ | POLY | GATE | cmos | 005 | 16 | 750 | P | 2 | 1 | P | N | - | - |
| $5.0 \mu$ | POLY | GATE | CMOS | 018 | 16 | 750 | N | 2 | 1 | P | N | - | - |
| $5.0 \mu$ | POLY | GATE | cmos | 027 | 18 | 750 | P | 2 | 1 | P | Y | - | - |
| $5.0 \mu$ | POLY | GATE | CMOS | 028 | 30 | 1.0 | P | 2 | 1 | P | Y | - | - |
| 4.0 $\mu$ | POLY | GATE | CMOS | 031 | 20 | 750 | P | 2 | 2 | P | Y | - | - |
| $5.0 \mu$ | POLY | GATE | CMOS | 044 | 20 | 750 | P | 2 | 1 | P | Y | 3.0 | - |
| 4.0 $\mu$ | POLY | GATE | CMOS | 057 | 30 | 1000 | P | 2 | 2 | P | Y | - | - |
| 7.0ر | POLY | GATE | NMOS | 050 | 15 | 1.0 | N | 1 | 1 | - | N | - | - |
| 7.0ر | POLY | GATE | PMOS | 034 | 25 | 1.2 | P | 1 | 1 | - | N | - | - |
| EPI-14 $\mu$ | POLY* | GATE | BICMOS | 047 | 20 | 500 | P | 1 | 2 | P | N | 3.0 | Y |
| EPI-15 $\mu$ | METAL* | GATE | BCD | 041 | 80 | 1.2 | P | - | 2 | P | N | 9.0 | Y |
| EPI-20 $\mu$ | POLY* | GATE | BICMOS | 001 | 35 | 750 | P | 2 | 2 | P | N | 5.0 | Y |
| EPI-20 $\mu$ | POLY* | GATE | BCD | 001 | 140 | 750 | P | 2 | 2 | P | N | 5.0 | Y |
| EPI-14 $\mu$ | POLY* | GATE | BCD | 047 | 70 | 500 | P | 1 | 2 | P | N | 3.0 | Y |
| $5.0 \mu$ | METAL | GATE | CMOS | 015 | 12 | 800 | P | - | 1 | P | N | - | - |
| 6.0 $\mu$ | METAL | GATE | CMOS | 017 | 15 | 800 | P | - | 1 | P | N | - | - |
| $6.0 \mu$ | METAL | GATE | CMOS | 035 | 15 | 800 | N | - | 1 | P | N | - | - |
| $7.0 \mu$ | METAL | GATE | cmos | 029 | 18 | 1.0 | N | - | 1 | P | N | - | - |
| $8.0 \mu$ | METAL | GATE | cmos | 007 | 20 | 1.0 | N | - | 1 | P | N | - | - |
| $9.0 \mu$ | METAL | GATE | CMOS | 009 | 25 | 1.2 | N | - | 1 | P | N | - | - |
| 11.0ر | METAL | GATE | cMOS | 006 | 30 | 1.7 | N | - | 1 | P | N | - | - |
| $12.0 \mu$ | METAL | GATE | CMOS | 008 | 35 | 1.7 | N | - | 1 | P | N | - | - |
| $\underline{16.0 \mu}$ | METAL | GATE | CMOS | 024 | 45 | 2.5 | N | - | 1 | P | Y | 8.0 | - |
| $5.0 \mu$ | METAL | GATE | NMOS | 042 | 13 | 800 | P | - | 1 | - | N | - | - |
| $8.0 \mu$ | METAL | GATE | PMOS | 053 | 20 | 1.2 | N | - | 1 | - | N | - | - |
| $10.0 \mu$ | METAL | GATE | PMOS | 020 | 30 | 1.8 | N | - | 1 | - | N | - | - |
| $12 \mu$ | METAL | GATE | PMOS | 054 | 45 | 2.5 | N | - | 1 | - | N | - | - |
| EPI- $15 \mu$ | METAL* | GATE | BICMOS | 041 | 40 | 1.2 | P | - | 2 | P | N | 6.0 | Y |
| EPI-14 $\mu$ |  |  | BIPOLAR | 014 | 40 | - | N | - | 1 | - | - | - | Y |
| EPI- $13 \mu$ |  |  | BIPOLAR | 014 | 30 | - | N | - | 1 | - | - | - | Y |
| EPI- $11 \mu$ |  |  | BIPOLAR | 014 | 20 | - | N | - | 1 | - | - | - | Y |
| EPI-8 ${ }^{\text {¢ }}$ |  |  | BIPOLAR | 014 | 10 | - | N | - | 1 | - | - | - | Y |
| EPI-8 $\mu$ |  |  | BIPOLAR | 052 | 10 | - | P | - | 2 | - | - | - | Y |

## LEGEND

## (1) Q/A Specification Number 200-0XXX

(2) BREAKDOWN VOLTAGE: BVdss at $1 \mu \mathrm{~A}$ for MOS, LVceo at 1 mA for BiCMOS/Bipolar. In cases where multiple voltage devices exist, the highest voltage Spec is shown. Bipolar and BiCMOS processes have various options on base ohms/ square, BVEBO, BVCBO, and field thresholds.
(3) GATE OXIDE THICKNESS: In Angstroms ( $k A ̊$ if decimal included). If multiple oxides are used, the thinnest is shown.
(4) RESIST TYPE: P for positive, N for negative. All negative processes can be converted to positive. Positive products must use projection master tooling. Negative products may use projection master or working plate tooling.
(5) NUMBER OF POLY LAYERS: Any polysilicon gate process can have a double or triple poly option. Double metal processes are limited to two layers of poly only. Poly or sichrome resistors are available; consult Spec.\#200-0045 for sichrome option.
(6) NUMBER OF METAL LAYERS: Any process (including metal gate) may use double metal (2 layers poly max). Dryetched narrow pitch metal, usually reserved for $3 \mu \mathrm{~m}$ or less, process can be included with other processes also.
(7) WELL TYPE: P for P -well, N for N -well. Any process can be converted from P -well to N -well or vice versa. Most designers choose P-well in an attempt to better optimize K-prime ratios and P-well processes are better suited to N-on-N+EPI options. N-well processes are often chosen to take advantage of NMOS cell libraries existing on $P$ (100) substrate processes.
(8) LDD: Y for yes, N for no. Lightly doped drain (LDD) or some form of drain engineering is an option on all MOS or BiCMOS processes. It is typically used to extend operating voltage, improve output impedance, or reduce drain charge trapping.
(9) LOW VOLTAGE DEVICE: The channel length (in drawn microns) of a low voltage device is shown when this exists. This option is typically used in analog-digital applications where the low voltage device is used for high density digital functions.
(10) SCHOTTKY: Y for yes, — for "Not Applicable" Schottky option.

BIPOLAR, BICMOS TECHNOLOGY SUMMARY

| EPI | TECHNOLOGY ${ }^{1}$ | VOLTS <br> LVCEO | NPN-BASE SHEET- $\rho$ | POWER RANGE |
| :---: | :---: | :---: | :---: | :---: |
| $14 \mu$ | Bipolar | 40 V | $\begin{aligned} & 200 \\ & 175 \\ & 150 \\ & 125 \end{aligned}$ | Low to High |
| $14 \mu$ | BiCMOS | 40 V | $\begin{aligned} & 175 \\ & 125 \end{aligned}$ | Low to High <br> Single/Double Metal |
| $13 \mu$ | Bipolar | 30 V | $\begin{aligned} & 200 \\ & 175 \\ & 150 \\ & 125 \end{aligned}$ | Low to High |
| $11 \mu$ | Bipolar | 20 V | $\begin{aligned} & 200 \\ & 175 \\ & 150 \\ & 125 \end{aligned}$ | Low to High |
| $8 \mu$ | Bipolar | 12 V | $\begin{aligned} & 200 \\ & 175 \end{aligned}$ | Medium |

(1) All of the technologies listed above come with various complementary devices and process additions as noted in the following summaries.

## CMOS PROCESSES

- Numerous digital and analog Si-gate technologies, from $2 \mu \mathrm{~m} / 3 \mathrm{~V}$ to $16 \mu \mathrm{~m} / 45 \mathrm{~V}$
- Anisotropically etched contacts, down to $1.5 \times 2 \mu \mathrm{~m}$
- Anisotropically etched poly, pitch down to $4 \mu \mathrm{~m}(2 \mu \mathrm{~m} /$ $2 \mu \mathrm{~m})$
- Chemically vacuum etched metal, pitch down to $7 \mu \mathrm{~m}$
- Dry etched metal, pitch down to $5 \mu \mathrm{~m}$
- RadHard CMOS Si gate technologies
- $\quad$ Super RadHard CMOS metal gate technologies
- CMOS metal gate technology, down to $5 \mu \mathrm{~m} / 12 \mathrm{~V}$
- Double or triple Poly technology
- Nitride-on-oxide poly-to-poly capacitors
- $\quad$ Sichrome resistor capability, $2 k \Omega /$ square (DACs)
- LDD/MLDD processes for higher voltages
- DDD processes for higher voltages
- $3 \mu \mathrm{~m}$ and $4 \mu \mathrm{~m}$ extended-drain for higher voltage
- Cryogenic-optimized processes
- Buried and surface-channel CCD
- Double-poly EPROM technology
- Gate oxides, down to 200A
- KOH -etch capability for poly-on-nitride gates
- Transient-upset protected CMOS (Neutron-irradiation)
- $\quad \mathrm{N}$ on $\mathrm{N}+\mathrm{CMOS}$ for latch-up reduction
- $\quad \mathrm{P}$ on $\mathrm{P}+\mathrm{CMOS}$ for latch-up reduction
- Retrograde P-well for latch-up reduction
- Optical sensors with nitride-type anti-reflective coating
- Extended-drain CMOS for high-voltage (160V)
- Dielectric isolation capability/experience
- Buried-contact or buried-poly via capability
- CMOS-type Bipolar technology and buried Zeners
- Plasma nitride passivation option
- Military-style nitride-on-oxide metal gate technology
- $\quad 15 \Omega$ to $1 \mathrm{M} \Omega /$ square poly resistors (Stabilized)
- Low-noise processes
- Low-leakage processes
- Contrast-enhanced-material lithography
- Metal fuses


## BIPOLAR PROCESSES

- Bipolar processes from $6 \mu \mathrm{~m} \mathrm{EPI} / 10 \mathrm{~V}$ to $20 \mu \mathrm{~m} \mathrm{EPI} / 170 \mathrm{~V}$
- Schottky diodes available with AI, AISi, $\mathrm{AICu}, \mathrm{AISiCu}$, or Pt/TiW/AI
- Platinum silicide/TiW technology available
- $2 \mathrm{k} \Omega /$ square sichrome resistor capability (DACs)
- Optical sensors with nitride-type anti-reflective coating
- Dielectric isolation capability/experience
- Plasma nitride passivation capability
- Poly-interconnect, resistor, or field-plate option
- Washed-emitter technology
- Poly-emitter technology
- Characterized up/down isolation technology
- Pressure sensors, Hall-effect sensors, optical sensors
- $3 \mu \mathrm{~m}$ thick metal etch capability
- Low-noise processes
- Low-leakage processes
- Zener-zapping
- Metal fuses
- Implanted (Antimony) buried layer


## BiCMOS PROCESSES

- Metal gate CMOS along with power NPNs and power PNPs
- Option to add metal gate LDMOS for no additional masks
- In P-well Si gate or metal gate CMOS technologies, a high performance vertical PNP (separate collector) may be added with one additional N base mask and is supported by predefined macros
- In P-well Si gate CMOS technology, a lateral NPN with good Beta and separate collector may be used and is supported by predefined macros
- BiCMOS options are available which are fully isolated (like Bipolar), just $\mathrm{N}-\mathrm{EPI}$ on $\mathrm{N}+$ starting material, or "No EPI"


## DMOS PROCESSES

- Discrete devices up to 2 GHz and up to 300 watts
- Dual-well metal gate DMOS/CMOS technology to 80 V
- D.I. version of DMOS/CMOS
- Lateral (Si gate or metal gate) or vertical DMOS


## MICREL Si-GATE BIPOLAR-CMOS-DMOS (BCD)

- DMOS/HVPCH and bipolar transistors: $50 \mathrm{~V}, 100 \mathrm{~V}$, or 200 V
- High-voltage CMOS: 45V
- 6V, 7V, 8V Zeners/buried-Zeners
- Pre-tested analog/digital macros
- 5 V -In to 200V-Out translators
- H-bridge capability (All-NCH)
- Double-poly high voltage nitride-on oxide capacitor technology
- Depletion devices
- High voltage resistors: $100 \mathrm{~V} / 200 \mathrm{~V}$
- High-efficiency voltage tripler
- Stabilized BiCMOS band-gap reference
- Over-temp/over-voltage capability
- Sense-FET capability (On-chip)
- Latch-up-proof process
- LDMOS and VDMOS on same wafer
- High voltage (100V/200V) gate VDMOS option
- Option for no-body-effect on VDMOS or HVPCH


## Special Technologies

- Pressure transducer
- Optical sensors
- Hall effect devices
- Solar cells
- Focal plane
- Imaging
- CCD
- Very low threshold
- BiCMOS
- BiCMOS - DMOS (BCD)


## IC Testing Services

Full-service IC screening and high-performance testing continue to be the very foundation of the business, as it has been since Micrel was first started in 1978. What this heritage means to you is an experienced team of experts provides you with high-quality off-load services for screening and testing of your commercial, industrial or military grade VLSI devices.

Over the years, Micrel has continually invested in equipment and facilities that assure you advanced capabilities for component inspection, upgrade-screening, wafer-sort, and electrical testing to meet industrial Class B or MIL-STD 883, Class B or Class $S$ requirements. Micrel uses modern automated test equipment (ATE), wafer probe, and autohandling equipment available forhigh and low temperature production testing.

The choice Micrel offers to you is a facility capable of meeting your specific test needs, whatever they may be. Some of the leading semiconductor manufacturers in the world ship production wafers to Micrel for probe and ink services, thereby freeing large blocks of their own tester time for internal use. Research and development centers rely on Micrel to provide thorough testing of prototype design samples. Other manufacturers use Micrel to assemble, test, and provide $100 \%$ good parts (with performance data certification) for high reliability programs.

Customers like these, who have come to depend on Micrel as their reliable choice for test services, get the results they need because of the company's fundamental commitment to customer satisfaction. Micrel's excellent engineering support and quality control systems insure maximum die-per-wafer yield to exacting customer specifications.

Micrel's complete approach to product reliability means that included in testing services are:

- Automatic lead straightening
- Full ESD handling precautions
- Certificate of Compliance

The quick turn-around policy insures that you get the service you need to meet your customer shipment requirements.

As a full-service test facility, Micrel can provide as much capability as you need for your particular situation.

## Incoming Inspection

Micrel can perform 100\% (or sample) electrical test at any temperature from $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ using automatic device handlers with computer-controlled testers.

You can use Micrel's incoming inspection testing to insure that properly tested product reaches your assembly lines, thereby reducing rework cycles caused when problems go undetected. Quick turn-around times keep your inventory moving. Micrel engineering support will work with your vendors, when required, to solve testing or correlation problems.

## Upgrade Screening

Perform burn-in and testing at hot and cold temperature extremes in order to increase your reliability factor on commercial product. Micrel can provide this logical alternative to purchasing Hi-Rel parts when they are not readily available. Sample testing of package-related tests is also available when hermetic packages are involved.

## Raw Class Testing

Manufacturers may off-load excess testing requirements to Micrel for expert, quick-turn, initial test after assembly. ICs may be drop-shipped from overseas, then forwarded to a specified location after Micrel completes testing and lead straightening.

Micrel is fully qualified to provide an extension to your final test function when necessary to meet your customer demands. Micrel will develop test software and hardware as required, working with your engineering group or customer specifications. Then, Micrel will perform electrical screening to Class B, Class S or to your specification control drawing (SCD) requirements. Groups A, B, C, and D qualification or quality conformance inspection (QCI) as required, can be performed.

Micrel uses automatic handlers for all package types and stringent ESD precautions are in place from incoming acceptance to final ship.

## Assembly and Test

Micrel offers a complete solution if your product requires an uncommon IC package that is not part of your generic part number standard. We will purchase die and packaging, assemble them to your requirements, then screen and test the parts to your specified quality level.

Assembly and test service procedures comply with our standard product quality requirements and customer specifications. Die and certification data from its manufacturer or distributor are visually inspected for acceptability prior to assembly in the plastic or ceramic package that you specify. You may choose either aluminum or gold wire-bond material. Pre-cap visual inspection and certification is performed. Screening and testing is done to the Class S, Class B or SCD requirements that you specify.

The assembly and test program makes it possible for you to ship to your customer good parts with accompanying performance data or certification of compliance.

Test Services Summary
Device classes: Microprocessors, memories, interface logic, linear, TTL, CMOS, ECL, HC/ HCT logic, custom and semicustom logic

Electrical test: Raw class and receiving inspection screening to generic or customer specifications
Wafer sort: Electrical sort with individual wafer or wafer lot summaries
Burn-in:
Lead straightening: Both 300 mil and 600 mil packages
Environmental Test: Stabilization bake, temperature cycle and quality conformance inspection

Military test: Full MIL-STD 883C, Class S or Class B screening or commercial upgrading, automatic high/low temperature

Engineering test: Device characterization, statistical data, histograms, schmoo plots, electrical failure analysis, and vendor qualification
Test software: Over 600 programs currently available, custom test programming available for all IC products or discrete devices

## Test Equipment (Partial list)

ATE Systems:

Wafer Probers: $\quad$ Electroglass, 6 ea. hot chuck, 3, 4, and 5-inch wafers
Autohandlers: MCT, 5 ea. DIP, 300 and 600 mil, $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+150^{\circ} \mathrm{C}\right)$
MCT, 1 ea. LCC/PLCC $\left(-55^{\circ} \mathrm{C}\right.$ to $+150^{\circ} \mathrm{C}$ )

Delta, 1 ea. DIP, hot/cold, 300, 400, 600 mil $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+150^{\circ} \mathrm{C}\right)$
Delta, 2 ea. Flat-pack, hot/cold, all sizes $\left(-65^{\circ} \mathrm{C}\right.$ to $\left.+150^{\circ} \mathrm{C}\right)$

GHI, 1 ea. SOIC/LCC $\left(-55^{\circ} \mathrm{C}\right.$ to $+150^{\circ} \mathrm{C}$ )

| Burn-in Ovens: | Criteria IV, 3 ea. dynamic (36 boards <br> per system) |
| :--- | :--- |
|  | AMT-14000, 1 ea. dynamic (56 boards <br> per system) |
| Blue-M, 3 ea. static (20 boards per |  |
| Temperature Cycle: | system) <br> Blue-M, 1 ea. temperature cycling <br> system, all package types $\left(-65^{\circ} \mathrm{C}\right.$ to <br> $\left.+150^{\circ} \mathrm{C}\right)$ |
| Lead Straighteners: | ATM, 2 ea. for 300 and 600 mil <br> packages |

## Micrel, The Source for "Mature" or Discontinued ICs

Micrel is the primary wafer foundry for processing mature or obsolete MOS technologies. Since 1981, the company has been processing wafers using tooling supplied by our customers, by previously qualified manufacturers, or by reverse engineering the design.

Micrel uses a program approach to solving discontinued product problems on a specific project basis. Micrel does not merely buy out a stock of old IC's and hope to sell them to the market. Micrel's program approach includes full responsibility for manufacturing a device from base tooling, processing the die, packaging the device according to customer performance requirements, and screening and testing the final part to customer specifications.

Micrel's program approach resolves problems you might face if you were attempting to deal with a discontinued IC situation on your own; problems such as, how to get a copy of the test program, or how to get the die bonded in a specified package configuration.

Micrel's experience in providing test and foundry services to the semiconductor industry makes us ideally suited to provide the exact solution you need to solve a specific discontinued IC situation. Micrel alternatives offers you a choice when faced with some of the scenarios common to the discontinued IC problem.

## Making the Right Choice

There are four primary options that an IC Buyer should be considering when evaluating solutions to the impact of discontinued IC technologies and specific obsoleted IC.

## Option 1 - Last Time Buy

The Last-Time or Life-Time-Buy option attempts to resolve the problem, usually unsuccessfully, by purchasing a quantity of ICs that fulfill all forecast production requirements, spares commitments and maintenance contracts. Wafer storage that prevents damage due to oxidation, environment or handling can be costly.

Since most government programs will not fund future undefined events, the risk is placed on the contractor. If you over-estimate, expenses can never be recovered. If you under-estimate, you risk losing follow-on production and spares orders (typically the most profitable of contracts).

This option can leave you short of parts later on.

## Option 2 - Product Redesign

This option resolves the problem by eliminating the need for discontinued ICs. The system (or module) is redesigned using off-the-shelf, close to equivalent ICs.

For life-time procurements, the problems of spares logistics and maintenance commitments are significant. A redesigned module or product usually requires re-qualification of the system with inherent costs and risks based on the probability of success.

Another consideration for this option is the impact on new products. Technical resources that could be directed to new product development are directed to sustaining old product support and a window of market opportunity may be lost.

This option is costly, risky, and time consuming.

## Option 3 - Emulation

This option resolves the problem by replacing the obsoleted IC with another equivalent in form, fit and function. The most common vehicle for this option is the gate array or standard cell IC. Basic parameter specifications are usually achievable. However, the IC is processed to a different technology and employs a different design layout which will effect inherent performance characteristics.

One of the tools for evaluating an equivalent IC is a schmoo plot, which is a graphic presentation of device performance boundaries, and is generated by varying combinations of test conditions simultaneously. The window or overlap of common performance characteristics can be established by laying out the plot of one device over the plot of the other device.

The performance overlap of two devices made with different technologies and layout design will be much smaller than the individual schmoo plots. This indicates the two devices will meet the inherent performance requirements, but are not equivalent in other circuit design criteria. The result may be that significant re-qualification costs are incurred to test the new IC in each circuit application.

This option is seldom the correct solution, as many ICs are custom designs.

## Option 4 - The Micrel Solution

The Micrel solution resolves the problem by transferring the device technology to another manufacturer who is capable of running the applicable process and performing the test program conditions. This approach duplicates the qualified device by using the same design data base software, master tooling, process specification and test program. A duplicated device is assured by using the same starting material, working plates, process steps and test specifications.

The critical phase in this option is in securing the production tooling and test software from a qualified manufacturer. If the obsoleted IC is not readily available, the buyer should negotiate the tooling as a condition to the last-time-buy order. The qualified manufacturer is most cooperative at this time because the technology is current and takes less effort to accumulate the transfer package, plus he wants to maintain good customer relationships and at the same time give up responsibility for support of the product.

If design tooling is not available from the original manufacturer, Micrel can quote on reverse engineering the product from a photograph of the die. This may be a better, more cost effective solution than a complete redesign of a device function.

The time factor for bringing up a new product on a mature process is typically 3 to 6 months for prototype ICs. If reverse engineering is required, 6 to 9 months will be required to provide product. To assure a smooth transition to the new device source, the buyer should have a one (1) year supply of ICs to meet forecast requirements. This allows adequate time to evaluate the device in the system, qualify the device to meet contractual quality requirements and integrate the device into the production build cycle.

Using Micrel as your aftermarket IC manufacturer offers the best solution to the problem of discontinued ICs. As an alternate supplier of the duplicated device, the company offers the lowest cost-risk product with the highest probability of program success.

Micrel Semiconductor is an excellent choice as your aftermarket IC manufacturer. Since 1978, Micrel has provided engineering start-up, tooling, procurement and on-time deliveries of products previously discontinued. If you need obsoleted or discontinued ICs to keep older systems in production, or to maintain a spare parts inventory for maintenance, Micrel is the right choice to provide the answers to your problems.

## MICREL "MATURE" PRODUCTS LIST

| Part Number | Description | DIP <br> Package | Notes |
| :---: | :---: | :---: | :---: |
| MIC2257 | 5/8 Serial to Parallel Receiver | 24 | 1 |
| MIC2259 | 5/8 Parallel to Serial Transmitter | 28 | 1 |
| MIC2260 | 5/8 Serial to Parallel Receiver | 28 | 1 |
| MIC2533 | 1K Static Shift Register | 8 |  |
| MIC2534 | $2 \times 512$ Static Shift Register | 8 |  |
| MIC2535 | $2 \times 480$ Static Shift Register | 8 |  |
| MIC2827 | 2K Dynamic Shift Register | 8 |  |
| MIC2833 | 1K Static Shift Register | 8 |  |
| MIC2855 | Quad 128 Bit Shift Register | 16 |  |
| MIC2857 | 512 Bit Shift Register | 8 |  |
| CD4000A | Dual 3 Input NOR/Inverter | 14 | 2 |
| CD4001A/B | Quad 2 Input NOR | 14 | 2 |
| CD4002A/B | Dual 4 Input NOR | 14 | 2 |
| CD4006A | 18 Bit Static Shift Register | 14 | 2 |
| CD4007A/UB | Dual Complementary Pair + Inverter | 14 | 2 |
| CD4008A/B | 4 Bit Full Adder | 16 | 2 |

## MICREL "MATURE" PRODUCTS LIST (Continued)

| Part Number | Description | DIP <br> Package | Notes |
| :---: | :---: | :---: | :---: |
| CD4009A | Hex Inverting Buffer | 14 | 2 |
| CD4010A | Hex Buffer | 14 | 2 |
| CD4011A/B | Quad 2 Input NAND | 14 | 2 |
| CD4012A/B | Dual 4 Input NAND | 14 | 2 |
| CD4013A/B | Dual D Flip-Flop | 14 | 2 |
| CD4014A/B | 8 Bit Static Shift Register | 16 | 2 |
| CD4015A/B | Dual 4-Bit Static Shift Register | 16 | 2 |
| CD4016A/B | Quad Analog Switch/Multiplexer | 14 | 2 |
| CD4017A/B | Decade Counter | 16 | 2 |
| CD4018A/B | Presettable Divide-by-N Counter | 16 | 2 |
| CD4019A/B | Dual AND/OR Select Gate | 16 | 2 |
| CD4020A/B | 14 Bit Binary Counter | 16 | 2 |
| CD4021A/B | 8 Bit Static Shift Register | 16 | 2 |
| CD4022A/B | Octal Counter | 16 | 2 |
| CD4023A/B | Triple 3 Input NAND | 14 | 2 |
| CD4024A/B | Seven Stage Ripple Counter | 14 | 2 |
| CD4025A/B | Triple 3 Input NOR | 14 | 2 |
| CD4027A/B | Dual J-K Flip-Flop | 16 | 2 |
| CD4028A/B | BCD-to-Decimal Decoder | 16 | 2 |
| CD4029A/B | Binary/Decade Up/Down Counter | 16 | 2 |
| CD4030A | Quad Exclusive OR Gate | 14 | 2 |
| CD4031A/B | 64 Bit Static Shift Register | 16 | 2 |
| CD4034B | 8 Bit Universal Bus Register | 24 | 2 |
| CD4035A/B | 4 Bit Parallel Shift Register | 16 | 2 |
| CD4040A/B | 12 Bit Binary Counter | 16 | 2 |
| CD4041A | Quad True/Complement Buffer | 14 | 2 |
| CD4042A/B | Quad Transparent Latch | 16 | 2 |
| CD4043A/B | Quad NOR R-S Latch | 16 | 2 |
| CD4044A/B | Quad NAND R-S Latch | 16 | 2 |
| CD4046B | Phase Locked Loop | 14 | 2 |
| CD4047B | Monostable/Astable Multivibrator | 14 | 2 |
| CD4048A/B | Expandable 8 Input Gate | 16 | 2 |
| CD4049A/UB | Hex Buffer | 16 | 2 |
| CD4050A/B | Hex Buffer | 16 | 2 |
| CD4051A/B | Analog Mux/Demux | 16 | 2 |

## MICREL "MATURE" PRODUCTS LIST (Continued)

| Part Number | Description | $\begin{gathered} \text { DIP } \\ \text { Package } \end{gathered}$ | Notes |
| :---: | :---: | :---: | :---: |
| CD4052A/B | Analog Mux/Demux | 16 | 2 |
| CD4053A/B | Analog Mux/Demux | 16 | 2 |
| CD4066A/B | Quad Analog Switch/Multiplexer | 14 | 2 |
| CD4069A/UB | Hex Inverter | 14 | 2 |
| CD4070B | Quad Exclusive OR | 14 | 2 |
| CD4071B | Quad 2 Input OR | 14 | 2 |
| CD4072B | Dual 4 Input OR | 14 | 2 |
| CD4073B | Triple 3 Input AND | 14 | 2 |
| CD4075B | Triple 3 Input OR | 14 | 2 |
| CD4076B | Quad D Register | 16 | 2 |
| CD4081B | Quad 2 Input AND | 14 | 2 |
| CD4082B | Dual 4 Input AND | 14 | 2 |
| CD4093B | Quad 2 Input NAND Schmitt Trigger | 14 | 2 |
| CD4094B | 8 Bit Shift/Store Register | 16 | 2 |
| CD4099B | 8 Bit Addressable Latch | 16 | 2 |
| CD40106B | Hex Schmitt Trigger | 14 | 2 |
| CD40160B | BCD Counter | 16 | 2 |
| CD40161B | Binary Counter | 16 | 2 |
| CD40162B | BCD Counter | 16 | 2 |
| CD40163B | Binary Counter | 16 | 2 |
| CD40174B | Hex D Flip Flop | 16 | 2 |
| CD40192B | Decade Up/Down Counter | 16 | 2 |
| CD40193B | Binary Up/Down Counter | 16 | 2 |
| CD4510B | BCD Up/Down Counter | 16 | 2 |
| CD4512B | 8 Channel Data Selector | 16 | 2 |
| CD4514B | 4 Bit Transparent Latch | 24 | 2 |
| CD4515B | 4 Bit Transparent Latch | 24 | 2 |
| CD4516B | Binary Up/Down Counter | 16 | 2 |
| CD4518B | Dual BCD Up Counter | 16 | 2 |
| CD4520B | Dual Binary Up Counter | 16 | 2 |
| CD4528B | Dual Monostable Multivibrator | 16 | 2 |
| CD4584B | Hex Schmitt Trigger | 14 | 2 |
| CD4724B | 8 Bit Addressable Latch | 16 | 2 |
| MIC5009 | Counter/Time Base | 16 | 1 |
| MM54C04 | Hex Inverter | 14 | 2 |

MICREL "MATURE" PRODUCTS LIST (Continued)

| Part Number | Description | DIP <br> Package | Notes |
| :--- | :--- | :--- | :--- |
| MM54C09 | Quad 2 Input AND Gate | 14 | 2 |
| MM54C14 | Hex Inverting Schmitt Trigger | 14 | 2 |
| MM54C42 | BCD to Decimal Decoder | 16 | 2 |
| MM54C85 | 4 Bit Magnitude Comparator | 16 | 2 |
| MM54C86 | Quad 2 Input Exclusive OR Gate | 14 | 2 |
| MM54C160 | Synchronous Decade Counter | 16 | 2 |
| MM54C161 | Synchronous Binary Counter | 16 | 2 |
| MM54C162 | Synchronous Decade Counter | 16 | 2 |
| MM54C163 | Synchronous Binary Counter | 16 | 2 |
| MM54C164 | 8 Bit Serial In/Parallel Out | 14 | 2 |
| MM54C173 | Quad D Flip Flop | 16 | 2 |
| MM54C174 | Hex D Flip Flop | 16 | 2 |
| MM54C175 | Quad D Flip Flop | 16 | 2 |
| MM54C192 | Synchronous Decade Up/Down Counter | 16 | 2 |
| MM54C193 | Synchronous Binary Up/Down Counter | 16 | 2 |
| MM54C200 | 256 Bit RAM | 16 | 2 |
| MM54C240 | Inverting Octal Buffer | 20 | 2 |
| MM54C244 | Octal Buffer | 20 | 2 |
| MM54C374 | Octal D Flip Flop | 20 | 2 |
| MM54C901 | Hex Inverting Buffer | 14 | 2 |
| MM54C902 | Hex Buffer | 14 | 2 |
| MM54C903 | Hex Inverting Buffer | 14 | 2 |
| MM54C904 | Hex Buffer | 14 | 2 |
| MM54C905 | 12 Bit Successive Approximation Register | 14 | 24 |
| MM54C906 | Open Drain Buffer | 16 | 2 |
| MM54C907 | Open Drain Buffer | 16 | 2 |
| MM54C914 | Hex Schmitt Trigger | 14 | 2 |
| MM70C96 | Hex Inverting Buffer | 14 | 2 |
| MM70C98 | Hex Inverting Buffer | 2 |  |
| MM78C29 | Quad Single Ended Line Driver | 2 | 2 |
| MM78C30 | Dual Differential Line Driver | 14 |  |
|  |  | 14 | 2 |

Note 1: Parts available in Plastic DIP or in ceramic DIP screened to Class B on special order.
Note 2: Radiation hardened CMOS devices. Some devices require a non-recurring set up charge. Contact Micrel for further information.

## Radiation Hardened ICs

Micrel has been processing radiation hard CMOS metal gate logic since 1986, when NSC and Micrel initiated a technology and product transfer agreement. Micrel manufactures megarad hardened Metal Gate devices such as the NSC and RCA CD4000 series logic. We can process these die to full MIL-SPEC 883, Class B or S requirements.

General Electric was Micrel's first significant customer, requiring a Class S, 1 megarad, 54C244 Octal Buffer Driver in a 20-lead flatpak for the MilStar program. Since then, Micrel has supplied radiation hardened ICs to the major U.S. military and aerospace manufacturers.

The following parts meet the qualification requirements of MIL-STD-883C Class B or S and are generally available from production stock. These parts are qualified to 1 megarad total dose, and Class $S$ or $B$ depending on the customer's requirements.

| Part Number | Description | Package |
| :--- | :--- | :---: |
| MIC54C14JBR | Hex Schmidt Trigger | 14 |
| MIC54C157JBR | Quad 2 Input Multiplier | 16 |
| MIC54C85JBR | 4 Bit Magnitude Comparator | 16 |
| MIC54C174FSR | Hex D Flip Flop | 16 |
| MIC54C244FSR | Octal Buffer and Line Driver | 21 |
| MIC54C905JSR | 12 Bit Successive Approximation Buffer | 21 |
| MIC54C906JBR | Hex Open Drain N Channel Buffer | 14 |
| MIC54C922JBR | Keyboard Encoder | 20 |
| MIC54C941JBR | Octal Buffer/Line Receiver/Line Driver | 20 |

## Package Information

## SECTION 10: PACKAGING INFORMATION

8-Pin Plastic DIP ..... 10-2
14-Pin Plastic DIP ..... 10-2
16-Pin Plastic DIP ..... 10-3
18-Pin Plastic DIP ..... 10-3
20-Pin Plastic DIP ..... 10-4
22-Pin Plastic DIP ..... 10-4
24-Pin Plastic Skinny DIP ..... 10-5
24-Pin Plastic DIP ..... 10-5
28-Pin Plastic DIP ..... 10-6
40-Pin Plastic DIP ..... 10-6
48-Pin Plastic DIP ..... 10-7
8 -Pin Ceramic DIP ..... 10-8
14-Pin Ceramic DIP ..... 10-8
16-Pin Ceramic DIP ..... 10-9
18-Pin Ceramic DIP ..... 10-9
20-Pin Ceramic DIP ..... 10-10
22-Pin Ceramic DIP ..... 10-10
24-Pin Skinny Ceramic DIP ..... 10-11
24-Pin Ceramic DIP ..... 10-11
40-Pin Ceramic DIP ..... 10-12
48-Pin Ceramic DIP ..... 10-12
8 -Pin SOIC ..... 10-13
14-Pin SOIC ..... 10-13
16-Pin Wide SOIC ..... 10-14
18-Pin Wide SOIC ..... 10-14
20-Pin Wide SOIC ..... 10-15
24-Pin Wide SOIC ..... 10-15
$20-P i n ~ P L C C$ ..... 10-16
28-Pin PLCC ..... 10-16
44-Pin PLCC ..... 10-17
20-Pin LCC ..... 10-18
40-Pin LCC ..... 10-18
44-Pin CerQuad ..... 10-19
10-Pin CerPack ..... 10-19
44-Pin QFP ..... 10-20
52-Pin QFP ..... 10-20
TO-92 ..... 10-21
SOT-223 ..... 10-21
3-Pin TO-220 ..... 10-22
5-Pin TO-220 ..... 10-22
3-Pin TO-263 (Surface Mount TO-220) ..... 10-23
5-Pin TO-263 (Surface Mount TO-220) ..... 10-23
2-Pin TO-3 ..... 10-24
4 -Pin TO-3 ..... 10-24
Tape and Reel Information ..... $10-25$

in. (mm)


## 8-pin Plastic DIP (N)



14-pin Plastic DIP (N)

Note: Pin 1 will be denoted by one or more of the following: a notch, a printed triangle, or a mold mark.


16-pin Plastic DIP (N)


10

18-pin Plastic DIP (N)

Note: Pin 1 will be denoted by one or more of the following: a notch, a printed triangle, or a mold mark.


20-pin Plastic DIP (N)


22-pin Plastic DIP (N)

Note: Pin 1 will be denoted by one or more of the following: a notch, a printed triangle, or a mold mark.


24-pin Plastic Skinny DIP (N)


10

## 24-pin Plastic DIP (N)

Note: Pin 1 will be denoted by one or more of the following: a notch, a printed triangle, or a mold mark.


## 28-pin Plastic DIP (N)



## 40-pin Plastic DIP (N)

Note: Pin 1 will be denoted by one or more of the following: a notch, a printed triangle, or a mold mark.


## 48-pin Plastic DIP (N)

[^13]

8-pin Ceramic DIP (J)


14-pin Ceramic DIP (J)


16-pin Ceramic DIP (J)


10

18-pin Ceramic DIP (J)


20-pin Ceramic DIP (J)


22-pin Ceramic DIP (J)


24-pin Ceramic Skinny DIP (J)


24-pin Ceramic DIP (J)


40-pin Ceramic DIP (J)


48-pin Ceramic DIP (J)


8-pin SOIC (M)


10

## 14-pin SOIC (M)

Note: Pin 1 will be denoted by one or more of the following: a notch, a printed triangle, or a mold mark.


## 16-pin Wide SOIC (WM)



18-pin Wide SOIC (WM)

Note: Pin 1 will be denoted by one or more of the following: a notch, a printed triangle, or a mold mark.


20-pin Wide SOIC (WM)


## 24-pin Wide SOIC (WM)

Note: Pin 1 will be denoted by one or more of the following: a notch, a printed triangle, or a mold mark.


20-pin PLCC (V)
TOP VIEW


28-pin PLCC (V)


44-pin PLCC (V)

10


20-lead LCC (L)


40-lead LCC (L)


44-pin CerQuad (E)



44-pin QFP (Q)


52-pin QFP (Q)


3-lead TO-92 (Z)


10

3-lead SOT-223 (T)


3-lead TO-220 (T)


5-lead TO-220 (T)


3-lead TO-263 (U)


10


2-lead TO-3 (K)


4-lead TO-3 (K)

## PLCC and SOIC Packages

## General Description

SOIC and PLCC packaged devices are now available on tape and reel, allowing simplification of testing and handling which leads to greatly increased throughput! The cover tape also provides protection against moisture or ESD damage during storage and/or shipping.

Although compatibility with most automatic insertion machines is guaranteed by compliance with existing standards, we recommend verification of compatibility prior to placing your order.
Should you have a need for tape and reel shipments of other packages, such as the TO-92, please contact the factory.

## Features

- 13 mm reels
- Compatible with most automatic lead insertion and/or pick and place machines
- Allows flexible circuit layout
- Conforms to EIA ACP standard RS-468
- Simplifies handling and testing
- Available for PLCC and SOIC packages


## Ordering Information

- When ordering tape and reel option shipment, simply add the suffix "T\&R" to the part number Example: MIC5013BMT\&R
- Orders MUST be placed in reel quantities, as follows:

| Package | Qty/Reel |
| :--- | ---: |
| 20 pin PLCC | 1,000 |
| 24 pin PLCC | 1,000 |
| 44 pin PLCC | 500 |
| 8 pin SOIC | 2,500 |
| 14 pin SOIC | 2,500 |
| 16 pin SOIC | 2,500 |
| 16 pin Wide SOIC | 1,000 |

## Reel Configuration

Metric Dimensions Will Govern. (English given in parentheses)


## Reel Dimensions

| Tape Size | Corresponding Package | $A_{\text {max }}$ | $\mathrm{B}^{*}$ min | C | $\mathrm{D}_{\text {min }}$ | $\mathrm{N}_{\text {min }}$ | $W_{1}$ | $\mathrm{W}_{2}$ max | $W_{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12 mm | 8 pin SOIC | $\begin{gathered} 330 \mathrm{~mm} \\ \text { (12.992in) } \end{gathered}$ | $\begin{gathered} 1.5 \mathrm{~mm} \\ (.059 \mathrm{in}) \end{gathered}$ | $\begin{gathered} 13.0 \pm 0.20 \\ \mathrm{~mm} \\ (0.512 \pm \\ .008 \mathrm{in}) \end{gathered}$ | $\begin{aligned} & 20.2 \mathrm{~mm} \\ & (0.795 \mathrm{in}) \end{aligned}$ | $\begin{gathered} 50 \mathrm{~mm} \\ (1.969 \mathrm{in}) \end{gathered}$ | $\begin{gathered} 12.4+2.0 \\ -0.0 \mathrm{~mm} \\ (.488 \\ +.075 \\ -0.0 \mathrm{in}) \\ \hline \end{gathered}$ | $\begin{aligned} & 18.4 \mathrm{~mm} \\ & (0.724 \mathrm{in}) \end{aligned}$ | 11.9 mm min (0.311in $\min$ ) $15.4 \mathrm{~mm} \max$ (0.607in max) |
| 16 mm | 14 pin SOIC 16 pin SOIC 16 pin Wide SOIC 20 pin PLCC | $\begin{gathered} 360 \mathrm{~mm} \\ (14.173 \mathrm{in}) \end{gathered}$ | $\begin{gathered} 1.5 \mathrm{~mm} \\ (.059 \mathrm{in}) \end{gathered}$ | $\begin{gathered} 13.0 \pm 0.50 \\ -0.2 \mathrm{~mm} \\ (0.512+ \\ .02 \\ -.004 \mathrm{in}) \end{gathered}$ | $\begin{aligned} & 20.2 \mathrm{~mm} \\ & (0.795 \mathrm{in}) \end{aligned}$ | $\begin{gathered} 50 \mathrm{~mm} \\ (1.969 \mathrm{in}) \end{gathered}$ | $\begin{gathered} 16.4+2.0 \\ -0.0 \mathrm{~mm} \\ (0.646 \\ +.070 \\ -0.20 \mathrm{in}) \\ \hline \end{gathered}$ | $\begin{aligned} & 22.4 \mathrm{~mm} \\ & (0.882 \mathrm{in}) \end{aligned}$ | 15.9 mm <br> $\min$ <br> $(0.626 \mathrm{in} \min )$ <br> $19.4 \mathrm{~mm} \max$ <br> (0.764in max $)$ |
| 24 mm | 22 pin PLCC | $\begin{gathered} 360 \mathrm{~mm} \\ (14.173 \mathrm{in}) \end{gathered}$ | $\begin{aligned} & 1.5 \mathrm{~mm} \\ & (.059 \mathrm{in}) \end{aligned}$ | $\begin{gathered} 13.0 \pm 0.50 \\ -0.2 \mathrm{~mm} \\ (0.512+ \\ .02 \\ -.004 \mathrm{in}) \end{gathered}$ | $\begin{aligned} & 20.2 \mathrm{~mm} \\ & (0.795 \mathrm{in}) \end{aligned}$ | $\begin{gathered} 60 \mathrm{~mm} \\ (2.362 \mathrm{in}) \end{gathered}$ | $\begin{gathered} 24.4+2.0 \\ -0.0 \mathrm{~mm} \\ (0.961 \\ +.070 \\ -0.0 \mathrm{in}) \\ \hline \end{gathered}$ | $\begin{aligned} & 30.4 \mathrm{~mm} \\ & (1.197 \mathrm{in}) \end{aligned}$ | 23.9 mm min $(0.941 \mathrm{in} \min )$ $27.4 \mathrm{~mm} \max$ $\left(1.079 \mathrm{in} \mathrm{max}^{2}\right)$ |
| 32 mm | 44 pin PLCC | 360 mm $(14.173 \mathrm{in})$ | $\begin{aligned} & 1.5 \mathrm{~mm} \\ & (.059 \mathrm{in}) \end{aligned}$ | $\begin{gathered} \hline 13.0 \pm 0.20 \\ \mathrm{~mm} \\ (0.512 \pm \\ .008 \mathrm{in}) \end{gathered}$ | $\begin{aligned} & \hline 20.2 \mathrm{~mm} \\ & (0.795 \mathrm{in}) \end{aligned}$ | $\begin{gathered} 60 \mathrm{~mm} \\ (2.362 \mathrm{in}) \end{gathered}$ | $\begin{gathered} 32.4+2.0 \\ -0.0 \mathrm{~mm} \\ (1.276 \\ +.07 \\ -0.0 \mathrm{in}) \end{gathered}$ | - | 31.9 mm min (1.259in $\min )$ $35.4 \mathrm{~mm} \max$ (1.394in max) |

## Tape Specifications



CARRIER TAPE SPECIFICATIONS

FOR MACHINE REFERENCE ONLY
INCLUDING DRAFT AND RADII
CONCENTRIC AROUND $B_{0}$
 WITHOUT DAMAGE


USER DIRECTION OF FEED

SHALL PASS AROUND


CAMBER (TOP VIEW)
ALLOWABLE CAMBER TO BE $1 \mathrm{~mm} / 100 \mathrm{~mm}$ NONCUMULATIVE OVER 250 mm

Tape Dimensions

| Tape Size | Corresponding Package | D | E | $\mathrm{P}_{0}$ | $\mathrm{P}_{2}$ | ${ }^{T}$ max | $\mathrm{T}_{1}$ | $\mathrm{S}_{1 \text { min }}$ | $B_{1}$ max | $D_{1}$ min | F | P | $\mathrm{R}_{\text {min }}$ | K | $\mathrm{W}_{\text {max }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12mm | 8 pin SOIC | $\begin{gathered} 1.5+0.10 \\ -0.0 \mathrm{~mm} \\ (.059+.004 \\ -0.0 \mathrm{in}) \end{gathered}$ | $\begin{gathered} 1.75+0.10 \\ \mathrm{~mm} \\ (.069 \pm \\ .004 \mathrm{in}) \end{gathered}$ | $\begin{gathered} 4.0 \pm 0.10 \\ \mathrm{~mm} \\ (0.157 \pm \\ .004 \mathrm{in}) \end{gathered}$ |  | $\begin{aligned} & 0.60 \mathrm{~mm} \\ & (.024 \mathrm{in}) \end{aligned}$ | 0.10 mm （．004in） max | $\underset{(.024 \mathrm{in})}{0.6 \mathrm{~mm}}$ | $\begin{gathered} 8.2 \mathrm{~mm} \\ (0.323 \mathrm{in}) \end{gathered}$ | $\begin{aligned} & 1.5 \mathrm{~mm} \\ & (.059 \mathrm{in}) \end{aligned}$ | $\begin{gathered} 5.5 \pm 0.05 \\ \mathrm{~mm} \\ (0.217 \pm \\ .002 \mathrm{in}) \end{gathered}$ | $4.0 \pm 0.10$ <br> mm <br> $0.15 \pm .004 \mathrm{in})$ <br> （or in even <br> incerement of <br> 4．0mm） | $\begin{gathered} 30 \mathrm{~mm} \\ (1.181 \mathrm{in}) \end{gathered}$ | 6.5 mm max （．256in max） | $\begin{aligned} & 12.3 \mathrm{~mm} \\ & (0.484 \mathrm{in}) \end{aligned}$ |
| 16 mm | 14 pin SOIC <br> 16 pin SOIC <br> 16 pin Wide SOIC <br> 20 pin PLCC | $\begin{gathered} \hline 1.5+0.10 \\ -0.0 \mathrm{~mm} \\ (.059+.004 \\ -0.0 \mathrm{in}) \end{gathered}$ | $\begin{gathered} \hline 1.75+0.10 \\ \mathrm{~mm} \\ (.069 \pm \\ .004 \mathrm{in}) \end{gathered}$ | $\begin{array}{c\|} \hline 4.0+0.10 \\ \mathrm{~mm} \\ (0.157 \pm \\ .004 \mathrm{in}) \end{array}$ | $2.0+0.1$ mm （．079士 ．004in） | $\begin{aligned} & 0.60 \mathrm{~mm} \\ & (.024 \mathrm{in}) \end{aligned}$ | 0.10 mm （．004in） $\max$ | $\begin{aligned} & 0.6 \mathrm{~mm} \\ & (.024 \mathrm{in}) \end{aligned}$ | $\begin{aligned} & 12.1 \mathrm{~mm} \\ & (0.476 \mathrm{in}) \end{aligned}$ | $\begin{gathered} 1.5 \mathrm{~mm} \\ (.059 \mathrm{in}) \end{gathered}$ | $\begin{gathered} \hline 7.5 \div 0.1 \\ \mathrm{~mm} \\ (0.295 \pm \\ .004 \mathrm{in}) \end{gathered}$ | $4.0 \pm 0.10$ mm $0.157 \pm .004 \mathrm{in}$ or in even incremens of 4.0 mm | $\begin{gathered} 30 \mathrm{~mm} \\ (1.181 \mathrm{in}) \end{gathered}$ | $\begin{gathered} 8.0 \mathrm{~mm} \\ \max ^{(0.315 \mathrm{in})} \end{gathered}$ | 16.3 mm （0．642in） |
| 24 mm | 22 pin PLCC | $\begin{gathered} \hline 1.5+0.10 \\ -0.0 \mathrm{~mm} \\ (.059+.004 \\ -0.0 \mathrm{in}) \end{gathered}$ | $\begin{gathered} 1.75+0.10 \\ \mathrm{~mm} \\ (.069 \pm \\ .004 \mathrm{in}) \end{gathered}$ | $\begin{array}{c\|} \hline 4.0 \pm 0.10 \\ \mathrm{~mm} \\ (0.157 \pm \\ .004 \mathrm{in}) \end{array}$ | $2.0 \pm 0.1$ mm （．079士 $.004 \mathrm{in})$ | $\begin{aligned} & 0.60 \mathrm{~mm} \\ & (.024 \mathrm{in}) \end{aligned}$ | 0.10 mm （．004in） max | $\begin{aligned} & 0.6 \mathrm{~mm} \\ & (.024 \mathrm{in}) \end{aligned}$ | $\begin{aligned} & 20.1 \mathrm{~mm} \\ & (0.791 \mathrm{in}) \end{aligned}$ | $\begin{aligned} & 1.5 \mathrm{~mm} \\ & (.059 \mathrm{in}) \end{aligned}$ | $\begin{gathered} \hline 11.5+0.1 \\ \mathrm{~mm} \\ (0.453 \mathrm{t} \\ .004 \mathrm{in}) \end{gathered}$ | $4.0 \pm 0.10$ <br> mm <br> $0.157 .004 \mathrm{in})$ <br> （tor in even <br> increment of <br> 4．0mmi | $\begin{gathered} 30 \mathrm{~mm} \\ (1.181 \mathrm{in}) \end{gathered}$ | $\begin{aligned} & 12.0 \mathrm{~mm} \\ & \max ^{(0.472 \mathrm{in})} \end{aligned}$ | $\begin{aligned} & 24.3 \mathrm{~mm} \\ & (0.957 \mathrm{in}) \end{aligned}$ |
| 32 mm | 44 pin PLCC | $\begin{gathered} 1.5+0.10 \\ -0.0 \mathrm{~mm} \\ (.059+.004 \\ -0.0 \mathrm{in}) \end{gathered}$ | $\begin{gathered} 1.75 \pm 0.10 \\ \mathrm{~mm} \\ (.069 \pm \\ .004 \mathrm{in}) \end{gathered}$ | $\begin{gathered} 4.0 \pm 0.10 \\ \mathrm{~mm} \\ (0.157 \pm \\ .004 \mathrm{in}) \end{gathered}$ | $2.0 \pm 0.1$ mm （．079土 ．004in） | $\begin{aligned} & 0.60 \mathrm{~mm} \\ & (.024 \mathrm{in}) \end{aligned}$ | 0.10 mm （．004in） max | － | $\begin{aligned} & \hline 23.0 \mathrm{~mm} \\ & (0.906 \mathrm{in}) \end{aligned}$ | $\begin{aligned} & 1.5 \mathrm{~mm} \\ & (.059 \mathrm{in}) \end{aligned}$ | $\begin{gathered} 14.2+0.10 \\ \mathrm{~mm} \\ (0.559+ \\ .004 \mathrm{in}) \end{gathered}$ | $4.0 \pm 0.10$ <br> mm <br> $0.157+.004 \mathrm{in}$, <br> （ren in even <br> increment of <br> $4.0 \mathrm{~mm})$ | $\begin{gathered} 50 \mathrm{~mm} \\ (1.969 \mathrm{in}) \end{gathered}$ | $\begin{gathered} 12.0 \mathrm{~mm} \\ \max ^{(0.472 \mathrm{in})} \mathrm{C} \end{gathered}$ | $\begin{gathered} 32.3 \\ (1.272 \mathrm{in}) \end{gathered}$ |

Note 1：$\quad$ Dimension P is a factor of component size
Note 2：$\quad A_{0}, B_{0} \& K_{0}$ are determined by component size．The clearance between the components and the cavity must be within .05 mm min to 1.0 mm max．The component cannot rotate more than $10^{\circ}$ within the cavity
Note 3：Dimension B is for tape feeder clearance reference only．
Note 4：Leader length shall be 230 mm min
Note 5：$\quad$ Trailer length shall be 160 mm min．


## Worldwide Sales Offices

## SECTION 11: WORLDWIDE SALES OFFICES

U.S. Sales Representatives ..... 11-2
U.S. Distributors ..... 11-6
International Sales Representatives ..... 11-8
International Distributors ..... 11-9

## U.S. Sales Representatives

## ALABAMA

Electronic Marketing Associates
7500 S. Memorial Parkway
Suite 215-A
Huntsville, AL 35802

## ALASKA

Contact Micrel Directly

## ARIZONA

## Sun State Tech

2323 E. Magnolia, Suite 115
Phoenix, AZ 85034

## ARKANSAS

Barry Sales
1300 E. Arapaho, Suite 105
Richardson, TX 75081

## CALIFORNIA (NORTH)

## W-J Electronic Sales

2118 Walsh Avenue, Suite 140
Santa Clara, CA 95050

## CALIFORNIA (SOUTH)

$\mathrm{D}^{2}$ Sales Incorporated
759 Cody Lane
Escondido, CA 92025
$\mathrm{D}^{2}$ Sales Incorporated
662 Nardo Avenue
P.O. Box 1311

Solana Beach, CA 92075

## LCS Company

2033 Hollister Road
Pinon Hills, CA 92372

## RTS Associates

1111 El Camino Real, Suite 101
Tustin, CA 92680

## COLORADO

Component Sales Incorporated
7600 E. Arapahoe Road, Suite 211 Tel: (303) 779-8060
Englewood, CO 80112

Tel: (205) 880-8050
Fax: (205) 880-8054

Tel: (602) 220-0595
Fax: (602) 220-0685

Tel: (214) 234-0255
Fax: (214) 235-0271

Tel: (408) 982-9222
Fax: (408) 982-9224

Tel: (619) 746-4305
Fax: (619) 746-4113

Tel: (619) 481-9310
Fax: (619) 481-2026

Tel: (619) 868-5844
Fax: (619) 868-2532

Tel: (714) 730-9561
Fax: (714) 730-9585

## CONNECTICUT

## Dynamic Sales

6 Cedar Ridge Road
Collinsville, CT 06022
Tel: (203) 693-6567
Fax: (203) 693-1302

## DELAWARE

## Omega Electronic Sales

2655 Interplex Drive, Suite 104
Trevose, PA 19047
Tel: (215)-244-4000
Fax: (215) 244-4104

## FLORIDA/PUERTO RICO

## Micro-Electronic Components

600 West Hillsboro Blvd, Suite 300 Tel: (305) 426-8944
Deerfield Beach, FL 33441 Fax: (305) 570-8568
$\begin{array}{lr}\text { Micro-Electronic Components } & \\ 10637 \text { Harborside Drive North } & \text { Tel: (813) 393-5011 } \\ \text { Largo, FL } 34643 & \text { Fax: (813) 393-5202 }\end{array}$
$\begin{array}{lr}\text { Micro-Electronic Components } & \\ 743 \text { Dunlop Circle } & \text { Tel: (407) 366-1379 } \\ \text { Winder } & \end{array}$
Winter Springs, FL 32708 Fax: (407) 366-1463

## GEORGIA

Electronic Marketing Associates
6695 Peachtree Industrial Blvd. Tel: (404) 448-1215
Suite 101
Atlanta, GA 30360

> Fax: (404) 446-9363

## HAWAII

Contact Micrel Directly

## IDAHO

SPS Electronic Sales
128 North Shore Circle Tel: (503) 697-7768
Oswego, OR 97034
Fax: (503) 697-7764

## ILLINOIS

ESA Technical Marketing
5725 St. Charles Road, Suite 211 Tel: (708) 544-0120
Berkeley, IL 60163 Fax: (708) 544-0266

## INDIANA

Applied Data Management P.O. Box 213 (mailing) Batesville, IN 47006

Tel: (317) 257-8949
Fax: (513) 579-8510

## U.S. Sales Representatives

## IOWA

J.R. Sales Engineering 1930 St. Andrews N.E. Cedar Rapids, IA 52402

## KANSAS

## Midwest Technical Sales

15301 W. 87th Parkway, Suite 200 Tel: (913) 888-5100 Lenexa, KS 66219

## KENTUCKY

Applied Data Management 435 Dayton Street Cincinnati, OH 45214

## LOUISIANA

## Barry Sales

1300 E. Arapaho, Suite 105
Richardson, TX 75081

## MAINE

## Dynamic Sales

Rd \#1, Box 117-W
Graniteville, VT 05654

## MARYLAND

Burgin-Kreh Associates, Inc. 7000 Security Blvd, Suite 330
Baltimore, MD 21207

## MASSACHUSETTS

Dynamic Sales
24 Ray Avenue
Burlington, MA 01803

## MICHIGAN

Applied Data Management 426 Village Green Blvd \#105
Ann Arbor, MI 48105
Applied Data Management 639 South Main Street Chelsea, MI 48118

Fax: (913) 888-1103
Tel: (319) 393-2232
Fax: (319) 393-0109

Tel: (513) 579-8108
Fax: (513) 579-8510

Fax: (214) 235-0271

Tel: (802) 476-4223
Fax: (802) 476-4223

Tel: (301) 265-8500
Fax: (301) 265-8536

Tel: (617) 272-5676
Fax: (617) 273-4856

Tel: (313) 741-8558
Fax: (313) 741-8754

Tel: (313) 475-0523
Fax: (313) 475-0503

## MINNESOTA

George Russell Associates
8030 Cedar Avenue South
Suite 114
Minneapolis, MN 55425

## MISSISSIPPI

Electronic Marketing Associates
7500 S. Memorial Parkway
Suite 215-A
Huntsville, AL 35802

## MISSOURI

Midwest Technical Sales
514 Earth City Expressway
Suite 239
Earth City, MO 63045

## MONTANA

SPS Electronic Sales
128 North Shore Circle Oswego, OR 97034

## NEBRASKA

J.R. Sales Engineering

1930 St. Andrews N.E.
Cedar Rapids, IA 52402
NEVADA (NORTH)

## W-J Electronic Sales

2118 Walsh Avenue, Suite 140
Santa Clara, CA 95050

## NEVADA (SOUTH)

ESS Incorporated
2300 E. Patrick Lane, Suite $5 \quad$ Tel: (702) 597-1661
Las Vegas, NV 89119
NEW HAMPSHIRE
Dynamic Sales
24 Ray Avenue
Burlington, MA 01803

Tel: (314) 298-8787

Tel: (503) 697-7768
Fax: (503) 697-7764
Tel: (612) 854-1166
Fax: (612) 854-6799

Tel: (205) 880-8050
Fax: (205) 880-8054

Fax: (314) 298-9843
展

Tel: (319) 393-2232
Fax: (319) 393-0109

Tel: (408) 982-9222
Fax: (408) 982-9224

Fax: (702) 597-1662

Tel: (617) 272-5676
Fax: (617) 273-4856

## U.S. Sales Representatives

## NEW JERSEY (NORTH)

## Comp Tech Sales

232 Boulevard, Suite 11
Hasbrouck Heights, NJ 07604

## NEW MEXICO

Nelco Electronix
3240C Juan Tabo N.E.
Albuquerque, NM 87111

## NEW YORK (UPSTATE)

Smith Technical Sales
P.O. Box 1386 (Mailing)

Fairport, NY 14450
Smith Technical Sales
P.O. Box 133 (Mailing) Manlius, NY 13104

## NEW YORK CITY/LONG ISLAND

## Comp Tech Sales

232 Boulevard, Suite 11
Hasbrouck Heights, NJ 07604

## NORTH CAROLINA

Electronic Marketing Associates 6600 Six Forks Road, Suite 201
Raleigh, NC 27615

## NORTH DAKOTA

George Russell Associates
8030 Cedar Avenue South
Suite 114
Minneapolis, MN 55425

## OHIO

Crest Components
11681 Stafford Road
Burton, OH 44021

## OKLAHOMA

Barry Sales
1300 E. Arapaho, Suite 105
Richardson, TX 75081

Tel: (201) 288-7400
Fax: (201) 288-7583

Tel: (505) 293-1399
Fax: (505) 293-1011

Te. (716) 223-5656
Fax: (716) 223-0408

Tel: (315) 682-1777
Fax: (315) 682-6599

Tel: (201) 288-7400
Fax: (201) 288-7583

Tel: (919) 847-8800
Fax: (919) 848-1787

Tel: (612) 854-1166
Fax: (612) 854-6799

Tel: (216) 543-9808
Fax: (216) 543-9800

Tel: (214) 234-0255
Fax: (214) 235-0271

## OREGON

SPS Electronic Incorporated
128 North Shore Circle
Oswego, OR 97034
Tel: (503) 697-7768
Fax: (503) 697-7764
PENNSYLVANIA (EAST)
Omega Electronic Sales
2655 Interplex Drive, Suite 104
Trevose, PA 19047

## PENNSYLVANIA (WEST)

Crest Components
11681 Stafford Road
Burton, OH 44021

## RHODE ISLAND

Dynamic Sales 24 Ray Avenue

Tel: (617) 272-5676
Burlington, MA 01803
Fax: (617) 273-4856

## SOUTH DAKOTA

George Russell Associates 8030 Cedar Avenue South
Suite 114
Minneapolis, MN 55425

## SOUTH CAROLINA

Electronic Marketing Associates 6600 Six Forks Road, Suite 201 Tel: (919) 847-8800
Raleigh, NC 27615
Tel: (612) 854-1166
Fax: (612) 854-6799

## TENNESSEE (EAST)

Electronic Marketing Associates
6695 Peachtree Industrial Blvd.
Suite 101
Atlanta, GA 30360

## TENNESSEE (WEST)

## Electronic Marketing Associates

7500 S. Memorial Parkway
Tel: (205) 880-8050
Suite 215-A Fax: (205) 880-8054
Huntsville, AL 35802

Tel: (404) 448-1215
Fax: (404) 446-9363

## U.S. Sales Representatives

## TEXAS

Barry Sales
8039 Boone Road, Suite 403
Houston, TX 77072

## Barry Sales

1300 E. Arapaho, Suite 105
Richardson, TX 75081

## UTAH

Contact Micrel Directly

## VERMONT

Dynamic Sales
Rd \#1, Box 117-W
Graniteville, VT 05654

## VIRGINIA

Burgin-Kreh Associates, Inc. 7000 Security Blvd, Suite 330 Baltimore, MD 21207

## WASHINGTON

SPS Electronic Incorporated 2626 E. Madison, Unit 7
Seattle, WA 98112

## WASHINGTON D.C.

Tel: (713) 784-5860
Fax: (713) 530-4172

Tel: (214) 234-0255
Fax: (214) 235-0271

Tel. (802) 476-4223
Fax: (802) 476-4223

Tel: (301) 265-8500
Fax: (301) 265-8536

Tel: (206) 323-4140

Burgin-Kreh Associates, Inc.
7000 Security Blvd, Suite 330
Baltimore, MD 21207
Tel: (301) 265-8500
Fax: (301) 265-8536

## WEST VIRGINIA

Crest Components
11681 Stafford Road
Tel: (216) 543-9808
Burton, OH 44021
Fax: (216) 543-9800

## WISCONSIN

ESA Technical Marketing
5725 St. Charles Road, Suite 211 Tel: (708) 544-0120
Berkeley, IL 60163
Fax: (708) 544-0266

## WYOMING

## Component Sales Incorporated

7600 E. Arapahoe Road, Suite 211 Tel: (303) 779-8060
Englewood, CO 80112

Fax: (303) 779-8357

## U.S. Distributors

## ALABAMA

## Nu Horizons

4801 University Square, Suite 11
Huntsville, AL 35816

## CALIFORNIA

## Competitive Components

 2013 West Commonwealth Fullerton, CA 92633
## HTS Incorporated

2512 Chambers Road, Suite 209
Tustin, CA 92680

## Integrated Electronics Corp

6-B Autry Street
Irvine, CA 92718

## Integrated Electronics Corp

9940 Business Park Drive Suite 145
Sacramento, CA 95827
Jan Devices Incorporated 6925 Canby, Building 109
Reseda, CA 91335
Opto Plus+ Incorporated
23382 Madero, Unit A
Mission Viejo, CA 92691

## COLORADO

## Integrated Electronics Corp

5750 N. Logan Street
Denver, CO 80216
QPS Electronics Incorporated
14291 East 4th Ave., Suite 208
Aurora, CO 80011

## FLORIDA

## Nu Horizons

3421 N.W. 55th Street
Ft. Lauderdale, FL 33309

Tel: (205) 722-9330
Fax: (205) 722-9348

Tel: (714) 871-8700
Fax: (714) 871-3500

Tel: (714) 259-7733
Fax: (714) 544-4871

Tel: (714) 837-9960
Fax: (714) 837-8308

Tel: (916) 363-6030
Fax: (916) 362-6926

Tel: (818) 708-1100
Fax: (818) 708-7436

Tel: (714) 380-8654
Fax: (714) 380-0761

Tel: (303) 292-6121
Fax: (303) 292-2053

Tel: (303) 343-9260
Fax: (303) 343-3051

Tel: (305) 735-2555
Fax: (305) 735-2880

## GEORGIA

Nu Horizons
5555 Oakbrook Parkway, Suite 340 Tel: (404) 416-8666 Norcross, GA 30093

Fax: (404) 416-9060

## ILLINOIS

Integrated Electronics Corp
2200 N. Stonington Avenue
Suite 210
Hoffman Estates, IL 60195
QPS Electronics Incorporated
101 East Commerce Drive
Schaumburg, IL 60173

## INDIANA

## RM Electronics

1329 W 96th Street, Suite 10
Irıdianapolis, IN 46260

## MARYLAND

Nu Horizons
8965 Guilford Road, Suite 160
Columbia, MD 20146

## MASSACHUSETTS

## Nu Horizons

19 Corporate Place
107 Audubon Road, Building 1
Wakefield, MA 01880

## MICHIGAN

RM Electronics
4310 Roger B Chaffee Drive
Grand Rapids, MI 49508

## NEW JERSEY

## Nu Horizons

18000 Horizon Way, Suite 200
Mt. Laurel, NJ 08054

## Nu Horizons

39 U.S. Route 46
Pine Brook, NJ 07058

## NEW YORK

CAM/RPC Electronics
2975 Brighton-Henrietta, T-L Rd.
Rochester, NY 14623

## Nu Horizons

6000 New Horizons Blvd.
Amityville, NY 11701

Tel: (708) 843-2040
Fax: (708) 843-2320

Tel: (708) 884-6620
Fax: (708) 884-7573

Tel: (317) 580-9999
Fax: (317) 580-9615

Tel: (410) 995-6330
Fax: (410) 995-6332

Tel: (617) 246-4442
Fax: (617) 246-4462

Tel: (616) 531-9300
Fax: (616) 531-2990

Tel: (609) 231-0900
Fax: (609) 231-9510

Tel: (201) 882-8300
Fax: (201) 882-8398

Tel: (716) 427-9999
Fax: (716) 427-7559

Tel: (516) 226-6000
Fax: (516) 226-5886

## U.S. Distributors

Nu Horizons
333 Metro Park
Rochester, NY 14623
OHIO
CAM/RPC Electronics
749 Miner Road
Highland Heights, OH 44143
CAM/RPC Electronics
733H Lakeview Plaza Road
Worthington, OH 43085
OREGON
Integrated Electronics Corp
6850 S.W. 105th Avenue, Suite B
Beaverton, OR 97005
PENNSYLVANIA
CAM/RPC Electronics
620 Alpha Drive
Pittsburg, PA 15238
TEXAS
US Connections Incorporated14934 Webbs Chapel RoadSuite 34Farmersbranch, TX 75234
US Connections Incorporated10333 N.W. Freeway, Suite 422
Houston, TX 77092

Tel: (716) 292-0777
Fax: (716) 292-0750

Tel: (216) 461-4700
Fax: (216) 461-4329

Tel: (614) 888-7777
Fax: (614) 888-1550

Tel: (503) 641-1690
Fax: (503) 646-3737
(412) 782-3770

Fax: (412) 963-6210

Tel: (214) 247-0012
Fax: (214) 247-0034

Tel: (713) 956-9091
Fax: (713) 956-2502

## UTAH

Integrated Electronics Corp

Technology Park
2117 S. 3600 West
W. Valley City, UT 84119

## WASHINGTON

Integrated Electronics Corp 1750-124th Avenue N.E.
Bellevue, WA 98005
Tel: (206) 455-2727
Fax: (206) 453-2963

Tel: (206) 575-3607
Fax: (206) 575-1965

## WISCONSIN

Taylor Electric Company 1000 West Donges Bay Road Mequon, WI 53092

Tel: (414) 241-4321
Fax: (414) 241-4025
Tel: (801) 977-9750
Fax: (801) 975-1207

VESCO
716 Industry Drive

## International Sales Representatives

## CANADA

Electronic Sales Professionals (ESP) Inc.

Suite 3, 447 McLeod Street Ottawa, Ontario K1R 5P5

27 Anne Court
Brampton, Ontario L6T 1K2
60 Wilderness Drive
Scarborough, Ontario M1V 3P6
116 Rue McKee
Chateaugauy, Quebec J6J 3N2

Tel: (613) 567-8547
Fax: (613) 567-8548
Tel: (416) 458-1103
Fax: (416) 458-4469
Tel: (416) 321-9693
Fax: (416) 321-9794
Tel: (514) 227-2630
Fax: (514) 227-1519

## PEOPLE'S REPUBLIC OF CHINA

Texny (H.K.) Ltd
Unit M, 6/F., Kaiser Estate Phase 3, 11 Hok Yuen Street Hunghom, Kowloon, H.K.

## FRANCE

## Rep France

8, Avenue du 18 Juin 1940
92500 Rueil, Malmaison

## GERMANY

ADICOM GmbH
Pognerstrasse 11
8000 Munchen 70

## HONG KONG

Texny (H.K.) Ltd
Unit M, 6/F., Kaiser Estate
Phase 3, 11 Hok Yuen Street
Hunghom, Kowloon, H.K.

## ISRAEL

El-Gev Electronics, Ltd.
Building 101 P.O. Box 50
Tirat Yehuda 73175
Tel: (972) 3-9712056
Fax: (972) 3-9712407
49-89-723-7078

Tel: (852) 765-0118
Fax: (852) 765-0557

ITALY
ACSIS s.r.I.
20149 Milano
Via Alberto Mario, 26
Tel: 39-2-4390832
Fax: 39-2-48012289

## JAPAN

Kawasho Corporation
World Trade Center Building
30F, Hamamatsu Cho
Tel: 81-33-578-5190
Fax: 81-33-578-5921
2-4-1 Minato-ku
Tokyo 105
Nippon Precision Device Corp
Nichibei Time 24 Bldg
35 Tansu-cho
Shinjuku-ku, Tokyo 162

## KOREA

## Acetronix

Park Lim Building Room 402
Tel: 822-796-4561
Soebing Ko-Tong 95
Yung San-ku, Seoul

TAIWAN, R.O.C.
QuadRep Electronics (T) Ltd. 6F-2 No. 436 Nanking W. Road Taipei, Taiwan

Tel: 886-2-5522372
Fax: 886-2-5525388

## SINGAPORE

QuadRep Marketing (P) Ltd.
1 Marine Parade Central
\#12-05 Parkway Builders' Centre
Singapore 1544

## U.K.

Pact Electronics Limited 14 Orchard Road

Tel: 44-483-505190
Onslow Village
Fax: 44-483-502581
Guildford, Surrey GU2 5QY

## Profile Electronic Componets Ltd.

Odiham
Tel: 44-256-704695
Basingstoke
Hampshire RG25 1LE

Tel: 65-3461933
Fax: 65-3461911

Fax: 822-796-4563
Tel: 81-32-60-1411
Fax: 81-32-60-7100

Fax: 44-256-704695

## International Distributors

## NOTE: FOR EUROPEAN DIE/UNPACKAGED CHIP DISTRIBUTION DISTRIBUTION, SEE UNITED KINGDOM

## AUSTRALIA

R \& D Electronics
4 Plane Tree Avenue
Dingley, Victoria 3171

## BELGIUM

Microlink S.A.
Paepsem Business Park Paepsemlaan 18E 1070 Brussel

## CANADA

R-Theta Incorporated
130 Matheson Blvd., East Unit 2
Mississauga, Ontario L4Z 1 Y6
5224 De Arbres
Pierreford, Quebec H8Z 2 L9

## DENMARK

## Ditz Schweitzer

Vallensbaekvej 41
DK 2605 Brondby

## FINLAND

## Integrated Electronics Oy Ab

Turkhaudantie 1
SF-00700 Helsinki

## FRANCE

## Aquitech

73, av. du Chateau d'Eau-BP 359 33694 Merignac Cedex

38, place des Pavillons 69007 Lyon

25, re de la Cholotois
35000 Rennes
4 bis, Burospace
91571 Bievnes Cedex

## ISC France

8, Avenue du 18 Juin 1940
92500 Rueil, Malmaison

Tel: 61-3-558-0444
Fax: 61-3-558-0955

Tel: 32-2-5218650 Fax: 32-2-5216078

Tel: (416) 890-0221
Fax: (416) 890-1628
Tel: (514) 696-7800
Fax: (514) 620-9543

Tel: 45-42-453044
Fax: 45-42-459206

Tel: 3580-351-3133
Fax: 3580-351-3134

Tel: 33-56-551830
Fax: 33-56-475320
Tel: 33-72-732412
Fax: 33-78-617837
Tel: 33-99-783132
Fax: 33-99-792180
Tel: 331-69-412431
Fax: 331-69-412846

Tel: 331-47-083530
Fax: 331-47-329925

## GERMANY

DACOM Sud GmbH (Headquarters)

Freisinger Str. 87 8045 Ismaning

## DACOM Nord GmbH

Im Sacke 4 3203 Sarstedt

## DACOM West GmbH

In der Freiheit 48 5650 Solingen 1

## DACOM Sudwest <br> Postfach 410412 <br> 7500 Karlsruhe 41

DACOM Stuttgart GmbH
Holzrain 5/1
7151 Allmershbach i.T.

## Kamaka

Nietzschestrabe 22
7080 Aalen

## ITALY

Sprague Italiana SpA
Via G. De Castro, 4
20144 Milano

## JAPAN

## Global Electronics Corporation

Nichibei Time 24 BIdg.
35 Tansu-cho
Shinjuku-ku, Tokyo 162
Shin-Osaka Ueno Toyo Bldg
4-7 Nishi Nakajima 7-chome
Yodogawa-ku, Osaka 532
Tokiwa Bldg.
66-2 Hongo 2-chome
Meito-ku, Nagoya-shi
Aichi 465
Wako Dimanon Building
126 Mizonokuchii, Takatsu-ku
Kawaski-shi, Kanagawa 213
Sansui Bldg.
4-11 Sainen, 1-chome
Kanazawa-shi, Ishikawa 920

Tel: 49-212-593011
Fax: 49-212-591639

Tel: 39-2-48012355
Fax: 39-2-48008167
Tel: 49-89-964880
Fax: 49-89-964989

Tel: 49-5066-5519
Fax: 49-5066-5160

Tel: 49-7240-1451
Fax: 49-7240-5960

Tel: 49-7191-54884
Fax: 49-7191-56494

Tel: 49-7361-36382
Fax: 49-7361-36952

Tel: 81-33-268-6655
Fax: 81-33-235-3663

Tel: 81-36-305-1601
Fax: 81-36-305-0778

Tel: 81-52-777-1141
Fax: 81-52-777-1143

Tel: 81-44-844-5111
Fax: 81-44-833-5291

Tel: 81-76-263-5150
Fax: 81-76-263-1859

## International Distributors

## Kashiwa Stock Center

(shipping)
1400-1 Takada Aza Uenodaishi
Kashiwa, Chiba Pref. 277
Kawasho Corporation
World Trade Center Building 30F, Hamamatsu Cho
2-4-1 Minato-ku
Tokyo
Nippon Precision Device Corp
Nichibei Time 24 Bldg
35 Tansu-cho
Shinjuku-ku, Tokyo 162

## NETHERLANDS

Nijkerk Elektronika BV
Drentestraat 7
Amsterdam - 1083HK

## NEW ZEALAND

VSI Electronics (N.Z.) Ltd.
Private Bag 99909
Newmarket, Auckland

## PHILIPPINES

Crystalsem Incorporated 216 Ortega Street
San Juan, Metro Manila 1500

Tel: 81-47-143-2756
Fax: 81-47-143-2582

Tel: 81-33-578-5190
Fax: 81-33-578-5921
: 81-33-260-141
Fax: 81-33-260-7100

Tel: 31-20-549-5969
Fax: 31-20-642-3948

Tel: (64-9) 579-6603 (64-9) 525-0283

Tel: 632-79-05-29
Fax: 632-722-1006

## SPAIN

## Unitronics S.A.

Pza Espana, 18. PL9 28008 Madrid

## SWEDEN

Lagercrantz Keltech AB
Kung Hans Vag 3
S 19129 Sollentuna

## SWITZERLAND

Electronitel
CH du Grand Clos 1
P.O. Box 93

CH 1752 Villars Sur Glane
U.K.

Eltek Semiconductors, Limited
Nelson Road Industrial Estate Tel: (44) 0803834455
Dartmouth Fax: (44) 0803833011
Devon TQ69LA
Solid State Supplies
Century House, Park Road
Tel: 44-892-534366
Southborough, Tunbridge Wells
Fax: 44-892-510624
Kent TN4 ONX

Tel: 34-1-542-5204
Fax: 34-1-542-7896

Tel: 46-8-626-0600
Fax: 46-8-754-4709

Tel: 41-37-410060
Fax: 41-37-410070

## SOUTH AFRICA

Prime Source (PTY) Ltd.
Prime Source House
3 Olympia Street, Marlboro
P.O. Box 46169, Sandton Orange Grove 2119

Tel: (27) 444-7237
Fax: (27) 444-7298

MICREL INC.
1849 Fortune Drive
San Jose, CA 95131
(408) 944-0800

FAX (408) 944-0970


[^0]:    Absolute Maximum Ratings (Notes 1, 2 and 3 )

    Power Dissipation, $\mathrm{T}_{\text {AMBIENT }} \leq 25^{\circ} \mathrm{C}$ PDIP
    SOIC
    CerDIP 5-Pin TO-220
    Power Dissipation, $\mathrm{T}_{\text {CASE }} \leq 25^{\circ} \mathrm{C}$
    5-Pin TO-220
    Derating Factors (To Ambient)
    PDIP
    SOIC
    CerDIP
    5-Pin TO-220
    $8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
    $4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
    $6.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
    $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

[^1]:    $\dagger$ Suppliers of Kelvin-sensed power resistors:

[^2]:    X = Irrelevant
    $\mathrm{t}-1=$ previous output state

[^3]:    L = Low Logic Level
    $H=$ High Logic Level
    $\mathrm{X}=$ Irrelevant
    $P=$ Present State
    $R=$ Previous State

[^4]:    L = Low Logic Level
    $H=$ High Logic Level
    X = Irrelevant
    $\mathrm{P}=$ Present State
    $R=$ Previous State
    $\mathrm{O}=$ Output OFF

[^5]:    X = Irrelevant

[^6]:    L = Low Logic Level
    $\mathrm{H}=$ High Logic Level
    $\mathrm{X}=$ Irrelevant
    $\mathrm{P}=$ Present State
    R = Previous State
    O = Output OFF

[^7]:    *Carry occurs at 99:59:59 for the 50396 and 59:59:99 for the 50397

[^8]:    *Required if using MIC8031 with $V_{\text {BB }}>50 \mathrm{~V}$.

[^9]:    *MINIMUM INPUT-OUTPUT VOLTAGE RANGES FROM 40 mV TO 400 mV ,

[^10]:    * Junction temperatures

[^11]:    * MICx8C42, 43 / MICx8HC42, 43
    † MICx8C44, 45 / MICx8HC44, 45

[^12]:    * Pins 1 and 8 must be externally connected for proper operation.
    $\dagger$ Pins 4 \& 5 must be externally

[^13]:    Note: Pin 1 will be denoted by one or more of the following: a notch, a printed triangle, or a mold mark.

