

## A CORPORATE COMMITMENT TO EXCELLENCE IN SUPPLYING INTELLIGENT POWER SEMICONDUCTORS:

Micrel Semiconductor was founded in 1978 in the heart of "Silicon Valley". We are a profitable, self-funded, full service semiconductor company. Dedication to full service is expressed in our advanced capabilities such as a comprehensive CAD/CAE support team, an extensive macro library, and our own state-of-the-art wafer fabrication and test facilities. All growth, product development, and acquisitions have been funded through retained earnings.

Micrel's objective is to be a major supplier of smart power products which incorporate our ASIS ${ }^{\text {TM }}$ (Application Specific Integrated Subsystem) philosophy to integrate as much in silicon as conceivably possible. Thus Micrel has developed a process technology which combines bipolar, CMOS Si-gate, and DMOS technologies. The bipolar component allows us to build precision analog functions. CMOS allows us to incorporate fast, low power, dense, digital logic. DMOS provides high voltage power MOSFETs. This uniquely flexible, high voltage compatible process enabled our success in several custom smart power designs and led to the development of the industry's first semicustom smart power array, the Micrel MPD8020, which founded the semicustom intelligent power niche. Building upon these accomplishments, Micrel introduced a line of proprietary and second-sourced standard products which address the intelligent power marketplace.
"Intelligent Power" is the combining of low voltage linear and digital functions with high voltage, high current output devices. This allows for the further integration of functions heretofore handled primarily by modules and hybrids. By combining these low voltage and high voltage functions monolithically we have dramatically improved reliability and packaging density. Micrel is dedicated to support this new and exciting Intelligent Power semiconductor market. Whether your application is automotive, industrial controls, telecommunications, medical equipment, office automation, avionics, or military, Micrel has the solution. We extensively test our products to insure they meet the highest standards of quality and reliability.

Micrel is proud of its success and has established a standard of business performance envied by others in the industry. We are dedicated to service and you have my personal commitment that Micrel will meet or exceed your strictest standard of excellence.


Ray Zinn
President and Chief Executive Officer Micrel, Inc.

Some products in this book are protected by one or more of the following patents: 4,764,589; 4,914,546; 4,951,101; 4,979,001.
The information furnished by Micrel, Incorporated, in this publication is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use, nor any infringements of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of Micrel, Inc. Micrel reserves the right to change circuitry and specifications at any time without prior notice.

Micrel products are not authorized for use in life support applications where device failure or malfunction can be reasonably expected to cause the failure or malfunction of the life support system or to significantly affect its safety or effectiveness. Life support systems are defined as apparatus used to sustain, prolong, assist, or support life, and may or may not be surgically implanted into the body.

Authorization for use in life support applications may only be granted, in writing, by the President of Micrel, Inc.

## 1991 Data Book

$\qquad$
$\qquad$ High Voltage Semicustom Power Array
$\qquad$ Voltage Regulators and Assorted Products
$\qquad$ Micrel Services and Special Products
$\qquad$ Packaging Information
Worldwide Sales Offices and Design Centers

## Table of Contents

SECTION 1: GENERAL INFORMATION Page
Micrel, A Brief Corporate History ..... 1-2
Alphanumeric Index. ..... 1-4
Device Ordering Information ..... 1-6
Cross Reference Guide ..... 1-7
Quality and Reliability Program ..... 1-8
SECTION 2: MOSFET DRIVERS
MOSFET Driver Selection Guide ..... 2-2
MIC426/427/428 Dual 1.5A Low Side MOSFET Driver ..... 2-4
MIC1426/1427/1428 Dual 1.2A Low Side MOSFET Driver ..... 2-16
MIC4420/4429 High Speed, High Current Low Side MOSFET Driver ..... 2-22
MIC4423/4424/44254 Dual 3A Low Side MOSFET Driver ..... 2-32
MIC4426/4427/4428 Dual 1.5A Low Side MOSFET Driver ..... 2-44
MIC4465/4466/4467/4468/4469 Power Logic CMOS Quad 1.2A Low Side MOSFET Driver ..... 2-52
MIC5010 Full Featured High and Low Side MOSFET Predriver ..... 2-57
MIC5011 Minimum Parts Count High and Low Side MOSFET Predriver ..... 2-73
AN-1 MIC5011 Design Techniques ..... 2-83
AH-5 Logic Controlled Power Switch ..... 2-87
MIC5012 Dual High and Low Side MOSFET Predriver ..... 2-91
MIC5013 Protected 8-Pin High and Low Side MOSFET Predriver ..... 2-100
SECTION 3: LATCHED DRIVERS
Latched Driver Selection Guide ..... 3-2
MIC4807 80V, 8-Channel, Addressable Low Side Driver ..... 3-3
AN-2 MIC4807 Display Dimmer ..... 3-11
MIC5800/5801 Parallel Input Latched Drivers (Available 3rd quarter 1991) ..... 3-15
MIC58P01Protected Parallel Input Latched Driver (Available 1st quarter 1992) ..... 3-19
MIC5821/5822/5823 Serial Input Latched Drivers (Available 3rd quarter 1991) ..... 3-23
MIC5841/5842/5843 8-Bit Serial Input Latched Drivers (Available 3rd quarter 1991) ..... 3-27
MIC58P42 Protected 8-Bit Serial Input Latched Driver (Available 1st quarter 1992) ..... 3-33
MIC59P50 Protected 8-Bit Parallel Input Latched Driver (Available 1st quarter 1992) ..... 3-38
MIC59P60 Protected 8-Bit Serial Input Latched Driver (Available 1st quarter 1992) ..... 3-42
SECTION 4: DISPLAY DRIVERS
Display Driver Selection Guide ..... 4-2
MIC4350 Counter/Latch Decoder and Driver ..... 4-4
MIC5002/5005/5007 4 Digit Counter/Display Decoder ..... 4-8
MIC50395/50396/50397 Six Decoder Counter/Display Decoder ..... 4-15
MIC50398/50399 Six Decade Counter/Display Decoder ..... 4-21
MIC7233 Triplex LCD Decoder/Driver ..... 4-27
MIC8010 Dichroic Liquid Crystal Display Driver ..... 4-28
MIC8011 Dichroic LCD Driver ..... 4-34

## Table of Contents

SECTION 4: DISPLAY DRIVERS (Continued)
Page
MIC8012 Dichroic LCD Driver with Switching Regulator ..... 4-40
MIC8013 Dichroic LCD Driver ..... 4-47
MIC8014 Dichroic LCD Driver ..... 4-54
MIC8030/8031 High Voltage Display Driver ..... 4-61
AH-2 MIC8030/MIC8031 Applications Hint ..... 4-66
MM5450/5451 LED Display Driver ..... 4-67
SECTION 5: HIGH VOLTAGE SEMICUSTOM POWER ARRAY
MPD8020 CMOS/DMOS Semicustom High Power Array ..... 5-2
AH-1 MPD8020 Kit Part Applications Hint ..... 5-18
MPD8020 ASISTM Design Package Overview ..... 5-20
MPD8020-0011 $3 \Phi$ DC Brushless Motor Predriver ..... 5-24
MPD8020-0012 Current Mode Buck Switching Regulator Controller ..... 5-26
MPD8020-0013 PWM "Smart" Lamp Driver ..... 5-28
MPD8020-0014 High Current Sink/Source Driver ..... 5-30
SECTION 6: VOLTAGE REGULATORS AND ASSORTED PRODUCTS
LP2950/2951 Micropower Voltage Regulator (Available 3rd quarter 1991) ..... 6-2
MIC2950/2951 Improved Micropower Voltage Regulator.. (Available 3rd quarter 1991) ..... 6-16
MIC3830 Compound Topology SMPS Controller (Available 3rd quarter 1991) ..... 6-30
MIC5009 Counter/Time Base ..... 6-38
SECTION 7: MICREL SERVICES AND SPECIAL PRODUCTS
Custom IC Capability ..... 7-2
Wafer Foundry Services ..... 7-3
IC Testing Services ..... 7-8
Source for Mature or Discontinued Integrated Circuits ..... 7-10
Radiation Hardened Integrated Circuits ..... 7-15
SECTION 8: PACKAGING INFORMATION
Package Dimensions ..... 8-2
SECTION 9: WORLDWIDE SALES OFFICES AND DESIGN CENTERS
U.S. Sales Representatives ..... 9-2
U.S. Distributors ..... 9-4
International Sales Representatives and Distributors ..... 9-5
Design Centers ..... 9-6

## General Information

SECTION 1: GENERAL INFORMATION ..... Page
Micrel, A Brief Corporate History ..... 1-2
Alphanumeric Index ..... 1-4
Device Ordering Information ..... 1-6
Cross Reference Guide ..... 1-7
Quality and Reliability Program ..... 1-8

## Introduction

## Micrel History

Micrel Semiconductor has a distinguished history in the fields of testing, manufacturing and development of digital and analog high voltage interface integrated circuits in gate array, semicustom, and standard cell technologies.

## Test Service Beginning

Micrel was founded in 1978 as an independent high performance testing facility for manufacturers and consumers of digital and analog ICs. The company grew quickly and added LSI test systems, wafer probers, and autohandling equipment for high and low temperature production testing.

Micrel established a reputation for excellent customer service, high quality, and fast turn-around responsiveness. Design, fabrication, and test services were integrated into many programs serving IC manufacturers, IC users, and hybrid manufacturers. Micrel's services became a recognized quality resource for many industrial, commercial, and military customers.

Micrel's IC Test Division remains the leading independent facility for customers who need to supplement in-house capability with high-accuracy wafercharacterization andfunctional final testing. The operation features six major VLSI automatic test systems as well as wafer probe stations, automatic device handlers, and support equipment. The operation offers environmental and stress facilities to meet most commercial and Mil-Std test conditions required for ICs.

## Foundry Added

Micrel launched a program of reinvestment and diversification that first led to custom wafer fabrication for other merchant/makers, and eventually progressed to developing the Micrel line of semicustom and standard product Smart Power ICs.

In 1981, Micrel acquired its own IC fabrication facility in Sunnyvale, CA. Micrel's Wafer Fab Division provides IC manufacturers with a silicon foundry which addresses their unique processing requirements for volume production or short runs. The facility also makes it possible for independent design groups to produce sophisticated high quality ICs.

Micrel has subsequently extended the foundry capability to produce afullcomplement of CMOS/DMOS/Bipolar/NMOS/ PMOS processes with both metal gate and silicon gate, dual metal and dual Poly feature size down to 2 microns, with operating voltage from 1.5 V up to 250 V .

## Second Sourcing and Radiation Hardened ICs

In 1983, the Company again expanded its base by becoming a qualified second source supplier of discontinued or follow-on programICs. Micrel signed agreements with several manufacturers to produce their products to original specifications, using - in most cases - the original tooling and special equipment. Micrel manufactures a number of second-sourced ICs to Military class B requirements for use in programs such as Hellfire, Standard Missile I, F-16, and SINCGARS.

In 1987, Micrel signed an agreement with National Semiconductor to take over the manufacture of the CD4000 and MM54CXXX families of radiation hardened (Radhard) ICs used in a number of critical military programs such as MilStar. More recently, Micrel purchased tooling and inventories of the CDI three micron line. The products include CMOS silicongate and metal gate parts. Micrel now supplies these products to former CDI customers.

## Innovative Smart Power Arrays

In 1987, Micrel announced the first semicustom linear/ digital/power array for high voltage (HV) power applications, the MPD8020. The Smart Power Array does for power circuit designers what gate and linear array ASICs do for low voltage digital and linear designers. The IC provides a semicustom array that can quickly and economically be applied to critical power design challenges.

On one monolithic IC, Micrel combines CMOS analog circuits, TTUCMOS compatible high speed CMOS logic, and high voltage DMOS power drivers. MPD8020 wafers are held at the last step before metallization. Afterthe customer specifies the interconnect pattern, Micrelturns each IC into a proprietary Smart Power ASIC.

The MPD8020 ASIS ${ }^{\text {TM }}$ (Application Specific Integrated System) provides high level system integration and intelligence with smaller size and lower cost. Aspects of value, performance, reliability, and power handling capability are increased greatly through Micrel's proprietary BCD (Bipolar, CMOS, DMOS) technology combination.

## Standard Interface Products

Micrel produces a line of standard IC's designed to interface between the microprocessor and the load:

- MIC5010/11/12/13 High side power MOSFET predriver
- MIC426/1426/4420/4423/4465 Low side power MOSFET drivers
- MIC8030 Dichroic LCD driver, 100V/38 segments
- MIC4807 Latched driver, 8 outputs, $100 \mathrm{~V} / 200 \mathrm{~mA}$ each
- MIC8010 LCD driver, $30 \mathrm{~V} / 38$ segments
- MIC50395 LED driver, 6 decade, up/down counter
- MM5451 LED driver, 35 segments
- CD4000 Series Radhard CMOS logic family


## Serving Today's Customers

Micrel is positioned to become the leader in Smart Power technology. In 1989 the Company opened a regional design center in Japan, and in 1990, opened other regional design centers throughout the United States and Western Europe. Micrel will continue to announce new standard Smart Power products and the development of other standard and semicustom arrays. These products will address key growth areas of Smart N-Channel Power MOSFET drive and Smart Control of high voltage components including motors, relays, displays, printers, and power supplies.

Micrel's customers include major military subcontractors who impose SCD criteria for standard 883C Class S or B requirements or special screening. Other customers include manufacturers of high volume commercial products from garage door openers and telecom devices to medical pill boxes. Micrel welcomes customer visits to discuss design, production and testing issues.

## Alphanumeric Index

ProductLP2950MIC1426MIC1427MIC1428MIC2950MIC2951MIC3830MIC426MIC427
MIC428MIC4350MIC4420MIC4423DescriptionPage
LP2951Adjustable Micropower Voltage Regulator6-3
Adjustable Micropower Voltage Regulator ..... 6-3
Dual/High Speed Low Side Power MOSFET Driver -1.2A ..... 2-16
Dual/High Speed Low Side Power MOSFET Driver -1.2A ..... 2-16
Dual/High Speed Low Side Power MOSFET Driver -1.2A ..... 2-16
Adjustable Micropower Voltage Regulator ..... 6-16
Adjustable Micropower Voltage Regulator ..... 6-16
Compound Topology Control Circuit. ..... 6-30
Dual High Speed Low Side Power MOSFET Driver -1.5A ..... 2-4
Dual High Speed Low Side Power MOSFET Driver -1.5A ..... 2-4
Dual High Speed Low Side Power MOSFET Driver -1.5A ..... 2-4
Counter, Latched Decoder and Display Driver ..... 4-4
Low Side Power MOSFET Driver -6A ..... 2-22
Dual High Speed Low Side Power MOSFET Driver -3A ..... 2-32
MIC4424 Dual High Speed Low Side Power MOSFET Driver - 3 A ..... 2-32
MIC4425 Dual High Speed Low Side Power MOSFET Driver - 3 A ..... 2-32
MIC4426 Improved-Dual High Speed Low Side Power MOSFET Driver -1.5A ..... 2-44
MIC4427 Improved-Dual High Speed Low Side Power MOSFET Driver -1.5A ..... 2-44
MIC4428 Improved-Dual High Speed Low Side Power MOSFET Driver -1.5A ..... 2-44
MIC4429 High Speed Low Side Power MOSFET Driver -6A ..... 2-22
MIC4465 Quad High Speed Low Side MOSFET Driver \& Logic -1.2A ..... 2-52
MIC4466 Quad High Speed Low Side MOSFET Driver \& Logic -1.2A ..... 2-52
MIC4467 Quad High Speed Low Side MOSFET Driver \& Logic -1.2A ..... 2-52
MIC4468 Quad High Speed Low Side MOSFET Driver \& Logic -1.2A ..... 2-52
MIC4469 Quad High Speed Low Side MOSFET Driver \& Logic -1.2A ..... 2-52
MIC4807 80V, 8 Channel BCD, Addressable Low Side Driver ..... 3-3
MIC5002
4 Digit Counter/Display Decoder ..... 4-4
MIC50054 Digit Counter/Display Decoder (7 Segment)4-4
MIC5007
4 Digit Counter/Display Decoder (BCD) ..... 4-4
MIC5009 Counter/Time Base ..... 6-38
MIC5010 Full Featured High/Low Side MOSFET Driver ..... 2-57
MIC5011 Minimum Parts Count High/Low Side MOSFET Driver ..... 2-73
MIC5012 Dual High/Low Side MOSFET Driver ..... 2-91
MIC5013 Protected High/Low Side MOSFET Driver ..... 2-100
MIC50395 6 Digit Counter/Display Decoder (to 9999 99) ..... 4-15
MIC503966 Digit Counter/Display Decoder (to 99:59:59)4-15
MIC50397 6 Digit Counter/Display Decoder (to 59:59.99) ..... 4-15
MIC50398 6 Digit Counter/Display Decoder (7 Segment) ..... 4-21
MIC50399 6 Digit Counter/Display Decoder (BCD) ..... 4-21
MIC580050V, 4 Channel Parallel Input Latched Driver3-15
MIC5801 50V, 8 Channel Parallel Input Latched Driver ..... 3-15
MIC58P01 70V, 8 Channel Parallel Input Protected Latch Driver ..... 3-19
MIC58P42 70V, 8 Bit Serial Input Protected Latched Driver ..... 3-33
MIC5821 $50 \mathrm{~V}, 8$ Bit Serial Input, Latched Driver ..... 3-23
MIC5822 80V, 8 Bit Serial Input Latched Driver ..... 3-23
MIC5823 100V, 8 Bit Serial Input Latched Driver ..... 3-23
MIC5841 50V, 8 Bit Serial Input Latched Driver ..... 3-27
MIC5842 80V, 8 Bit Serial Input Latched Driver ..... 3-27
MIC5843 100V, 8 Bit Serial Input Latched Driver ..... 3-27

## Alphanumeric Index

Product Description ..... Page
MIC59P5070V, 8 Channel Parallel Input Protected Latched Driver3-38
MIC59P60 70V, 8 Bit Serial Input Protected Latched Driver ..... 3-42
MIC7233 Triplex LCD Decoder/Driver ..... 4-27
MIC8010 Dichroic LCD Driver ..... 4-28
MIC8011 Dichroic LCD Driver ..... 4-34
MIC8012 Dichroic LCD Driver with Switching Regulator ..... 4-40
MIC8013 Dichroic LCD Driver ..... 4-47
MIC8014 Dichroic LCD Driver ..... 4-54
MIC8030MIC80314-61
100V Dichroic LCD Driver ..... 4-61
LED Display Driver ..... 4-67
LED Display Driver ..... 4-67
Semicustom High Voltage Array ..... 5-2

## Ordering Information:



## Industry Cross Reference Guide

Micrel Direct Replacement devices are shown in boldface.
Micrel Similar Replacement devices (some circuit modifications may be required) are shown in italics.

| Manufacturer | Micrel Replacement | Manufacturer | Micrel Replacement |
| :---: | :---: | :---: | :---: |
| Gould AMIS4520 |  | SGS |  |
|  | MIC8010 | M5450 | MM5450 |
|  | MIC8030, MIC8031 | M5451 | MM5451 |
| HoltHI-8010 |  | SGS1626/2626/3626 | MIC426, MIC1426, MIC4423, |
|  | MIC8010 <br> MIC8030, MIC8031 | Silicon General |  |
| Intersil ICL7667 |  | SG1626/2626/3626 | MIC426, MIC1426, MIC4423, MIC4426 MIC426, MIC1426, MIC4423, MIC4426 |
|  | MIC426, MIC1426, MIC4423, |  |  |
|  | MIC4426 | SG1644/2644/3644 |  |
| IXYS |  | Siliconix |  |
|  |  |  |  |  |
| IXLD426 | MIC426MIC427 | SG1626/2626/3626 | MIC426, MIC1426, MIC4423, MIC4426 |
| IXLD427 |  |  |  |
| IXLD428 | MIC428 | Sprague |  |
| IXLD1426 | MIC1426 | UCN-4807 | MIC4807 |
| IXLD1427 | MIC1427 | UCN-5800A | MIC5800 |
| IXLD1428 | MIC1428 | UCN-5801A | MIC5801,58P01, MIC59P50 |
| IXLD4420 | MIC4420 | UCN-5821A | MIC5821 |
| IXLD4423 | MIC4423 | UCN-5822A | MIC5822 |
| IXLD4424 | MIC4424 | UCN-5823A | MIC5823 |
| IXLD4425 |  | UCN-5841A | MIC5841,58P42, MIC59P60 |
| IXLD4426 | MIC4426 | UCN-5842A | MIC5842,58P42, MIC59P60 |
| IXLD4427 | MIC4427 <br> MIC4428 | UCN-5843A | MIC5843 |
| IXLD4428 |  | Teledyne | MIC426 |
| IXLD4429 | MIC4429 |  |  |
| Lansdale |  | $\begin{aligned} & \text { TSC426 } \\ & \text { TSC427 } \end{aligned}$ | MIC427 |
| ML4350 | MIC4350 | TSC428 | MIC428 |
| Maxim |  | TSC1426 | MIC1426 |
| ICL7667 | MIC426, MIC1426, MIC4423, MIC4426 | TSC1427 | MIC1427 |
|  |  |  | MIC1428 |
| ICM7233 | MIC7233 | $\begin{aligned} & \text { TSC1428 } \\ & \text { TSC4420 } \end{aligned}$ | MIC4420 MIC4423 |
| TSC426 | MIC426, MIC1426, MIC4423, MIC4426 | TSC4423 |  |
|  |  |  | MIC4424 MIC4425 |
| Motorola | MIC4350 <br> MIC426, MIC1426, MIC4423, <br> MIC4426 | TSC4425 |  |
| MC4350 |  | TSC4426 | MIC4426 |
| MH0026 |  | $\begin{aligned} & \text { TSC4427 } \\ & \text { TSC4428 } \end{aligned}$ | MIC4427 |
|  |  |  | MIC4428 MIC4429 |
| National Semiconductor |  | TSC4429 |  |
| DS0026 | MIC426, MIC1426, MIC4423, MIC4426 | TSC4465 TSC4466 | MIC4429 MIC4465 |
|  |  |  | MIC4466 |
| LP2950 | $\begin{aligned} & \text { LP2950, MIC2950 } \\ & \text { LP2951, MIC2951 } \end{aligned}$ | $\begin{aligned} & \text { TSC4466 } \\ & \text { TSC4467 } \end{aligned}$ | MIC4467 |
| LP2951 |  | $\begin{aligned} & \text { TSC4467 } \\ & \text { TSC4468 } \end{aligned}$ | MIC4468 MIC4469 |
| MM5450 | LP2951, MIC2951 <br> MM5450 <br> MM5451 | TSC4469 |  |
| MM5451NHM0026 |  | $\begin{aligned} & \text { Toshiba } \\ & \text { TC5002B } \end{aligned}$ | MIC5002 |
|  | MM5451 <br> MIC426, MIC1426, MIC4423, MIC4426 |  |  |

## Quality/Reliability Program

## Our Philosophy

Product quality and reliability are two of the most critical elements for achieving success in today's semiconductor industry. Micrel has attained success as a semiconductor supplier by designing and processing parts that meet the most strenuous applications and most adverse environments. Micrel has accomplished this by never wavering from the philosophy that quality must be built into each and every device and process.

Micrel considers product reliability to be an expression of the quality philosophy extended over the expected life of each product. Micrel's philosophy begins in the design stage and continues, under strict monitoring and control, throughout the development, production, testing and packaging of each product.

Micrel's specific goal is to produce devices that are without defect from their given specifications for performance and product life. Product testing and comparative studies are ongoing activities at Micrel as we continue our search for new and more effective methods for manufacturing products with built-in quality. The Micrel quality program is in full compliance with MIL-I-45208, and equipment calibration meets all requirements of MIL-STD-45662.

## Quality Program Elements

Quality and reliability in Micrel products are obtained through a number of quality assurance program elements, most of which contain multiple levels of requirements and procedures. These program elements comprise the Micrel Quality Assurance Program.

## I. Supplier requirements

Vendor certification of compliance to published specifications is required for process materials, gasses, substrates, masks, etc., as well as for components, parts and materials used in assembly.
II. Fabrication QA is based on a Statistical Process Control (SPC) Program including:

1. Test procedures
2. Document control

Specifications/recipes
Process change notice (PCN)
Engineering change notice (ECN)
3. Critical process-step monitoring

Particulates
Critical dimensions
Electrical performance
4. Extended SPC programs

Process Limit Control (PLC)
Process on Exception (POE)
5. Outgoing QA

Visual Inspection
To Micrel Standards
To Mil-883 Class B or Class S

## III. Vendor Requirements

Certification of compliance to publishedMicrel or customer specifications is required for processes, materials, and services from third-party vendors.

## IV. Assembly QA Program

1. Test procedures
2. Document control

Specifications
Control systems
Engineering change notices (ECN)
3. Critical-step monitoring

Assembly processes
Critical dimensions
Environmental processes
4. Acceptance Test Procedure

Electrical performance
Component marking
5. Outgoing QA

Visual Inspection
To Micrel Standards
To Mil-883 Class B or Class S

## Organization

At Micrel, quality assurance management reports directly to the President of the corporation. All quality and reliability issues are independent of the production organizations.

The QA Manager's responsibilities are to establish and maintain effective controls for monitoring Micrel manufacturing and test services, equipment and processes (as well as our suppliers and contractors), to report the findings to the President, and to initiate statistically valid techniques to further improve Micrel quality and reliability levels.

The QA Manager is responsible for implementation and administration of multiple quality-related programs and systems for both commercial and military grade processes and products. Activities under the QA Manager's control include: incoming inspection, in-process quality control, qualification testing, conformance testing, document control, specification review, failure analysis, internal audit, quality procedures training, and ongoing vendor qualification and performance appraisal.

## Statistical Process Control

Foremost of the Micrel quality assurance programs is their Statistical Process Control (SPC) methodology. Because of the company's unique mix of proprietary, custom and foundry products, SPC at Micrel is approached ontwo levels.
Level 1 Traditional SPCutilizing process capability studies, design of experiments, Paretto analysis, histograms and X-bar R charting of critical process steps.

Level 2 Extended SPC methodology adds Process Limit Control (PLC) and Process on Exception (POE) programs as super-sets to the standard SPC programs.
Micrel's Process Limit Control (PLC) program provides absolute control of wafer runs during processing. Parameters are measured and recorded at every process steps against established limits. When any measurement value is found to exceed a specification limit, the run is immediately stopped and process engineering is notified. Before the run can proceed, engineering must evaluate the data and determine the run disposition during that production shift.

The Process on Exception (POE) program monitors and controls wafers during electrical testing. Wafer probe results are compared against specifications. Any exceptions to either absolute, preferred, or target specifications are noted and detailed reports are generated. Engineering may then exercise some influence over yield issues by determining which electrical performance criteria are critical.

The results of SPC, PLC and POE performance monitoring are reviewed on a monthly basis. Trends are charted, corrective actions are evaluated and process improvements are implemented as a result of the data.

## Document Control

Document control is an integral part of the Micrel quality assurance program. It is designed to assure that operating procedures and customer requirements are translated into regulatory written instructions. Document control is responsible for initiating, approving, distributing, revising, recalling, and archiving internal control systems in the form of product run sheets (recipes), process and test specifications, etc.

Micrel's two main specification control methodologies utilize engineering change notice (ECN) and process change notice (PCN) systems.

ECN The engineering change notice system follows standard industry procedures for process and test specifications, travelers, forms, and drawings.
PCN The process change notice system is an extension of Micrel's unique, highly-detailed product run sheet (recipe) control system. PCN mechanisms meet the extreme demands for accuracy required in wafer processing.

Packaged product quality is controlled by a detailed set of instructions that are issued and controlled as part of the ECN system. These instructions cover all assembly and back-end processing steps and include the build-diagram, burn-in drawing, test set-up specification, test traveler, etc.

## Inspection and Test Points

The flow charts accompanying this section describe the sequential steps of semiconductor processing and fabrication, and the associated test or inspection procedures and documentation.

## Equipment Calibration

Micrel maintains a calibration system that conforms to MIL-STD-45662 and ensures measurement accuracy of equipment used to determine product workmanship and acceptability. Major provisions of the program include:

- Qualification of external calibration services,
- References traceable to National Institute of Standards and Technology (NIST). Identification of measurement and test equipment for type (electrical, mechanical, and optical) and frequency of calibration
- Certification history of equipment calibration and recall
- Recall status report history
- Audit history (calibration date stickers and recall designation)


## Quality Control

The quality control program includes multiple inspections of material in-process, as well as final acceptance inspection of outgoing finished products. The QC system comprises product integrity characterizations of dimensional, structural, electrical and visual parameters. It also includes environmental and procedural monitoring checks.

The program elements include, but are not necessarily limited to:

- Particulate monitoring
- Temperature and relative humidity monitoring
- Electrostatic discharge monitoring and control
- Specification compliance reviews
- Random monitoring of wafers in-process
- Critical dimension qualification of product lot samples
- Wafer/die electrical sort
- Performance/trend data analysis
- Storage, handling, packaging and identification of raw materials, work-in-progress, and finished goods
- Returned material analysis

Finished product is inspected and tested prior to its shipment to the customer. Random sampling methodology is used to check deliverable wafer, die or part quality against published Micrel workmanship standards and customer specifications.

This final-product quality control program includes systems and procedures that assure the following:

- Correlation and qualification of test equipment to internal and customer specifications
- Manufacturing test operations are proper and complete
- Product lots conform to detailed test requirements for visual, mechanical and electrical performance criteria
- Documentationfor each product/lot is properand complete


## New Products and Processes

New products or major process changes must undergo complete evaluationbefore they are certified at Micrel. Quality Assurance participation and approval is required in new product design reviews, productcharacterization and reliability studies, and documentation preparation.

Certification is granted to new products or processes only after rigorous stress-testing, thorough monitoring of critical dimensions, careful failure analysis, and full process/trend data review. New packages are qualified and released for production only after Quality Assurance has determined that all environmental, mechanical and electrical tests are satisfactorily completed.

Complete and proper documentation of all material, process, procedure or packaging changes is required forfinal Quality Assurance certification.

## Summary

The Micrel Quality Assurance philosophy - that quality must be built into every process and product - is realized by the company's thorough implementation of the policies, procedures and processes requiredto ensure that ourproducts and services meet the highest standards for material and workmanship.

Micrel Quality Flow for Semiconductor Circuit Manufacturing


Visual inspection per MIL-STD-883 Class B

Ship Foundry Wafer Products

Wafer Sort



QC Monitor
Wafer probe


## Scribe and Break



100\% Production 2nd Optical


## Micrel Quality Flow for Semiconductor Assembly



## FLOW CHART NOTES

## Customer Returns

Perform analysis, answer and/or generate corrective action request, make disposition of return

## Specification Review

Review internal specifications, verify agreement to customer requirements, issue specification to production

## Reliability Assurance

Qualification - Test each device family in accordance with MIL-STD-883, Method 5004 and 5005, Class B

Certification - New products and major process changes subjected to accelerated test and process analysis

Failure Analysis - Performed on all Qualification and Process Monitor failures and customer returns as needed

Document Control—Maintains files of all latest drawings and specifications, controls and issues wafer run-sheets, specifications, drawings and ECN numbers, distributes copies to specification control books and user groups.

## MOSFET Drivers

SECTION 2: MOSFET DRIVERS ..... Page
MOSFET Driver Selection Guide ..... 2-2
MIC426/427/428 Dual 1.5A MOSFET Driver ..... 2-4
MIC1426/1427/1428 Dual 1.2A MOSFET Driver ..... 2-16
MIC4420/4429 High Speed, High Current MOSFET Driver ..... 2-22
MIC4423/4424/44254 Dual 3A MOSFET Driver ..... 2-32
MIC4426/4427/4428 Dual 1.5A MOSFET Driver ..... 2-44
MIC4465/4466/4467/4468/4469 Power Logic CMOS Quad
1.2A MOSFET Driver ..... 2-52
MIC5010 Full Featured MOSFET Predriver ..... 2-57
MIC5011 Minimum Parts Count MOSFET Predriver ..... 2-73
AN-1 MIC5011 Design Techniques ..... 2-83
AH-5 Logic Controlled Power Switch ..... 2-87
MIC5012 Dual MOSFET Predriver ..... 2-91
MIC5013 Protected 8-Pin MOSFET Predriver ..... 2-100


Drives a hex 0 - hex 3 size MOSFET; 400 pF to 3000 pF .

## MIC426 Family (Original)

* 30 nS into 1000 pF
* 4.5 V to 18 V supply
* 1.5 A peak output
* $6 \Omega$ output impedance
* Available in surface mount packages


## MIC1426 Family (Low Cost)

* Low cost predriver
* 38 nS into 1000 pF
* 4.75 V to 16 V supply
* 1.2 A peak output
* $8 \Omega$ output impedance
* Available in surface mount packages


MIC428

Drives a hex 0 - hex 3 size MOSFET; 400 pF to 3000 pF .


MIC1428


Drives a hex 0 - hex 3 size MOSFET; 400 pF to 3000 pF .

## MIC 4426 Family (Protected)

* Latch-up protected
* 25 nS into 1000 pF
* 1.5 A peak output
* Withstands 5 V negative swing
* 4.5 V to 18 V supply
* $7 \Omega$ output impedance
* Available in surface mount packages

MIC 4423 Family (High Current)

* Latch-up protected
* 25 nS into 1800 pF
* 3 A peak output
* Withstands 5 V negative swing
* 4.5 V to 18 V supply


MIC4427


MIC4428


MIC4423


MIC4424


Drives a hex 4 - hex 5 size MOSFET; 6000 pF to 12000 pF .

* $3.5 \Omega$ output impedance
* Available in surface mount packages


MIC4425


Drives a hex 6-hex 7 size MOSFET ; 15000 pF to 16000 pF

## MIC4420/4429 (Singles)

* Latch-up protected
* 25 nS into $10,000 \mathrm{pF}$
* 6 A peak output


MIC4420

* Withstands 5 V negative swing
* 4.5 V to 18 V supply
* $2.5 \Omega$ output impedance
* Available in surface mount and


MIC4429

## FET Driver Selection Guide



## General Description

The MIC426/427/428 are dual CMOS high speed drivers. A TTL/CMOS input voltage level is translated into an output voltage level swing equalling the supply. The CMOS output will be within 25 mV of ground or positive supply. Bipolar designs are capable of swinging only within 1 volt of the supply.

The low impedance high current driver outputs will swing a 1000 pF load 18 V in 30 nS . The unique current and voltage drive qualities makethe MIC426/427/428 ideal powerMOSFET drivers, line drivers and DC to DC converter building blocks. Input logic signals may equal the power supply voltage. Input current is a low $1 \mu \mathrm{~A}$ making direct interface to CMOS/ BIPOLAR switch mode power supply control integrated circuits

## Features

- High Speed Switching ( $\mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF}$ ) ................ 30 nS
- High Peak Output Current .................................... 1.5 A
- High Output Voltage Swing ........................VS -25 mV GND + 25 mV
- Low Input Current (Logic "0" or "1") ...................... $1 \mu \mathrm{~A}$
- TTLCMOS Input Compatible
- Available in Inverting \& Non-Inverting Configurations
- Wide Operating Supply Voltage .4.5 V to 18 V
- Low Power Consumption
(Inputs Low) 0.4 mA
(Inputs High) 8 mA
- Single Supply Operation
- Low Output Impedance
- Pin Out Equivalent to DS0026 \& MMH0026


## Pin Configuration



## Functional Diagram


possible as well as open collector analog comparators.
Quiescent power supply current is 8 mA maximum. The MIC426 requires $1 / 5$ the current of the pin compatible bipolar DS0026 device. This is important in DC to DC converter applications with power efficiency constraints and high frequency switch mode power supply applications. Quiescent
current is typically 6 mA when driving a 1000 pF load 18 V at 100 kHz .

The inverting MIC426 driver is pin compatible with the bipolar DS0026 and MMH0026 devices. The MIC427 is non-inverting; the MIC428 contains an inverting and non-inverting driver.

Ordering Information

| Part Number | Temperature Range | Package | Configuration |
| :---: | :---: | :---: | :---: |
| MIC426CM MIC426BM | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | 8 -pin SOIC | Inverting |
| MIC426CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-pin plastic DIP | Inverting |
| $\begin{aligned} & \text { MIC426BJ } \\ & \text { MIC426AJ } \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | 8 -pin CerDIP | Inverting |
| MIC426CY | - | CHIP | Inverting |
| $\begin{aligned} & \text { MIC427CM } \\ & \text { MIC427BM } \end{aligned}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | 8 -pin SOIC | Non-Inverting |
| MIC427CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-pin plastic DIP | Non-Inverting |
| $\begin{aligned} & \text { MIC427BJ } \\ & \text { MIC427AJ } \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | 8 -pin CerDIP | Non-Inverting |
| MIC427CY | - | CHIP | Non-Inverting |
| $\begin{aligned} & \text { MIC428CM } \\ & \text { MIC428BM } \end{aligned}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | 8 -pin SOIC | Non-Inv. \& Inverting |
| MIC428CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-pin plastic DIP | Non-Inv. \& Inverting |
| $\begin{aligned} & \text { MIC428BJ } \\ & \text { MIC428AJ } \end{aligned}$ | $\begin{gathered} -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | 8-pin CerDIP | Non-Inv. \& Inverting |
| MIC428CY | - | CHIP | Non-Inv. \& Inverting |

## Absolute Maximum Ratings (Notes 1, 2, and 3) <br> If Military/Aerospace specified devices are required, contact your local Micrel representative/distributor for availability and specifications.

| Supply Voltage | 20 V |
| :---: | :---: |
| Input Voltage Any Terminal | V +0.3 V to GND - 0.3 V |
| Maximum Chip Temperature | $150^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead Temperature (10 sec) | $300^{\circ} \mathrm{C}$ |
| Package Thermal Resistance |  |
| CerDIP $\mathrm{R}_{\text {®J-A }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 150 |
| CerDIP R $\mathrm{Ej}_{\text {J-c }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right.$ ) | 50 |
| PDIP R ${ }_{\text {OJ-A }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 125 |
| PDIP R ${ }_{\text {eJ-C }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 42 |
| SOIC $\mathrm{R}_{\boldsymbol{e J}-\mathrm{A}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 250 |
| SOIC R $\mathrm{E}_{\text {J-C }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 75 |

Operating Temperature Range
C Version
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
B Version
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
A Version $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

MIC426 Electrical Characteristics: $T_{A}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |  |
| 1 | $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| 2 | $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| 3 | In | Input Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {S }}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |  |
| 4 | VOH | High Output Voltage |  | $\mathrm{V}_{\mathrm{S}}-0.025$ |  |  | V |
| 5 | VOL | Low Output Voltage |  |  |  | 0.025 | V |
| 6 | Ro | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V} \\ & \mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 10 | 15 | $\Omega$ |
| 7 | Ro | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V} \\ & \mathrm{l} U \mathrm{~T}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 6 | 10 | $\Omega$ |
| 8 | IPK | Peak Output Current |  |  | 1.5 |  | A |

## SWITCHING TIME

| 9 | $\mathrm{~T}_{\mathrm{R}}$ | Rise Time | Test Figure 1 |  |  | 30 |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| 10 | $\mathrm{~T}_{\mathrm{F}}$ | Fall Time | Test Figure 1 |  |  | 20 |
| 11 | $\mathrm{~T}_{\mathrm{D} 1}$ | Delay TIme | Test Flgure 1 |  |  | 40 |
| 12 | $\mathrm{~T}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  |  | nS |

POWER SUPPLY

| 13 | Is | Power Supply Current | $V_{I N}=3.0 \mathrm{~V}$ (Both Inputs) |  |  | 8.0 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| 14 | IS | Power Supply Current | $\mathrm{V}_{\mathbb{I N}}=0.0 \mathrm{~V}$ (Both Inputs) |  |  | 0.4 | mA |

## MIC426 Electrical Characteristics:

Over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| INPUT |  |  |  |  |  |  |  |
| 1 | $V_{I H}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| 2 | $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| 3 | $\mathrm{I}_{\mathrm{N}}$ | Input Current | $0 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{S}}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |

MIC426 Electrical Characteristics:
Over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified (Continued).

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

OUTPUT

| 4 | VOH | High Output Voltage |  | $\mathrm{V}_{\mathrm{S}}-0.025$ |  |  | v |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | VoL | Low Output Voltage |  |  |  | 0.025 | V |
| 6 | Ro | Output Resistance | $\begin{aligned} & V_{I N}=0.8 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{IUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 13 | 20 | $\Omega$ |
| 7 | $\mathrm{R}_{0}$ | Output Resistance | $\begin{aligned} & V_{I N}=2.4 \mathrm{~V} \\ & \text { lout }=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 8 | 15 | $\Omega$ |

SWITCHING TIME

| 8 | $T_{R}$ | Rise Time | Test Figure 1 |  | 60 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 9 | $\mathrm{~T}_{\mathrm{F}}$ | Fall Time | Test Figure 1 |  |  | 40 |
| 10 | $\mathrm{~T}_{\mathrm{D} 1}$ | Delay TIme | Test Figure 1 |  |  | 60 |
| 11 | $\mathrm{~T}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  |  | 120 |

## POWER SUPPLY

| 12 | Is | Power Supply Current | $V_{I N}=3.0 \mathrm{~V}$ (Both Inputs) |  |  | 12.0 | mA |
| :--- | :---: | :--- | :--- | :--- | :--- | :--- | :---: |
| 13 | Is | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ (Both Inputs) |  |  | 0.6 | mA |

MIC427 Electrical Characteristics: $T_{A}=25^{\circ} \mathrm{C}$ with $4.5 \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |  |
| 1 | $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| 2 | $\mathrm{V}_{\mathrm{IL}}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| 3 | IN | Input Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {S }}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |  |
| 4 | $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $V_{S}-0.025$ |  |  | V |
| 5 | V OL | Low Output Voltage |  |  |  | 0.025 | V |
| 6 | Ro | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V} \\ & \mathrm{l} O \mathrm{~T}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 10 | 15 | $\Omega$ |
| 7 | Ro | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V} \\ & \mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 6 | 10 | $\Omega$ |
| 8 | IPK | Peak Output Current |  |  | 1.5 |  | A |

MIC427 Electrical Characteristics: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified. (Continued)

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING TIME |  |  |  |  |  |  |  |
| 9 | $\mathrm{T}_{\mathrm{R}}$ | Rise Time | Test Figure 1 |  |  | 30 | nS |
| 10 | $\mathrm{T}_{\mathrm{F}}$ | Fall Time | Test Figure 1 |  |  | 20 | nS |
| 11 | TD1 | Delay TIme | Test Figure 1 |  |  | 40 | nS |
| 12 | $\mathrm{T}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  |  | 75 | nS |

POWER SUPPLY

| 13 | $I_{s}$ | Power Supply Current | $V_{I N}=3.0 \mathrm{~V}$ (Both Inputs) |  |  | 8.0 | mA |
| :---: | :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| 14 | Is | Power Supply Current | $V_{I N}=0.0 \mathrm{~V}$ (Both Inputs) |  |  | 0.4 | mA |

## MIC427 Electrical Characteristics:

Over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |  |
| 1 | $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| 2 | $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| 3 | IN | Input Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {S }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |  |
| 4 | V OH | High Output Voltage |  | $V_{S}-0.025$ |  |  | V |
| 5 | VOL | Low Output Voltage |  |  |  | 0.025 | V |
| 6 | Ro | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V} \\ & \mathrm{l}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 13 | 20 | $\Omega$ |
| 7 | Ro | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V} \\ & \mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 8 | 15 | $\Omega$ |


| 8 | $\mathrm{~T}_{\mathrm{R}}$ | Rise Time | Test Figure 1 |  |  | 60 | nS |
| :---: | :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| 9 | $\mathrm{~T}_{\mathrm{F}}$ | Fall Time | Test Figure 1 |  |  | 40 | nS |
| 10 | $\mathrm{~T}_{\mathrm{D} 1}$ | Delay TIme | Test Flgure 1 |  |  | 60 | nS |
| 11 | $\mathrm{~T}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  |  | 120 | nS |

POWER SUPPLY

| 12 | Is | Power Supply Current | $V_{I N}=3.0 \mathrm{~V}$ (Both Inputs) |  |  | 12.0 | mA |
| :---: | :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| 13 | Is | Power Supply Current | $\mathrm{V}_{\mathbb{I N}}=0.0 \mathrm{~V}$ (Both Inputs) |  |  | 0.6 | mA |

MIC428 Electrical Characteristics: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## INPUT

| 1 | $\mathrm{~V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| 2 | $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| 3 | $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{S}}$ | -1 |  | 1 | $\mu \mathrm{~A}$ |

## OUTPUT

| 4 | $\mathrm{~V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{S}}-0.025$ |  |  | V |
| :---: | :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| 5 | $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage |  |  |  | 0.025 | V |
| 6 | RO | Output Resistance | Output High <br> lout $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 10 | 15 | $\Omega$ |
| 7 | RO | Output Resistance | Output High <br> louT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 6 | 10 | $\Omega$ |
| 8 | IPK | Peak Output Current |  |  | 1.5 |  | A |

SWITCHING TIME

| 9 | $\mathrm{~T}_{\mathrm{R}}$ | Rise Time | Test Figure 1 |  |  | 30 | nS |
| :--- | :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| 10 | $\mathrm{~T}_{\mathrm{F}}$ | Fall Time | Test Figure 1 |  |  | 20 | nS |
| 11 | $\mathrm{~T}_{\mathrm{D} 1}$ | Delay Tlme | Test Flgure 1 |  |  | 40 | nS |
| 12 | $\mathrm{~T}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  |  | 75 | nS |

## POWER SUPPLY

| 13 | Is | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3.0 \mathrm{~V}$ (Both Inputs) |  |  | 8.0 | mA |
| :---: | :---: | :--- | :--- | :--- | :--- | :--- | :---: |
| 14 | Is | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ (Both Inputs) |  |  | 0.4 | mA |

## MIC428 Electrical Characteristics:

Over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |  |
| 1 | $\mathrm{~V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| 2 | $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| 3 | $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{S}}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |

## MIC428 Electrical Characteristics:

Over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT |  |  |  |  |  |  |  |
| 4 | $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{S}}-0.025$ |  |  | V |
| 5 | VOL | Low Output Voltage |  |  |  | 0.025 | V |
| 6 | Ro | Output Resistance | Output High $\mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 13 | 20 | $\Omega$ |
| 7 | Ro | Output Resistance | Output High $\mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 8 | 15 | $\Omega$ |

SWITCHING TIME

| 8 | $T_{R}$ | Rise Time | Test Figure 1 |  | 60 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| 9 | $\mathrm{~T}_{\mathrm{F}}$ | Fall Time | Test Figure 1 |  |  | 40 |
| 10 | $\mathrm{~T}_{\mathrm{D} 1}$ | Delay TIme | Test Flgure 1 |  |  | 60 |
| 11 | $\mathrm{~T}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  |  | 120 |

POWER SUPPLY

| 12 | Is | Power Supply Current | $V_{I N}=3.0 \mathrm{~V}$ (Both Inputs) |  |  | 12.0 | mA |
| :---: | :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| 13 | Is | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ (Both Inputs) |  |  | 0.6 | mA |

Note 1: Functional operation above the absolute maximum stress ratings is not implied.
Note 2: Static Sensitive device (above 2kV). Unused devices must be stored in conductive material to protect devices from static discharge and static fields.
Note 3: Switching times guaranteed by design.

## Switching Time Test Circuits



Figure 1. Inverting Driver Switching Time


Figure 2. Non-Inverting Driver Switching Time

## Typical Characteristic Curves



Delay Time vs Temperature


Delay Time vs Supply Voltage


Supply Current vs Capacitive Load


High Output vs Current


Rise and Fall Time vs Temperature


Rise and Fall Time vs Capacitive Load



## Typical Characteristic Curves (Continued)




## Typical Characteristic Curves (Continued)





## Supply Bypassing

Charging and discharging large capacitive loads quickly requires large currents. For example, changing a 1000 pF load 18 volts in 25 nS requires a 0.8 A current from the device power supply.

To guarantee low supply impedance over a wide frequency range, a parallel capacitor combination is recommended for supply bypassing. Low inductance ceramic disk capacitors with short lead lengths ( $<0.5 \mathrm{inch}$ ) should be used. A $4.7 \mu \mathrm{~F}$ solid tantalum capacitor in parallel with one or two $0.1 \mu \mathrm{~F}$ ceramic disk capacitors normally provides adequate bypassing.

## Grounding

The MIC426 and MIC428 contain inverting drivers. Ground potential drops developed in common ground impedances from input to output will appear as negative feedback and degrade switching speed characteristics.

Individual ground returns for the input and output circuits or a ground plane should be used.

## Input Stage

The input voltage level changes the no load or quiescent supply current. The N channel MOSFET input stage transistor drives a 2.5 mA current source load. With a logic " 1 " input, the maximum quiescent supply current is 8 mA . Logic " 0 " input level signals reduce quiescent current to $400 \mu \mathrm{~A}$ maximum. Minimum power dissipation occurs for logic " 0 " inputs for the MIC426/427/428; unused driver inputs must be grounded or tied to the positive supply.

The drivers are designed with 100 mV of hysteresis. This provides clean transitions and minimizes output stage current spiking when changing states. Input voltage thresholds are approximately 1.5 V making the device TTL compatible over the 4.5 V to 18 V operating supply range. Input current is less than $1 \mu \mathrm{~A}$ over this range.

The MIC426/427/428 may be directly driven by the TL494, SG1526/1527, SG1524, SE5560 and similar switch mode power supply integrated circuits.

## Power Dissipation

The supply current vs frequency and supply current vs capacitive load characteristic curves will aid in determining power dissipation calculations.

The MIC426/427/428 CMOS drivers have greatly reduced quiescent DC powerconsumption. Maximumquiescentcurrent is 8 mA compared to the DS0026 40 mA specification. For a 15 V supply, power dissipation is typically 40 mW .

Two other power dissipation components are:

- Output stage AC and DC load power.
- Transition state power.

Output stage power is:

$$
\begin{aligned}
P O & =P D C+P_{A C} \\
& =V_{O}\left(I_{D C}\right)+f C_{L} V_{S}^{2}
\end{aligned}
$$

Where: $\quad V_{O}=D C$ output voltage
IDC = DC output load current
$f=$ Switching frequency
$\mathrm{V}_{\mathrm{S}}=$ Supply voltage
In power MOSFET drive applications, the PDC term is negligible. MOSFET power transistors are high impedance, capacitive input devices. In applications where resistive loads or relays are driven, the PDC component will normally dominate.

The magnitude of $\mathrm{P}_{\mathrm{AC}}$ is readily estimated for several cases:
A. $1 . f=200 \mathrm{kHz}$
B. $1 . f=200 \mathrm{kHz}$
2. $C_{L}=1000 \mathrm{pF}$
2. $C_{L}=1000 \mathrm{pF}$
3. $\mathrm{V}_{\mathrm{S}}=18 \mathrm{~V}$
3. $\mathrm{V}_{\mathrm{S}}=15 \mathrm{~V}$
4. $\mathrm{P}_{\mathrm{AC}}=65 \mathrm{~mW}$
4. $\mathrm{P}_{\mathrm{AC}}=45 \mathrm{~mW}$

During output level state changes, a current surge will flow through the series connected N and P channel output

MOSFETS as one device is turning "ON" while the other is turning "OFF." The current spike flows only during output transitions. The input levels should not be maintained between the logic " 0 " and logic " 1 " levels. Unused drlver inputs must
be tied to ground and not be allowed to float. Average power dissipation will be reduced by minimizing input rise times. As shown in the characteristic curves, average supply current is frequency dependent.

## Voltage Doubler



## Voltage Inverter




## General Description

The MIC1426/27/28 are a family of 1.2A dual high-speed drivers. They are ideal for high-volume OEM manufacturers, with latch-up protection, and ESD protection. CMOS fabrication is used for low power consumption and high efficiency.
These devices are fabricated using an epitaxial layer to effectively short out the intrinsic parasitic transistor responsible for CMOS latch-up. They incorporate a number of other design and process refinements to increase their long-term reliability.
The MIC1426 is compatible with the bipolar DS0026, but only draws $1 / 5$ of the quiescent current. The MIC1426/27/28 are also compatible with the MIC426/27/28, but with 1.2 A peak output current rather than the 1.5 A of the MIC426/27/28 devices.

The high-input impedance MIC1426/27/28 drivers are CMOS/ TTL input-compatible, do not require the speed-up needed by the bipolar devices, and can be directly driven by most PWM ICs.
This family of devices is available in inverting and noninverting versions. Specifications have been optimized to achieve low-cost and high-performance devices, well-suited for the high-volume manufacturer.

## Features

- Low Cost
- Latch-Up Protected: Will Withstand 500 mA Reverse Output Current
- ESD Protected ....................................................... $\mathbf{~} 2 \mathrm{kV}$
- High Peak Output Current .............................1.2A Peak
- High Capacitive Load Drive Capability .1000 pF in 38 nS
- Wide Operating Range ...............................4.75V to 16 V
- Low Delay Time
.75 nS Max
- Logic Input Threshold Independent of Supply Voltage
- Output Voltage Swing to Within 25 mV of Ground or $\mathrm{V}_{\mathrm{S}}{ }^{+}$
- Low Output Impedance $8 \Omega$


## Applications

- Power MOSFET Drivers
- Switched Mode Power Supplies
- Pulse Transformer Drive
- Small Motor Controls
- Print Head Drive


## Functional Diagram



## Ordering Information

| Part No. | Temperature <br> Range | Package | Configuration |
| :--- | :---: | :--- | :--- |
| MIC1426CM | $0-70^{\circ} \mathrm{C}$ | 8 -Pin SO | Inverting |
| MIC1426CN | $0-70^{\circ} \mathrm{C}$ | $8-$-Pin <br> Plastic DIP | Inverting |
| MIC1427CM | $0-70^{\circ} \mathrm{C}$ | 8-Pin SO | Non-Inverting |
| MIC1427CN | $0-70^{\circ} \mathrm{C}$ | $8-$-Pin <br> Plastic DIP | Non-Inverting |
| MIC1428CM | $0-70^{\circ} \mathrm{C}$ | 8-Pin SO | Inverting and <br> Non-Inverting |
| MIC1428CN | $0-70^{\circ} \mathrm{C}$ | $8-P i n$ <br> Plastic DIP | Inverting and <br> Non-Inverting |

## Test Circuits



Figure 1. Inverting Driver Switching Time

## Pin Configurations



Figure 2. Non-Inverting Driver Switching Time

Absolute Maximum Ratings (Notes 1, 2 and 3)

| Power Dissipation |  |
| :--- | ---: |
| Plastic DIP | 1 W |
| SOIC | 500 mW |
| Derating Factor |  |
| Plastic DIP | $8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| SOIC | $4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Supply Voltage | 18 V |

Input Voltage, Any Terminal $\quad \mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}$ to GND - 0.3 V
Operating Temperature: C Version $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Maximum Chip Temperature $+150^{\circ} \mathrm{C}$
Storage Temperature $\quad-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (10 sec) $+300^{\circ} \mathrm{C}$
NOTES: 1. Functional operation above the absolute maximum stress ratings is not implied.
2. Static-sensitive device (above 2 kV ). Unused devices must be stored in conductive material to protect devices from static discharge.
3. Switching times guaranteed by design.

Electrical Characteristics: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.75 \mathrm{~V}<\mathrm{V}_{S}{ }^{+}<16 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $V_{I H}$ | Logic 1, Input Voltage |  | 3 |  |  | $V$ |
| $V_{I L}$ | Logic 0, Input Voltage |  |  |  | 0.8 | $V$ |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{S}}$ | -1 |  | 1 | $\mu \mathrm{~A}$ |

## OUTPUT

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | Test Figures 1 and 2 | $\mathrm{V}_{\mathrm{S}}-0.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage | Test Figures 1 and 2 |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ <br> $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=16 \mathrm{~V}$ | 12 | 18 | $\Omega$ |  |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ <br> $\mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=16 \mathrm{~V}$ |  | 8 | 12 | $\Omega$ |
| $\mathrm{I}_{\mathrm{PK}}$ | Peak Output Current |  |  | 1.2 |  | A |
| I | Latch-Up Current | Withstand Reverse Current | $>500$ |  | mA |  |

## SWITCHING TIME

| $t_{R}$ | Rise Time | Test Figures 1 and 2 |  |  | 35 |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $t_{F}$ | Fall Time | Test Figures 1 and 2 |  |  | 25 |
| $t_{D 1}$ | Delay Time | Test Figures 1 and 2 |  |  | 75 |
| $t_{D 2}$ | Delay Time | Test Figures 1 and 2 | $n s$ |  |  |
| POWER SUPPLY |  |  |  |  |  |


| IS | Power Supply Current | $V_{I N}=3 V$ (Both Inputs) <br> $V_{I N}=0 V$ (Both Inputs) |  | 9 | mA |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| mA |  |  |  |  |  |

## Electrical Characteristics:

Over operating temperature range with $4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}{ }^{+}<16 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| INPUT |  |  |  |  |  |  |
| $V_{I H}$ | Logic 1, Input Voltage |  | 3 |  |  | $V$ |
| $V_{I L}$ | Logic 0, Input Voltage |  |  |  | 0.8 | $V$ |
| $I_{I N}$ | Input Current | $0 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{S}}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |

## OUTPUT

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | Test Figures 1 and 2 | $\mathrm{~V}_{\mathrm{S}}-0.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage | Test Figures 1 and 2 |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ <br> $\mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=16 \mathrm{~V}$ |  | 15 | 23 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ <br> $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=16 \mathrm{~V}$ |  | 10 | 18 | $\Omega$ |
| I | Latch-Up Current | Withstand Reverse Current | $>500$ |  |  | mA |

## SWITCHING TIME

| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | Test Figures 1 and 2 |  |  | 60 | nS |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Test Figures 1 and 2 |  |  | 40 | nS |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Test Figures 1 and 2 |  |  | 125 | nS |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Test Figures 1 and 2 |  |  | 125 | nS |

POWER SUPPLY

| $\mathrm{I}_{\mathrm{S}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ (Both Inputs) |  |  | 13 | mA |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{I}_{\mathrm{S}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ (Both Inputs) |  |  | 0.7 | mA |

## Supply Bypassing

Large currents are required to charge and discharge large capacitive loads quickly. For example, changing a 1000 pF load 16 V in 25 nS , requires a 0.8 A current from the device power supply.
To guarantee low supply impedance over a wide frequency range, a parallel capacitor combination is recommended for supply bypassing. Low-inductance ceramic MLC capacitors with short lead lengths (<0.5 in.) should be used. A $1.0 \mu \mathrm{~F}$ film capacitor in parallel with one or two $0.1 \mu \mathrm{~F}$ ceramic MLC capacitors normally provides adequate bypassing.

## Grounding

The MIC1426 and MIC1428 contain inverting drivers. Ground potential drops developed in common ground impedances from input to output will appear as negative feedback and degrade switching speed characteristics.

Individual ground returns for the input and output circuits or a ground plane should be used.

## Input Stage

The input voltage level changes the no-load or quiescent supply current. The N-channel MOSFET input stage transistor drives a 2.5 mA current source load. With a logic "1" input, the maximum quiescent supply current is 9 mA . Logic " 0 " input level signals reduce quiescent current to $500 \mu \mathrm{~A}$ maximum. Unused driver inputs must be connected to $\mathbf{V}_{\mathbf{S}}{ }^{+}$or GND. Minimum power dissipation occurs for logic "0" inputs for the MIC1426/27/28.
The drivers are designed with 100 mV of hysteresis. This provides clean transitions and minimizes output stage current spiking when changing states. Input voltage thresholds are approximately 1.5 V , making logic " 1 " input any voltage greater than 1.5 V up to $\mathrm{V}_{\mathrm{S}}{ }^{+}$. Input current is less than $1 \mu \mathrm{~A}$ over this range.

The MIC1426/27/28 may be directly driven by the TL494, SG1526/27, MIC18HC42, TSC170 and similar switch-mode power supply integrated circuits.

## MIC1426/7/8 Typical Characteristic Curves



Rise and Fall Times vs Temperature


Fall Time vs Supply Voltage


Delay Time vs Supply Voltage



Supply Current vs Capacitive Load


Fall Time vs Capacitive Load


Supply Current vs Frequency


MIC1426/7/8 Typical Characteristic Curves (Cont.)


Quiescent Power Supply Current vs Supply Voltage



Quiescent Power Supply Current vs Supply Voltage



Crossover Energy Loss


# MIC4420/4429 

High-Speed, High-Current Single MOSFET Driver

## General Description

The MIC4420/4429 CMOS MOSFET drivers are tough, efficient, and easy to use. This family of devices are 6A (peak) single output MOSFET drivers.

The MIC4420/4429 will drive even the largest MOSFETs and improve the safe operating area margin.

These devices are tough due to extra steps taken to protect them from failures. An epitaxial layer is used to prevent CMOS latch-up. Proprietary circuits allow the input to swing negative as much as 5 V without damaging the part. Special circuits have been added to protect against damage from electrostatic discharge. They are also tough because of Micrel's commitment to quality in manufacturing.

Because these devices are fabricated in CMOS, they run cool, use less power and are easier to drive. The rail-to-rail swing capability of CMOS better insures adequate gate voltage to the MOSFET during power up/down sequencing.

These CMOS drivers are easy to use. Three or more discrete components can be replaced with a single device to save PCB area. Any logic input from 2.4 V to $\mathrm{V}_{\mathrm{DD}}$ can be used without external speed-up capacitors or resistor networks.
This family is available in inverting (MIC4429) and noninverting (MIC4420) configurations.

## Features

- Built using reliable CMOS processes
- Latch-Up Protected: Will Withstand $>500 \mathrm{~mA}$ Reverse Output Current
- Logic Input Will Withstand Negative Swing of Up to 5 V
- Matched Rise and Fall Times 25 nS
- High Peak Output Current 6 A Peak
- Wide Operating Range 4.5 V to 18 V
- High Capacitive Load Drive 10,000 pF
- Low Delay Time 55 nS Typ
- Logic High Input for Any Voltage From 2.4 V to $\mathrm{V}_{\mathrm{DD}}$
- Low Supply Current $\qquad$ $450 \mu \mathrm{~A}$ With Logic 1 Input
- Low Output Impedance $2.5 \Omega$
- Output Voltage Swing to Within 25 mV of Ground or $V_{D D}$
- MIL-STD-883 Method 5004/5005 version available


## Applications

- Switch Mode Power Supplies
- Motor Controls
- Pulse Transformer Driver
- Class D Switching Amplifiers

Functional Diagram


Ordering Information

| Part No. | Temperature Range | Package | Configuration |
| :--- | :---: | :--- | :--- |
| MIC4420CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin PDIP | Non-Inverting |
| MIC4420BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin PDIP | Non-Inverting |
| MIC4420CM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin SOIC | Non-Inverting |
| MIC4420BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin SOIC | Non-Inverting |
| MIC4420BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Non-Inverting |
| MIC4420AJ | $-55^{\circ} \mathrm{C}$ t t $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Non-Inverting |
| MIC4420AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Non-Inverting |
| MIC4420CT | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 5-Pin TO-220 | Non-Inverting |
| MIC4420ADR | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 5-Pin MO-078 | Non-Inverting |
| MIC4420ADRB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 5-Pin MO-078 | Non-Inverting |
| MIC4429CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin PDIP | Inverting |
| MIC4429BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin PDIP | Inverting |
| MIC4429CM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin SOIC | Inverting |
| MIC4429BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin SOIC | Inverting |
| MIC4429BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Inverting |
| MIC4429AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Inverting |
| MIC4429AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Inverting |
| MIC4429CT | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 5-Pin TO-220 | Inverting |
| MIC4429ADR | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 5-Pin MO-078 | Inverting |
| MIC4429ADRB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 5-Pin MO-078 | Inverting |

## Pin Configurations



Absolute Maximum Ratings (Notes 1,2 and 3)
Power Dissipation, $\mathrm{T}_{\text {AMBIENT }} \leq 25^{\circ} \mathrm{C}$

PDIP
1W
SOIC
CerDIP
MO-078AA
5-Pin TO-220
Power Dissipation, $\mathrm{T}_{\text {CASE }} \leq 25^{\circ} \mathrm{C}$
MO-078AA
5-Pin TO-220 12.5W
Derating Factors (To Ambient)
PDIP
SOIC
CerDIP
MO-078AA
5-Pin TO-220

Thermal Impedances (To Case)

| MO-078AA R ${ }_{\text {@J-C }}$ | $12.5{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| :---: | :---: |
| $5-\mathrm{Pin}$ TO-220 $\mathrm{R}_{\text {eJ-C }}$ | $10^{\circ} \mathrm{C} / \mathrm{W}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Temperature (Chip) | $150^{\circ} \mathrm{C}$ |
| Operating Temperature (Ambient) |  |
| C Version | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| B Version | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| A Version | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Lead Temperature (10 sec) | $300^{\circ} \mathrm{C}$ |
| Supply Voltage | 20 V |
| Input Voltage | -5 V toV DD |
| Input Current ( $\mathrm{V}_{\text {IN }}>\mathrm{V}_{\mathrm{DD}}$ ) | 50 mA |

Electrical Characteristics: $\left(T_{A}=25^{\circ} \mathrm{C}\right.$ with $4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<18 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 | 1.8 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  | 1.3 | 0.8 | V |
| $\mathrm{V}_{\mathrm{IN}}(\mathrm{Max})$ | Input Voltage Range |  | -5 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {S }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |


| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | See Figure 1 | $\mathrm{~V}_{\mathrm{DD}}-0.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage | See Figure 1 |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output Low | IOUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 2.1 | 2.8 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output High | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 1.5 | 2.5 | $\Omega$ |
| $\mathrm{I}_{\mathrm{PK}}$ | Peak Output Current | $\mathrm{V}_{\mathrm{DD}}=18 \mathrm{~V}$ (See Figure 5) |  | 6 |  | A |
| $\mathrm{I}_{\mathrm{R}}$ | Latch-Up Protection <br> Withstand Reverse Current |  | $>500$ |  | mA |  |

SWITCHING TIME (Note 3)

| $t_{R}$ | Rise Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ |  | 25 | 35 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ |  | 25 | 35 | nS |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Test Figure 1 |  | 55 | 75 | nS |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  | 55 | 75 | nS |

POWER SUPPLY

| $I_{S}$ | Power Supply Current | $V_{I N}=3 \mathrm{~V}$ <br> $V_{I N}=0 \mathrm{~V}$ |  | 0.45 <br> 55 | 1.5 <br> 150 | mA <br> $\mu \mathrm{A}$ |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Operating Input Voltage |  | 4.5 |  | 18 | V |

Electrical Characteristics: $\left(T_{A}=25^{\circ} \mathrm{C}\right.$ with $4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<18 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IN }}$ (Max) | Input Voltage Range |  | -5 |  | $>V_{\text {DD }}$ | V |
| $I_{1 N}$ | Input Current | $0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{S}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |

## OUTPUT

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | See Figure 1 | $\mathrm{~V}_{\mathrm{DD}}-0.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage | See Figure 1 |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output Low | IOUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 3 | 5 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output High | IOUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 2.3 | 5 | $\Omega$ |

## SWITCHING TIME (Note 3)

| $t_{\text {R }}$ | Rise Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ |  | 32 | 60 | nS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {t }}$ | Fall Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ |  | 34 | 60 | nS |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Test Figure 1 |  | 50 | 100 | nS |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  | 65 | 100 | nS |
| POWER SUPPLY |  |  |  |  |  |  |
| $I_{s}$ | Power Supply Current | $\begin{aligned} & V_{I N}=3 V \\ & V_{I N}=0 V \end{aligned}$ |  | $\begin{aligned} & 0.45 \\ & 0.06 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 0.4 \end{aligned}$ | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \end{gathered}$ |
| $\mathrm{V}_{\mathrm{DD}}$ | Operating Input Voltage |  | 4.5 |  | 18 | V |

NOTE 1: Functional operation above the absolute maximum stress ratings is not implied.
NOTE 2: Static-sensitive device. Store only in conductive containers. Handling personnel and equipment should be grounded to prevent damage from static discharge.
NOTE 3: Switching times guaranteed by design.


## Typical Characteristic Curves



Rise Time vs Capacitive Load


CAPACITIVE LOAD (pF)

Fall Time vs Supply Voltage


Fall Time vs Capacitive Load


CAPACITIVE LOAD (pF)

Rise and Fall Times vs Temperature


Propagation Delay Time vs Supply Voltage


Propagation Delay Time
vs Temperature


Supply Current vs Capacitive Load



## Typical Characteristic Curves (Cont.)



## Applications Information

## Supply Bypassing

Charging and discharging large capacitive loads quickly requires large currents. For example, changing a 2500 pF load to 18 volts in 25 nS requires a 1.8 A current from the device power supply.

The MIC4420/4429 has double bonding on the supply pins, the ground pins and output pins This serves to reduce parasitic lead inductance. Low inductance enables large currents to be switched rapidly. It also reduces internal ringing that can cause voltage breakdown when the driver is operated at or near the maximum rated voltage.

Internal ringing can also cause output oscillation due to feedback. This feedback is added to the input signal since it is referenced to the same ground.

To guarantee low supply impedance over a wide frequency range, a parallel capacitor combination is recommended for supply bypassing. Low inductance ceramic disk capacitors with short lead lengths ( $<0.5$ inch) should be used. A $1 \mu$ F low ESR film capacitor in parallel with two $0.1 \mu \mathrm{~F}$ low ESR ceramic capacitors, (such as AVXRAM GUARD®), provides adequate bypassing. Connect one ceramic capacitor directly between pins 1 and 4 . Connect the second ceramic capacitor directly between pins 8 and 5 .

## Grounding

The high current capability of the MIC4420/4429 demands careful PC board layout for best performance Since the MIC4429 is an inverting driver, any ground lead impedance will appear as negative feedback which can degrade switch-
ing speed. Feedback is especially noticeable with slow-rise time inputs. The MIC4429 input structure includes about 300 mV of hysteresis to ensure clean transitions and freedom from oscillation, but attention to layout is still recommended.

Figure 5 shows the feedback effect in detail. As the MIC4429 input begins to go positive, the output goes negative and several amperes of current flow in the ground lead. As little as $0.05 \Omega$ of PC trace resistance can produce hundreds of millivolts at the MIC4429 ground pins. If the driving logic is referenced to power ground, the effective logic input level is reduced and oscillation may result.
To ensure optimum performance, separate ground traces should be provided for the logic and power connections. Connecting the logic ground directly to the MIC4429 GND pins will ensure full logic drive to the input and ensure fast output switching. Both of the MIC4429 GND pins should, however, still be connected to power ground.


Figure 3. Direct Motor Drive


OUTPUT VOLTAGE vs LOAD CURRENT


Figure 4. Self Contained Voltage Doubler

## Input Stage

The input voltage level of the 4429 changes the quiescent supply current. The N channel MOSFET input stage transistor drives a $450 \mu \mathrm{~A}$ current source load. With a logic " 1 " input, the maximum quiescent supply current is $450 \mu \mathrm{~A}$. Logic " 0 " input level signals reduce quiescent current to $55 \mu \mathrm{~A}$ maximum.

The MIC4420/4429 input is designed to provide 300 mV of hysteresis. This provides clean transitions, reduces noise sensitivity, and minimizes output stage current spiking when changing states. Input voltage threshold level is approximately 1.5 V , making the device TTL compatible over the 4.5 V to 18 V operating supply voltage range. Input current is less than $10 \mu \mathrm{~A}$ over this range.

The MIC4429 can be directly driven by the TL494, SG1526/ 1527, SG1524, TSC170, MIC18HC42 and similar switch mode power supply integrated circuits. By offloading the power-driving duties to the MIC4420/4429, the power supply controller can operate at lower dissipation. This can improve performance and reliability.

The input can be greaterthan the $\mathrm{V}_{\mathrm{S}}{ }^{+}$supply, however, current will flow into the input lead. The propagation delay for $\mathrm{T}_{\mathrm{D} 2}$ will increase to as much as 400 nS at room temperature. The input currents can be as high as $30 \mathrm{~mA} \mathrm{p}-\mathrm{p}(6.4 \mathrm{~mA} \mathrm{rms}$ ) with the input, 6 V greater than the supply voltage. No damage will occur to MIC4420/4429 however, and it will not latch.

The input appears as a 38 pF capacitance, and does not change even if the input is driven from an $A C$ source. Care should be taken so that the input does not go more than 5 volts below the negative rail.

## Power Dissipation

CMOS circuits usually permit the user to ignore power dissipation. Logic families such as 4000 and 74 C have outputs which can only supply a few milliamperes of current, and even shorting outputs to ground will not force enough


Figure 5. Switching Time Degradation Due to Negative Feedback
current to destroy the device. The MIC4420/4429 on the other hand, can source or sink several amperes and drive large capacitive loads at high frequency. The package power dissipation limit can easily be exceeded. Therefore, some attention should be given to power dissipation when driving low impedance loads and/or operating at high frequency.
The supply current vs frequency and supply current vs capacitive load characteristic curves aid in determining power dissipation calculations. Table 1 lists the maximum safe operating frequency for several power supply voltages when driving a 2500 pF load. More accurate power dissipation figures can be obtained by summing the three dissipation sources.

Given the power dissipation in the device, and the thermal resistance of the package, junction operating temperature for any ambient is easy to calculate. For example, the thermal resistance of the 8 -pin CerDIP package, from the data sheet, is $150^{\circ} \mathrm{C} / \mathrm{W}$. In a $25^{\circ} \mathrm{C}$ ambient, then, using a maximum junction temperature of $150^{\circ} \mathrm{C}$, this package will dissipate 800 mW .

Accurate power dissipation numbers can be obtained by summing the three sources of power dissipation in the device:

- Load Power Dissipation (PL)
- Quiescent power dissipation (PQ)
- Transition power dissipation (PT)

Calculation of load power dissipation differs depending on whether the load is capacitive, resistive or inductive.

## Resistive Load Power Dissipation

Dissipation caused by a resistive load can be calculated as:

$$
P_{L}=I^{2} R_{O} D
$$

where:
$I=$ the current drawn by the load
$\mathrm{R}_{\mathrm{O}}=$ the output resistance of the driver when the output is high, at the power supply voltage used. (See data sheet)
$D=$ fraction of time the load is conducting (duty cycle)
Table 1: MIC4429 Maximum Operating Frequency

| V $_{\mathbf{S}}$ | Max Frequency |
| :---: | :---: |
| 18 V | 500 kHz |
| 15 V | 700 kHz |
| 10 V | 1.6 MHz |
| 5 V | 6.5 MHz |

[^0]
## Capacitive Load Power Dissipation

Dissipation caused by a capacitive load is simply the energy placed in, or removed from, the load capacitance by the driver. The energy stored in a capacitor is described by the equation:

$$
E=1 / 2 C V^{2}
$$

As this energy is lost in the driver each time the load is charged or discharged, for power dissipation calculations the $1 / 2$ is removed. This equation also shows that it is good practice not to place more voltage in the capacitor than is necessary, as dissipation increases as the square of the voltage applied to the capacitor. For a driver with a capacitive load:

$$
\mathrm{P}_{\mathrm{L}}=\mathrm{FC}\left(\mathrm{~V}^{+} \mathrm{S}\right)^{2}
$$

where:

$$
\begin{aligned}
\mathrm{F} & =\text { Operating Frequency } \\
\mathrm{C} & =\text { Load Capacitance } \\
\mathrm{V}^{+} \mathrm{S} & =\text { Driver Supply Voltage }
\end{aligned}
$$

## Inductive Load Power Dissipation

For inductive loads the situation is more complicated. For the part of the cycle in which the driver is actively forcing current into the inductor, the situation is the same as it is in the resistive case:

$$
P_{L 1}=I^{2} R_{O} D
$$

However, in this instance the Ro required may be either the on resistance of the driver when its output is in the high state, or its on resistance when the driver is in the low state, depending on how the inductor is connected, and this is still only half the story. For the part of the cycle when the inductor is forcing current through the driver, dissipation is best described as

$$
P_{L 2}=I V_{D}(1-D)
$$

where $V_{D}$ is the forward drop of the clamp diode in the driver (generally around 0.7 V ). The two parts of the load dissipation must be summed in to produce PL

$$
P_{L}=P_{L 1}+P_{L 2}
$$

## Quiescent Power Dissipation

Quiescent power dissipation ( $\mathrm{P}_{\mathrm{Q}}$, as described in the input section) depends on whether the input is high or low. A low input will result in a maximum current drain (per driver) of $\leq 0.2 \mathrm{~mA}$; a logic high will result in a current drain of $\leq 2.0 \mathrm{~mA}$. Quiescent power can therefore be found from:

$$
\mathrm{P}_{\mathrm{Q}}=\mathrm{V}^{+} \mathrm{S}\left[\mathrm{D} \mathrm{I}_{\mathrm{H}}+(1-\mathrm{D}) \mathrm{IL}\right]
$$

where:
$\mathrm{I}_{\mathrm{H}}=$ quiescent current with input high
$\mathrm{I}_{\mathrm{L}}=$ quiescent current with input low
$\mathrm{D}=$ fraction of time input is high (duty cycle)
$\mathrm{V}^{+} \mathrm{S}=$ power supply voltage

## Transition Power Dissipation

Transition power is dissipated in the driver each time its output changes state, because during the transition, for a very brief interval, both the N - and P-channel MOSFETs in the output totem-pole are ON simultaneously, and a current is conducted through them from $\mathrm{V}^{+}$s to ground. The transition power dissipation is approximately:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{FV} \mathrm{~V}^{+} \mathrm{S}(\mathrm{~A} \cdot \mathrm{~S})
$$

where $(A \cdot S)$ is a time-current factor derived from Figure 7.
Total power ( $\mathrm{PD}_{\mathrm{D}}$ ) then, as previously described is just

$$
P_{D}=P_{L}+P_{Q}+P_{T}
$$

## Definitions

$C_{L}=$ Load Capacitance in Farads.
$\mathrm{D}=$ Duty Cycle expressed as the fraction of time the input to the driver is high.
$\mathrm{F}=$ Operating Frequency of the driver in Hertz
$I_{H}=$ Power supply current drawn by a driver when both inputs are high and neither output is loaded.
$\mathrm{L}=$ Power supply current drawn by a driver when both inputs are low and neither output is loaded.
$\mathrm{ID}=$ Output current from a driver in Amps.
$P_{D}=$ Total power dissipated in a driver in Watts.
$P_{L}=$ Power dissipated in the driver due to the driver's load in Watts.
$P_{Q}=P o w e r$ dissipated in a quiescent driver in Watts.
$\mathrm{P}_{\mathrm{T}}=$ Power dissipated in a driver when the output changes states ("shoot-through current") in Watts. NOTE: The "shoot-through" current from a dual transition (once up, once down) for both drivers is stated in Figure 7 in ampere-nanoseconds. This figure must be multiplied by the number of repetitions per second (frequency) to find Watts.
$\mathrm{R}_{\mathrm{O}}=$ Output resistance of a driver in Ohms.
$\mathrm{V}^{+} \mathrm{S}=$ Power supply voltage to the IC in Volts.


Figure 6. Peak Output Current Test Circuit


Figure 7. Total A•nS Crossover

## MIC4423/4424/4425

3A Dual High Speed MOSFET Driver

## General Description

The MIC4423/4424/4425 family of parts are CMOS buffer/ drivers built using a highly reliable "tough" CMOS process. They are higher output current versions of the new MIC4426 family of buffer/drivers, which, in turn, are improved versions of the MIC426/427/428 family. All three families are pincompatible. The MIC4423/24/25 drivers are capable of giving reliable service infar more demanding electrical environments thantheir antecedents. They will not latch under any conditions within their power and voltage ratings. They are not subject to damage when up to 5 V of noise spiking, of either polarity, occurs on the ground pin. They can accept, without either damage or logic upset, up to half an amp of reverse current (of either polarity) being forced back into their outputs. Allterminals are fully protected against up to 2 kV of electrostatic discharge.

As a result, the MIC4423/24/25 series drivers are much easier to use, more flexible in operation, and much more forgiving than any other driver, CMOS or bipolar, currently available. Because they are fabricated in CMOS, they dissipate a minimum of power, and provide rail-to-rail voltage swings to better insure the logic state of any load they drive.

Although primarily intended for driving power MOSFETs, the 4423/4424/4426 series drivers are equally well suited to dnving any other load (capacitive, resistive, or inductive) which requires a low-impedance driver capable of high peak currents andfast switching times. For example, heavily loaded clock lines, coaxial cables, or piezoelectrictransducers all can be driven from the MIC4423/24/25. The only known limitation on loading is that total power dissipated in the driver must be kept within the maximum power dissipation limits of the package.

## Features

- Built using reliable, low power CMOS processes
- Latch-Up Protected:Withstands $>500 \mathrm{mAReverse}$ Current
- Logic Input Will Withstand Negative Swing Up to 5 V
- ESD Protected .2 kV
- High Peak Output Current .............................3A Peak
- Wide Operating Range ............................. 4.5 V to 18 V
- High Capacitive Load Drive Capability .1800 pF in 25 nS
- Short Delay Times $\qquad$ $<40 \mathrm{nS}$ Typ
- Consistent Delay Times with Changes in Supply Voltage
- Matched Rise and Fall Times
- Logic High Input for Any Voltage From 2.4 V to $\mathrm{V}_{\mathrm{S}}{ }^{+}$
- Logic Input Threshold Independent of Supply Voltage
- Low Supply Current
-3.5 mA with Logic 1 Input $-350 \mu \mathrm{~A}$ with Logic 0 Input
- Low Output Impedance $\qquad$ $3.5 \Omega$ Typ.
- Output Voltage Swing to Within 25 mV of Ground or $\mathrm{V}^{+}{ }^{+}$
- Pin-Out Same as MIC426/427/428
- Available in Inverting, Non-Inverting, and Differential Configurations
- MIL-STD-883 Method 5004/5005 version available

As MOSFET drivers, the MIC4423/24/25 can easily switch 1000 pF gate capacitances in under 30 nS , and provide low enough impedances in both the ON and OFF states to assure that a MOSFET's intended state will not be affected even by large transients.

## Functional Diagram



## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC4423CWM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16-Pin SO Wide |
| MIC4423BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| MIC4423CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 -Pin Plastic DIP |
| MIC4423BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| MIC4423BJ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin CerDIP |
| MIC4423AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| MIC4423AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| MIC4424CWM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16-Pin SO Wide |
| MIC4424BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| MIC4424CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin Plastic DIP |
| MIC4424BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| MIC4424BJ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin CerDIP |
| MIC424AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| MIC4424AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| MIC4425CWM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16-Pin SO Wide |
| MIC4425BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| MIC4425CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin Plastic DIP |
| MIC4425BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| MIC4425BJ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin CerDIP |
| MIC4425AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| MIC4425AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |

## Absolute Maximum Ratings

(Notes 1, 2, and 3)
If Military/Aerospace specified devices are required, contact your local Micrel representative/distributor for availability and specifications.

| Supply Voltage | 22 V |
| :---: | :---: |
| Maximum Chip Temperature | $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead Temperature (10 sec.) | $300^{\circ} \mathrm{C}$ |
| Package Thermal Resistance |  |
| CERDIP $\mathrm{R}_{\text {©J-A }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 150 |
| CERDIP $\mathrm{R}_{\text {®J-C }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 50 |
| PDIP $\mathrm{R}_{\text {©J-A }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 125 |
| PDIP R ${ }_{\text {®J-C }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 42 |
| SOIC $\mathrm{R}_{\text {®J-A }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 250 |
| SOIC R $\mathrm{E}_{\text {J-C }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 75 |
| Operating Temperature Range |  |
| C Version | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| B Version | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| A Version | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

Maximum Chip Temperature
Storage Temperature Range Lead Temperature ( 10 sec .)
Package Thermal Resistance
CERDIP $R_{\Theta J-A}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ 150
CERDIP R ${ }_{\Theta J-\mathrm{C}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ 50

## PDIP Ren $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$

 42SOIC R $\mathrm{R}_{\Theta \mathrm{JJA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ 250
SOIC R ${ }_{\text {©J-C }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
Operating Temperature Range
C Version
B Version
A Version

## Package Power Dissipation



## MIC4423/4424/4425 Electrical Characteristics:

Specifications measured at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| VIL | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| IN | Input Current | $-5 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}^{+}{ }^{+}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| V OH | High Output Voltage |  | $V_{S}-0.025$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Output Voltage |  |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance HI State | l OUT $=10 \mathrm{~mA}, \mathrm{~V}_{S}=18 \mathrm{~V}$ |  | 2.8 | 5 | $\Omega$ |
| Ro | Output Resistance LO State | $\mathrm{lOUT}=10 \mathrm{~mA}, \mathrm{~V}_{S}=18 \mathrm{~V}$ |  | 3.5 | 5 | $\Omega$ |
| IPK | Peak Output Current |  |  | 3 |  | A |
| 1 | Latch-Up Protection Withstand Reverse Current |  | >500 |  |  | mA |

SWITCHING TIME

| $\mathrm{T}_{\mathrm{R}}$ | Rise Time | Test Figure $1, \mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 23 | 35 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{T}_{\mathrm{F}}$ | Fall Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 25 | 35 | nS |
| $\mathrm{T}_{\mathrm{D} 1}$ | Delay TIme | Test Figure $1, \mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 33 | 75 | nS |
| $\mathrm{T}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 38 | 75 | nS |

POWER SUPPLY

| Is | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3.0 \mathrm{~V}$ (Both Inputs) |  | 1.5 | 2.5 | mA |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| IS | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ (Both Inputs) |  | 0.15 | 0.25 | mA |

## MIC4426/4427/4428 Electrical Characteristics:

Specifications measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| $V_{\text {IL }}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| In | Input Current | $-5 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}^{+}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| VOH | High Output Voltage |  | $V_{\text {S }}-0.025$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Output Voltage |  |  |  | 0.025 | V |

## MIC4426/4427/4428 Electrical Characteristics:

Specifications measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT |  |  |  |  |  |  |
| Ro | Output Resistance, Output High | $\begin{aligned} & \mathrm{V}_{I N}=0.8 \mathrm{~V} \\ & \mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 3.7 | 8 | $\Omega$ |
| Ro | Output Resistance, Output Low | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V} \\ & \mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 4.3 | 8 | $\Omega$ |

## SWITCHING TIME

| $\mathrm{T}_{\mathrm{R}}$ | Rise Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 28 | 60 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{T}_{\mathrm{F}}$ | Fall Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 32 | 60 | nS |
| $\mathrm{T}_{\mathrm{D} 1}$ | Delay Tlme | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 32 | 100 | nS |
| $\mathrm{T}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 38 | 100 | nS |

## POWER SUPPLY

| Is | Power Supply Current | $V_{I N}=3.0 \mathrm{~V}$ (Both Inputs) |  | 20 | 3.5 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| Is | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ (Both Inputs) |  | 0.20 | 0.3 | mA |

Note 1: Functional operation above the absolute maximum stress ratings is not implied.
Note 2: Static Sensitive device. Unused devices must be stored in conductive material to protect devices from static discharge and static fields.
Note 3: Switching times guaranteed by design.


Figure 1. Switching Time Test Circuit

## Typical Characteristic Curves



Rise Time vs Capacitive Load


Rise and Fall Time vs Temperature


Fall Time vs Supply Voltage


Fall Time vs Capacitive Load


Propagation Delay vs Input Ãmplitude


Typical Characteristic Curves (Continued)



Supply Current vs Capacitive Load



Supply Current vs Frequency


Supply Current vs Frequency


Typical Characteristic Curves (Continued)


Quiescent Supply Current




Quiescent Current vs Temperature



## Application Information

Although the MIC4423/24/25 drivers have been specifically constructed to operate reliably under any practical circumstances, there are nonetheless details of usage which will, when attended to, provide better operation of the device:

## Supply Bypassing

Charging and discharging large capacitive loads quickly requires large currents. For example, charging 2000pF from 0 to 15 volts in 20 nS requires a constant current of 1.5A. In practice, the charging current is not constant, and will usually peak at around 3A. In order to charge the capacitor, the driver must be capable of drawing this much current, this quickly, from the system power supply. In turn, this means that as far as the driver is concerned, the system power supply, as seen by the driver, must have a VERY low impedance.

As a practical matter, this means that the power supply bus must be capacitively bypassed at the driver with at least 100X the load capacitance in order to achieve optimum driving speed. It also implies that the bypassing capacitor must have very low internal inductance and resistance at all frequencies of interest. Generally, this means using two capacitors, one a high-performance low ESR film, the other a low internal resistance ceramic, as together the valleys in their two impedance curves allow adequate performance over a broad enough band to get the job done. NOTE PLEASE that many film capacitors can be sufficiently inductive as to be useless for this service. Likewise, many multilayer ceramic capacitors have unacceptably high internal resistance. Use capacitors intended for high pulse current service. (in-house we use WIMA ${ }^{\text {TM }}$ film capacitors and AVX Ramguard ${ }^{\text {TM }}$ ceramics. Several other manufacturers of equivalent devices exist.) The high pulse current demands of capacitive drivers also mean that the bypass capacitors must be mounted very close to the driver in order to prevent the effects of lead inductance or PCB land inductance from nullifying what you are trying to accomplish. For optimum results the sum of the lengths of the leads and the lands from the capacitor body to the driverbody should total 2.5 cm or less.
Bypass capacitance, and its close mounting to the driver serves two purposes. Not only does it allow optimum performance from the driver, it minimizes the amount of lead length radiating at high frequency during switching, (due to the large $\Delta \mathrm{I}$ ) thus minimizing the amount of EMI later available for system disruption and subsequent cleanup. It should also be noted that the actual frequency of the EMI produced by a driver is not the clock frequency at which it is driven, but is related to the highest rate of change of current produced during switching, a frequency generally one or two orders of magnitude higher, and thus more difficult to filter if you let it permeate your system. Good bypassing practice is essential to proper operation of high speed driver ICs!

## Grounding

Both proper bypassing and proper grounding are necessary for optimum driver operation. Bypassing capacitance only allows a driver to turn the load ON. Eventually (except in rare
circumstances) it is also necessary to turn the load OFF. This requires attention to the ground path. Two things other than the driver affect the rate at which it is possible to turn a load off: The adequacy of the grounding available for the driver, and the inductance of the leads from the driver to the load. The latter will be discussed in a separate section.
Best practice for a ground path is obviously a well laid out ground plane. However, this is not always practical, and a poorly-laid out ground plane canbe worse than none. Attention to the paths taken by return currents even in a ground plane is essential. In general, the leads from the driver to its load, the driver to the power supply, and the driver to whatever is driving it should all be as low in resistance and inductance as possible. Of the three paths, the ground lead from the driver to the logic driving it is most sensitive to resistance or inductance, and ground current from the load are what is most likely to cause disruption. Thus, these ground paths should be arranged so that they never share a land, or do so for as short a distance as is practical.

To illustrate what can happen, consider the following: The inductance of a 2 cm long land, 1.59 mm (.062") wide on a PCB with no ground plane is approximately 45 nH . Assuming a d// dt of $0.3 \mathrm{~A} / \mathrm{nS}$ (which will allow a current of 3 A to flow after 10 nS , and is thus slightly slow for our purposes) a voltage of 13.5 Volts will develop along this land in response to our postulated $\Delta \mathrm{I}$. For a 1 cm land, (approximately 15 nH ) 4.5 Volts is developed. Either way, anyone using TTL-level input signals to the driver will find that the response of their driver has been seriously degraded by a common ground path for input to and output from the driver of the given dimensions. Note that this is before accounting for any resistive drops in the circuit. The resistive drop in a 1.59 mm (.062") land of 20z. Copper carrying 3 A will be about $4 \mathrm{mV} / \mathrm{cm}(10 \mathrm{mV} / \mathrm{in})$ at DC , and the resistance will increase with frequency as skin effect comes into play.

The problem is most obvious in inverting drivers where the input and output currents are in phase so that any attempt to raise the driver's input voltage (inorder to turn the driver's load off) is countered by the voltage developed on the common ground path as the driver attempts to do what it was supposed to. It takes very little common ground path, under these circumstances, to alter circuit operation drastically.

## Output Lead Inductance

The same descriptions just given for PCB land inductance apply equally well for the output leads from a driver to its load, except that commonly the load is located much further away from the driver than the driver's ground bus.

Generally, the best way to treat the output lead inductance problem, when distances greater than 4 cm (2") are involved, requires treating the output leads as a transmission line. Unfortunately, as both the output impedance of the driver and the input impedance of the MOSFET gate are at least an order of magnitude lower than the impedance of common coax, using coax is seldom a cost-effective solution. A twisted pair works about as well, is generally lower in cost, and allows use of a wider variety of connectors. The second wire of the
twisted pair should carry common from as close as possible to the ground pin of the driver directly to the ground terminal of the load. Do not use a twisted pair where the second wire in the pair is the output of the other driver, as this will not provide a complete current path for either driver. Likewise, do not use a twisted triad with two outputs and a common return unless both of the loads to be driver are mounted extremely close to eachother, and you can guarantee that they will never be switching at the same time.

For output leads on a printed circuit, the general rule is to make them as short and as wide as possible. The lands should also be treated as transmission lines: i.e. minimize sharp bends, or narrowings in the land, as these will cause ringing. For a rough estimate, on a $1.59 \mathrm{~mm}\left(.062^{\prime \prime}\right)$ thick G-10 PCB a pair of opposing lands each 2.36 mm (.093") wide translates to a characteristic impedance of about $50 \Omega$. Half that width suffices on a .787 mm (.031") thick board. For accurate impedance matching with a MIC4423/24/25 driver, on a $1.59 \mathrm{~mm}\left(.062^{\prime \prime}\right)$ board a land width of 42.75 mm ( $1.683^{\prime \prime}$ ) would be required, due to the low impedance of the driver and (usually) its load. This is obviously impractical under most circumstances. Generally the tradeoff point between lands and wires comes when lands narrower than 3.18 mm (.125") would be required on a 1.59 mm (.062") board.

While one could, in theory, use matching transformers at both ends of a piece of coax, or a dozen or so matched pieces of coax in parallel for transmission between a driver and a distant load. In practice, in situations where the absolute minimum in delay between the driver and the load must be obtained, it is generally easiest to relocate the driver as close as possible to the load (using adequate power supply bypassing, of course) and then connect the input of the driver back to the logic using a single piece of coax.

## Driving At Controlled Rates

Occasionally there are situations where a controlled rise or fall time which may be considerably longer than the normal rise or fall time of the driver's output is desired for a load. In such cases it is still prudent to employ best possible practice in terms of bypassing, grounding and PCB layout, and then reduce the switching speed of the load (NOT the driver) by adding a noninductive series resistor of appropriate value between the output of the driver and the load. For situations where only rise or only fall should be slowed, the resistor can be paralleled with a fast diode so that switching in the other direction remains fast. Due to the schmitt-trigger action of the driver's input it is not possible to slow the rate of rise (or fall) of the driver's input signal to achieve slowing of the output.

## Input Stage

The input stage of the MIC4423/24/25 consists of a singleMOSFET class A stage with an input capacitance of $\leq 38 \mathrm{pF}$. This capacitance represents the maximum load from the driver that will be seen by its controlling logic. The drain load on the input MOSFET is a -2 mA current source. Thus, the quiescent current drawn by the driver varies, depending on the logic state of the input.

Following the input stage is a buffer stage which provides $\sim 300 \mathrm{mV}$ of hysteresis for the input, to prevent oscillations when slowly-changing input signals are used or when noise is present on the input. Input voltage switching threshold is -1.5 V which makes the driver directly compatible with TTL signals, or with CMOS powered from any supply voltage between 3 V and 15 V .

The MIC4423/24/25 drivers can also be driven directly by the SG1524/25/26/27, TL494/95, TL594/95, NE5560/61/62/68, TSC170, MIC18HC42, and similar switch mode power supply ICs. By relocating the main switch drive function into the driver rather than using the somewhat limited drive capabilities of a PWM IC. The PWM IC runs cooler, which generally improves its performance and longevity, and the main switches switch faster, which reduces switching losses and increase system efficiency.

The input protection circuitry of the MIC4423/24/25, in addition to providing 2 kV or more of ESD protection, also works to prevent latchup or logic upset due to ringing or voltage spiking on the logic input terminal. In most CMOS devices when the logic input rises above the power supply terminal, or descends below the ground terminal, the device can be destroyed or rendered inoperable until the power supply is cycled OFF and ON. The MIC4423/24/25 drivers have been designed to prevent this. Input voltages excursions as great as 5 V below ground will not alter the operation of the device. Input excursions above the power supply voltage will result in the excess voltage being conducted to the power supply terminal of the IC. Because the excess voltage is simply conducted to the power terminal, if the input to the driver is left in a high state when the power supply to the driver is turned off, currents as high as 30 mA can be conducted through the driver from the input terminal to its power supply terminal. This may overload the output of whatever is driving the driver, and may cause other devices that share the driver's power supply, as well as the driver, to operate when they are assumed to be off, but it will not harm the driver itself. Excessive input voltage will also slow the driver down, and result in much longer internal propagation delays within the drivers. T $\mathrm{T}_{\mathrm{D} 2}$, for example, may increase to several hundred nanoseconds. In general, while the driver will accept this sort of misuse without damage, proper termination of the line feeding the driver so that line spiking and ringing are minimized, will always result in faster and more reliable operation of the device, leave less EMI to be filtered elsewhere, be less stressful to other components in the circuit, and leave less chance of unintended modes of operation.

## Power Dissipation

CMOS circuits usually permit the user to ignore power dissipation. Logic families such as 4000 series and 74Cxxx have outputs which can only source or sink a few milliamps of current, and even shorting the output of the device to ground or VCC may not damage the device. CMOS drivers, on the other hand, are intended to source or sink several Amps of current. This is necessary in order to drive large capacitive loads at frequencies into the megahertz range. Package power dissipation of driver ICs can easily be exceeded when
driving large loads at high frequencies. Care must therefore be paid to device dissipation when operating in this domain.
The Supply Current vs Frequency and Supply Current vs Load characteristic curves furnished with this data sheet aid in estimating power dissipation in the driver. Operating frequency, power supply voltage, and load all affect power dissipation.

Given the power dissipation in the device, and the thermal resistance of the package, junction operating temperature for any ambient is easy to calculate. For example, the thermal resistance of the 8 -pin CerDIP package, from the datasheet, is $150^{\circ} \mathrm{C} / \mathrm{W}$. In a $25^{\circ} \mathrm{C}$ ambient, then, using a maximum junction temperature of $150^{\circ} \mathrm{C}$, this package will dissipate 800 mW .

Accurate power dissipation numbers can be obtained by summing the three sources of power dissipation in the device:

- Load Power Dissipation (PL)
- Quiescent power dissipation ( PQ )
- Transition power dissipation ( $\mathrm{P}_{\mathrm{T}}$ )

Calculation of load power dissipation differs depending on whether the load is capacitive, resistive or inductive.

## Resistive Load Power Dissipation

Dissipation caused by a resistive load can be calculated as:

$$
P_{L}=I^{2} R_{O} D
$$

where:
$I=$ the current drawn by the load
$\mathrm{R}_{\mathrm{O}}=$ the output resistance of the driver when the output is high, at the power supply voltage used (See characteristic curves)
$\mathrm{D}=$ fraction of time the load is conducting (duty cycle)

## Capacitive Load Power Dissipation

Dissipation caused by a capacitive load is simply the energy placed in, or removed from, the load capacitance by the driver. The energy stored in a capacitor is described by the equation:

$$
E=1 / 2 C V^{2}
$$

As this energy is lost in the driver each time the load is charged or discharged, for power dissipation calculations the $1 / 2$ is removed. This equation also shows that it is good practice not to place more voltage in the capacitor than is necessary, as dissipation increases as the square of the voltage applied to the capacitor. For a driver with a capacitive load:

$$
\mathrm{P}_{\mathrm{L}}=\mathrm{FC}\left(\mathrm{~V}^{+} \mathrm{S}\right)^{2}
$$

where:
F = Operating Frequency
C = Load Capacitance
$\mathrm{V}^{+} \mathrm{s}=$ Driver Supply Voltage

## Inductive Load Power Dissipation

For inductive loads the situation is more complicated. For the
part of the cycle in which the driver is actively forcing current into the inductor, the situation is the same as it is in the resistive case:

$$
P_{L 1}=I^{2} R_{O} D
$$

However, in this instance the Ro required may be either the on resistance of the driver when its output is in the high state, or its on resistance when the driver is in the low state, depending on how the inductor is connected, and this is still only half the story. For the part of the cycle when the inductor is forcing current through the driver, dissipation is best described as

$$
P_{L 2}=I V_{D}(1-D)
$$

where $V_{D}$ is the forward drop of the clamp diode in the driver (generally around 0.7 V ). The two parts of the load dissipation must be summed in to produce $\mathrm{PL}_{\mathrm{L}}$

$$
P_{L}=P_{L 1}+P_{L 2}
$$

## Quiescent Power Dissipation

Quiescent power dissipation ( $\mathrm{P}_{\mathrm{Q}}$, as described in the input section) depends on whether the input is high or low. A low input will result in a maximum current drain (per driver) of $\leq 0.2 \mathrm{~mA}$; a logic high will result in a current drain of $\leq 2.0 \mathrm{~mA}$. Quiescent power can therefore be found from:

$$
\mathrm{P}_{\mathrm{Q}}=\mathrm{V}+\mathrm{S}\left[\mathrm{D} \mathrm{I}_{\mathrm{H}}+(1-\mathrm{D}) \mathrm{I}_{\mathrm{L}}\right]
$$

where:
$I_{H}=$ quiescent current with input high
$\mathrm{L}=$ quiescent current with input low
$\mathrm{D}=$ fraction of time input is high (duty cycle)
$\mathrm{V}^{+} \mathrm{S}=$ power supply voltage

## Transition Power Dissipation

Transition power is dissipated in the driver each time its output changes state, because during the transition, for a very brief interval, both the N - and P-channel MOSFETs in the output totern-pole are ON simultaneously, and a current is conducted through them from $V_{+}$s to ground. The transition power dissipation is approximately:

$$
P_{T}=F V^{+} S(A \cdot S)
$$

where ( $\mathrm{A} \cdot \mathrm{S}$ ) is a time-current factor derived from the graph on page 12.
Total power (PD) then, as previously described is just

$$
P_{D}=P_{L}+P_{Q}+P_{T}
$$

Examples show the relative magnitude for each term.
EXAMPLE 1: A MIC4423 operating on a 12 V supply driving two capacitive loads of 3000 pF each, operating at 250 kHz , with a duty cycle of $50 \%$, in a maximum ambient of $60^{\circ} \mathrm{C}$.

First calculate load power loss:

$$
\begin{aligned}
\mathrm{PLL}_{\mathrm{L}} & =\mathrm{F} \times C \times\left(\mathrm{V}^{+} \mathrm{S}\right)^{2} \\
\mathrm{P}_{\mathrm{L}} & =250,000 \times\left(3 \times 10^{-6}+3 \times 10^{-6}\right) \times 12^{2} \\
& =0.2160 \mathrm{~W}
\end{aligned}
$$

Then transition power loss:

$$
\begin{aligned}
& \mathrm{PT}_{\mathrm{T}}=\mathrm{F} \times \mathrm{V}^{+} \mathrm{S} \times(\mathrm{A} \cdot \mathrm{~S}) \\
& =250,000 \cdot 12 \cdot 2.5 \times 10^{-8}=0.0750 \mathrm{~W}
\end{aligned}
$$

Then quiescent power loss:

$$
\begin{aligned}
\mathrm{PQ}_{\mathrm{Q}} & =\mathrm{V}+\mathrm{S} \times[\mathrm{D} \times \mathrm{H}+(1-\mathrm{D}) \times \mathrm{l}] \\
& =12 \times[(0.5 \times 0.0035)+(0.5 \times 0.0003)] \\
& =0.0228 \mathrm{~W}
\end{aligned}
$$

Total power dissipation, then, is:

$$
\begin{aligned}
\mathrm{PD} & =0.2160+0.0750+0.0228 \\
& =0.3138 \mathrm{~W}
\end{aligned}
$$

Assuming a plastic package, with an $\mathrm{R}_{\Theta J-\mathrm{A}}$ of $170^{\circ} \mathrm{C} / \mathrm{W}$, this will result in the junction running at:

$$
0.3138 \times 170=53.3^{\circ} \mathrm{C}
$$

above ambient, which, given a maximum ambienttemperature of $60^{\circ} \mathrm{C}$, will result in a maximum junction temperature of $113.3^{\circ} \mathrm{C}$.

EXAMPLE 2: A MIC4424 operating on a 15 V input, with one driver driving a $50 \Omega$ resistive load at 1 MHz , with a duty cycle of $67 \%$, and the other driver quiescent, in a maximum ambient temperature of $40^{\circ} \mathrm{C}$ :

$$
P_{L}=I^{2} \times R_{O} \times D
$$

First, lo must be determined.

$$
\mathrm{l}_{\mathrm{O}}=\mathrm{V}^{+} \mathrm{S} /\left(\mathrm{R}_{\mathrm{O}}+\mathrm{R}_{\text {LOAD }}\right)
$$

Given $R_{O}$ from the characteristic curves then,

$$
\begin{aligned}
& \mathrm{l}=15 /(6.3+50) \\
& \mathrm{l}=0.2664 \mathrm{~A}
\end{aligned}
$$

and:

$$
\begin{aligned}
\mathrm{P}_{\mathrm{L}} & =0.2664 \times 6.3 \times 0.67 \\
& =0.2996 \mathrm{~W} \\
\mathrm{P}_{\mathrm{T}} & =\mathrm{F} \times \mathrm{V}^{+} \mathrm{S} \times(\mathrm{A} \cdot \mathrm{~S}) / 2
\end{aligned}
$$

(because only one side is operating)

$$
\begin{aligned}
& =\left(1,000,000 \times 15 \times 3.3 \times 10^{-8}\right) / 2 \\
& =0.2475 \mathrm{~W}
\end{aligned}
$$

and:

$$
\begin{aligned}
\mathrm{P}_{\mathrm{Q}}= & 15 \times[(0.67 \times .00125)+(0.33 \times .000125)+ \\
& (1 \times 0.000125)]
\end{aligned}
$$

(this assumes that the unused side of the driver has its input grounded, which is more efficient)

$$
=0.0150 \mathrm{~W}
$$

then:

$$
\begin{aligned}
\mathrm{PD}_{\mathrm{D}} & =0.2996+0.2475+0.0150 \\
& =0.5621 \mathrm{~W}
\end{aligned}
$$

In a ceramic package with an $R_{\Theta J-A}$ of $150^{\circ} \mathrm{C} / \mathrm{W}$, this amount of power results in a junction temperature given the maximum
$40^{\circ} \mathrm{C}$ ambient of:

$$
(0.5621 \times 150)+40=124.3^{\circ} \mathrm{C}
$$

The actual junction temperature will be lower than calculated both because duty cycle is less than $100 \%$ and because the graph lists $R_{D S(o n)}$ at a $T_{J}$ of $150^{\circ} \mathrm{C}$ and the $\mathrm{R}_{\mathrm{DS}(o n)}$ at $125^{\circ} \mathrm{C}$ $T_{J}$ will be somewhat lower.

## Definitions

$C_{L}=$ Load Capacitance in Farads.
$D=$ Duty Cycle expressed as the fraction of time the input to the driver is high.

F = Operating Frequency of the driver in Hertz
$I_{H}=$ Power supply current drawn by a driver when both inputs are high and neither output is loaded.
IL = Power supply current drawn by a driver when both inputs are low and neither output is loaded.
$I_{D}=$ Output current from a driver in Amps.
$P_{D}=$ Total power dissipated in a driver in Watts.
$P_{L}=$ Power dissipated in the driver due to the driver's load in Watts.
$P_{Q}=P$ Power dissipated in a quiescent driver in Watts.
$\mathrm{P}_{\mathrm{T}}=$ Powerdissipated in a driverwhen the output changes states ("shoot-through current") in Watts. NOTE: The "shoot-through" current from a dual transition (once up, once down) for both drivers is stated in the graph on page 12 in ampere-nanoseconds. This figure must be multiplied by the number of repetitions per second ( frequency to find Watts).
$\mathrm{R}_{\mathrm{O}}=$ Output resistance of a driver in Ohms.
$\mathrm{V}^{+} \mathrm{S}=$ Power supply voltage to the IC in Volts.

## Crossover Energy Loss



NOTE: THE VALUES ON THIS GRAPH REPRESENT THE LOSS SEEN BY BOTH DRIVERS IN A PACKAGE DURING ONE COMPLETE CYCLE. FOR A SINGLE
DRIVER DIVIDE THE STATED VALUES BY 2. FOR A SINGLE TRANSITION OF A SINGLE DRIVER, DIVIDE THE STATED VALUE BY 4.

## Pin Configuration






## Dual High Speed MOSFET Driver

## General Description

The MIC4426/4427/4428 family of buffer/drivers are CMOS devices built using a new, highly reliable CMOS process. They are improved versions of the MIC426/427/ 428 family of buffer/drivers (with which they are pin compatible) and are capable of giving reliable service in far more demanding electrical environments: They will not latch under any conditions within their power and voltage ratings. They are not subject to damage when up to 5 V of noise spiking, of either polarity, occurs on the ground pin. They can accept, without either damage or logic upset, up to half an amp of reverse current (of either polarity) being forced back into their outputs. Allterminals are fully protected against up to 2 kV of electrostatic discharge.

As a result, the MIC4426/27/28 series drivers are much easier to use, more flexible in operation, and much more forgiving than any other driver, CMOS or bipolar, currently available. Because they are fabricated in CMOS, they dissipate a minimum of power, and provide rail-to-rail voltage swings to better insure the logic state of any load they are driving.

Although primarily intended for driving power MOSFETs, the $4426 / 4427 / 4428$ series drivers are equally well suited to dnving any other load (capacitive, resistive, or inductive) which requires a low-impedance driver capable of high peak currents and fast switching times. For example, heavily loaded clock lines, coaxial cables, or piezoelectrictransducers all can be driven from the MIC4426/27/28. The only known limitation on loading is that total power dissipated in the driver must be kept within the maximum power dissipation limits of the package.

## Features

- Built using reliable, low power CMOS processes
- Latch-Up Protected:Withstands $>500 \mathrm{~mA}$ Reverse Current
- Logic Input Will Withstand Negative Swing Up to 5V
- ESD Protected 2 kV
- High Peak Output Current .............................1.5A Peak
- Wide Operating Range 4.5V to 18 V
- High Capacitive Load Drive Capability 1000 pF in 25 nS
- Short Delay Times $\qquad$ $<40 \mathrm{nS}$ Typ
- Consistent Delay Times with Changes in Supply Voltage
- Matched Rise and Fall Times
- Logic High Input for Any Voltage From 2.4 V to $\mathrm{V}_{\mathrm{s}}{ }^{+}$
- Logic Input Threshold Independent of Supply Voltage
- Low Supply Current
- 4 mA with Logic 1 Input
- $400 \mu \mathrm{~A}$ with Logic 0 Input
- Low Output Impedance $7 \Omega$
- Output Voltage Swing to Within 25 mV of Ground or $\mathrm{V}_{\mathrm{s}}{ }^{+}$
- Pin-Out Same as MIC426/427/428
- Available in Inverting, Non-Inverting, and Differential Configurations
- MIL-STD-883 Method 5004/5005 version available

As MOSFET drivers, the MIC4426/27/28 can easily switch 1000 pF gate capacitances in under 30 nS , and provide low enough impedances in both the ON and OFF states to assure that a MOSFET's intended state will not be affected even by large transients.

## Functional Diagram



## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC4426CM | $0^{\circ} \mathrm{Cto}+70^{\circ} \mathrm{C}$ | 8-Pin SOIC |
| MIC4426BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| MIC4426CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin Plastic DIP |
| MIC4426BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| MIC4426BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin CerDIP |
| MIC4426AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| MIC4426AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| MIC4427CM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin SOIC |
| MIC4427BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| MIC4427CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin Plastic DIP |
| MIC4427BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| MIC4427BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin CerDIP |
| MIC427AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| MIC4427AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| MIC4428CM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin SOIC |
| MIC4428BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| MIC4428CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin Plastic DIP |
| MIC4428 BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| MIC4428BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin CerDIP |
| MIC4428AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| MIC4428AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| MIC4426CY | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
| MIC4426AY | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Die |
| MIC4427CY | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Die |
| MIC4427AY | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Die |
| MIC4428CY | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Die |
| MIC4428AY | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Die |

Absolute Maximum Ratings (Notes 1 and 2) If Military/Aerospace specified devices are required, contact your local Micrel representative/distributor for availability and specifications.

| Supply Voltage | 22 V |
| :---: | :---: |
| Maximum Chip Temperature | $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead Temperature (10 sec.) | $300^{\circ} \mathrm{C}$ |
| Package Thermal Resistance |  |
| CERDIP $\mathrm{R}_{\text {®J-A }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 150 |
| CERDIP $\mathrm{R}_{\text {OJ-C }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 50 |
| PDIP $\mathrm{R}_{\text {®J-A }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 125 |
| PDIP R ${ }_{\text {©J-C }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 42 |
| SOIC R $\mathrm{R}_{\text {OJ-A }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 250 |
| SOIC $\mathrm{R}_{\text {®J-C }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 75 |

Operating Temperature Range

C Version
B Version
A Version
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Package Power Dissipation


## MIC4426/4427/4428 Electrical Characteristics:

Specifications measured at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| VIL | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| In | Input Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {S }}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| VOH | High Output Voltage |  | $V_{S} 0.025$ |  |  | V |
| VOL | Low Output Voltage |  |  |  | 0.025 | V |
| Ro | Output Resistance | $\mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 7 | 10 | $\Omega$ |
| IPK | Peak Output Current |  |  | 1.5 |  | A |
| 1 | Latch-Up Protection <br> Withstand Reverse Current |  | >500 |  |  | mA |

SWITCHING TIME

| $T_{R}$ | Rise Time | Test Figure 1 |  | 25 | 30 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{T}_{\mathrm{F}}$ | Fall Time | Test Figure 1 |  | 25 | 30 | nS |
| $\mathrm{T}_{\mathrm{D} 1}$ | Delay Tlme | Test Flgure 1 |  |  | 30 | nS |
| $\mathrm{T}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  |  | 50 | nS |

## POWER SUPPLY

| Is | Power Supply Current | $V_{I N}=3.0 \mathrm{~V}$ (Both Inputs) |  |  | 4.5 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| Is | Power Supply Current | $\mathrm{V}_{1 \mathrm{~N}}=0.0 \mathrm{~V}$ (Both Inputs) |  |  | 0.4 | mA |

## MIC4426/4427/4428 Electrical Characteristics:

Specifications measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| VIL | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| l N | Input Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {S }}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{S}}-0.025$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Output Voltage |  |  |  | 0.025 | V |
| $\mathrm{R}_{0}$ | Output Resistance | l OUT $=10 \mathrm{~mA}, \mathrm{~V}_{S}=18 \mathrm{~V}$ |  | 9 | 12 | $\Omega$ |

## MIC4426/4427/4428 Electrical Characteristics:

Specifications measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| OUTPUT |  |  |  |  |  |  |
| IPK | Peak Output Current |  |  | 1.5 |  | A |
| I | Latch-Up Protection <br> Withstand Reverse Current |  | $>500$ |  |  | mA |

SWITCHING TIME

| $T_{R}$ | Rise Time | Test Figure 1 |  |  | 40 | nS |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{T}_{\mathrm{F}}$ | Fall Time | Test Figure 1 |  |  | 40 | nS |
| $\mathrm{T}_{\mathrm{D} 1}$ | Delay Tlme | Test Flgure 1 |  |  | 40 | nS |
| $\mathrm{T}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  |  | 60 | nS |

POWER SUPPLY

| Is | Power Supply Current | $V_{I N}=3.0 \mathrm{~V}$ (Both Inputs) |  |  | 8 | mA |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| Is | Power Supply Current | $V_{I N}=0.0 \mathrm{~V}$ (Both Inputs) |  |  | 0.6 | mA |

Note 1: Functional operation above the absolute maximum stress ratings is not implied.
Note 2: Static Sensitive device (above 2 kV ). Store only in conductive containers. Handling personnel and equipment should be grounded to prevent static damage.


Figure 1. Switching Time Test Circuit

## Pin Configuration



## Typical Characteristic Curves



Rise Time vs Capacitive Load


Rise and Fall Time vs Temperature


Fall Time vs Supply Voltage


Fall Time vs Capacitive Load


Propagation Delay Time vs Supply Voltage


Typical Characteristic Curves (Continued)







Typical Characteristic Curves (Continued)



High State Output Resistance




Low State Output Resistance


## Crossover Energy Loss



Note 1: The values on this graph represent the loss seen by both drivers in a package during one complete cycle. For a single driver divide the stated values by 2 . For a single transition of a single driver, divide the stated value by 4.

## General Description

The MIC4465/6/7/8/9 family of 4-output CMOS buffer/drivers is an expansion from the earlier single- and dual-output drivers, to which they are functionally closely related. Because package pin count permitted it, eachdriver has been equipped with a 2 -input logic gate for added flexibility. Placing four highpower drivers in a single package also improves system reliability and reduces total system cost. In some applications, one of these drivers can replace not only two packages of single-input drivers, but some of the associated logic as well.
Although primarily intended for driving power MOSFETs, and similar highly capacitive loads, these drivers are equally well suited to driving any other load (capacitive, resistive, or inductive), which requires a high-efficiency, low-impedance driver capable of high peak currents, rail-to-rail voltage swings, and fast switching times. For example, heavily loaded clock lines, coaxial cables, and piezoelectric transducers can all be driven easily with MIC446X series drivers. The only limitation

## Features

- Built using reliable, low power CMOS processes
- Latchproof! Withstands 500 mA Inductive Kickback
- 5 Input Logic Choices
- Symmetrical Rise and Fall Times .......................... 25 nS
- Short, Equal Delay Times ...................................... 75 nS
- High Peak Output Current ........................................1.2A
- Wide Operating Range .................................. 4.5 to 18V
- Inputs = Logic 1 for Any Input From 2.4 V to $\mathrm{V}_{\mathrm{DD}}$
- 2 kV ESD Protection on All Pins


## Applications

- General-Purpose CMOS Logic Buffer
- Driving All 4 MOSFETs in an H-Bridge
- Direct Small-Motor Driver
- Relay or Peripheral Drivers
- Dual Differential Output Power Drivers
- CCD Driver
- Pin-Switching Network Driver


## Logic Diagrams





on loading is that total power dissipation in the IC must be kept within the power dissipation limits of the package.
The MIC446X series drivers are built using a very reliable new CMOS process, which makes them easy and forgiving parts to use; capable of giving reliable service in very demanding operating environments. They will not latch under
any conditions within their power and voltage ratings. They are not subject to damage when up to 5 V of noise spiking (either polarity) occurs on the ground line. They can acceptup to half an amp of inductive kickback current (either polarity) into their outputs without damage or logic upset. In addition, all terminals are protected against ESD to at least 2 kV .

## Ordering Information

| Part No. | Package | Temp. Range |
| :--- | :--- | :--- |
| MIC44**CN | 14 -Pin Plastic DIP | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ |
| MIC44**CWM | 16 -Pin Wide SOIC | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ |
| MIC44**BN | 14 -Pin Plastic DIP | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ |
| MIC44**BWM | 16 -Pin Wide SOIC | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ |
| MIC44**BJ | $14-$ Pin CerDIP | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ |
| MIC44**AJ | 14 -Pin CerDIP | $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ |
| MIC44**AL | $20-$ Pin LCC | $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ |
| MIC44** CY | Die | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ |
| MIC44**AY | Die (100X Visual) | $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ |

**Two digits must be added in this position to define the device logic:

$$
\begin{aligned}
& 65-\text { OR } \\
& 66-\text { NOR } \\
& 67-\text { NAND }
\end{aligned}
$$

Truth Table

| Part No. | Inputs |  | Output |
| :--- | :---: | :---: | :---: |
|  | H | X | H |
|  | X | H | H |
|  | L | L | L |
| MIC4466 | H | X | L |
| (Each Driver) | X | H | L |
|  | L | L | H |
| MIC4467 | L | X | H |
| (Each Driver) | X | L | H |
|  | H | H | L |
| MIC4468 | H | H | H |
| (Each Driver) | L | X | L |
|  | X | L | L |
| MIC4469 | L | X | L |
| (Each Driver) | X | $H$ | L |

## Pin Configurations



## Absolute Maximum Ratings (Notes 1 and 2)

Supply Voltage
22V
Input Voltage ( $G N D-5 V$ ) to $\left(V_{D D}+0.3 V\right)$
Maximum Chip Temperature
Operating
Storage
Maximum Load Temperature ( 10 sec , for soldering)
Operating Ambient Temperature
C Version
B Version
A Version
Power Dissipation
P Package (14-Pin Plastic DIP)
WM Package (16-Pin Wide SOIC)
J Package (14-Pin CerDIP)
1.25W

L Package (20-Pin LCC)

Package Thermal Resistance
P Package (14-Pin Plastic DIP) WM Package (16-Pin Wide SOIC)
$R_{\theta J-A}$
$12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ $8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$31 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$J$ Package (14-Pin CerDIP) $\quad R_{\theta}^{\theta J-C}$
$\mathrm{R}_{\text {өJ-C }}$
$\mathrm{R}_{\text {日J-A }}$
$\mathrm{R}_{\theta \cdot-\mathrm{C}}$
$\mathrm{R}_{\text {日J-A }}$
$45 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
L Package (20-Pin LCC
$8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$40 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

Electrical Characteristics: Measured at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | $\mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}$ | $V_{D D^{-0.15}}$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Output Voltage | $\mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}$ |  |  | 0.15 | V |
| $\mathrm{R}_{0}$ | Output Resistance | $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\text {DD }}=18 \mathrm{~V}$ |  | 10 | 15 | $\Omega$ |
| $\mathrm{I}_{\text {PK }}$ | Peak Output Current |  |  | 1.2 |  | A |
| I | Latch-Up Protection Withstand Reverse Current |  | >500 |  |  | mA |

## SWITCHING TIME

| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | Test Figure 1 |  |  | 25 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Test Figure 1 |  |  | 25 |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Test Figure 1 |  | nS |  |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  | 75 | nS |

## POWER SUPPLY

| Is | Power Supply Current <br> Supply |  |  |  | 4 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |

## Electrical Characteristics:

Measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| $V_{\text {IL }}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | $\mathrm{L}_{\text {LOAD }}=10 \mathrm{~mA}$ | $V_{D D}-0.3$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Output Voltage | $\mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}$ |  |  | 0.3 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V}$ |  | 20 | 30 | $\Omega$ |
| $\mathrm{I}_{\text {PK }}$ | Peak Output Current |  |  | 1.2 |  | A |
| I | Latch-Up Protection Withstand Reverse Current |  | 500 |  |  | mA |

SWITCHING TIME

| $t_{R}$ | Rise Time | Test Figure 1 |  | 50 | nS |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Test Figure 1 |  |  | 50 |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Test Figure 1 |  |  | 100 |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 | nS |  |  |

POWER SUPPLY

| IS | Power Supply Current <br> Supply |  |  | 8 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- |

NOTE 1: Functional operation above the absolute maximum stress ratings is not implied.
NOTE 2: Static sensitive device (above 2 kV ). Store only in conductive containers. Handling personnel and equipment should be grounded to prevent static damage.

## Test Figure 1



NON-INVERTING INPUT


Quad Driver Drives H Bridge to Control Motor Speed and Direction


## Full-Featured Power MOSFET Predriver

## General Description

The MIC5010 is the full-featured member of the Micrel MIC501X predriver family. These ICs are designed to drive the gate of an N -channel power MOSFET above the supply rail in high-side power switch applications. The MIC5010 is compatible with standard or current-sensing power FETs in both high- and low-side driver topologies.
The MIC5010 charges a 1 nF load in $60 \mu \mathrm{~S}$ typical and protects the MOSFET from over-current conditions. Faster switching is achieved by adding two 1 nF charge pump capacitors. The current sense trip point is fully programmable and a dynamic threshold allows high in-rush current loads to be started. A fault pin indicates when the MIC5010 has turned off the FET due to excessive current.
Other members of the Micrel predriver family include the MIC5011 minimum parts count 8 pin predriver, MIC5012 dual predriver, and MIC5013 protected 8 pin predriver.

## Features

- 7V-32V operation
- Less than $1 \mu \mathrm{~A}$ standby current in the 'off' state
- Internal charge pump to drive the gate of an N -channel power FET above supply
- MIL-STD-883 Method 5004/5005 version available
- Available in small outline SOIC packages
- Internal zener clamp for gate protection
- $25 \mu \mathrm{~S}$ typical turn-on time to $50 \%$ gate overdrive
- Programmable over-current sensing
- Dynamic current threshold for high in-rush loads
- Fault output pin indicates current faults
- Implements high- or low-side switches


## Applications

- Lamp drivers
- Relay and solenoid drivers
- Heater switching
- Power bus switching
- Motion control


## Ordering Information

| PART <br> NUMBER | TEMPERATURE <br> RANGE | PACKAGE |
| :---: | :---: | :--- |
| MIC5010BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Plastic DIP |
| MIC5010BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -pin Ceramic DIP |
| MIC5010BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -pin SOIC |
| MIC5010AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 -pin Ceramic DIP |
| MIC5010AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 -pin Ceramic DIP |
| MIC5010B | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Die |


$R_{S}=\frac{S R\left(V_{T B I P}+100 \mathrm{mV}\right)}{R I_{L}-\left(V_{T R I P}+100 \mathrm{mV}\right)}$
$R 1=\frac{V^{+} S R R_{s}}{100 \mathrm{mV}\left(S R+R_{s}\right)}$
$R_{T H}=\frac{2200}{V_{T R I P}}-1000$
For this example:
$I_{L}=30 \mathrm{~A}$ (trip current)
$V_{\text {TRIP }}=100 \mathrm{mV}$
Figure 1. High-Side Driver with Current-Sensing MOSFET

Absolute Maximum Ratings (Note 1, 2)
-1 V to $\mathrm{V}^{+}$
-10 V to $\mathrm{V}^{+}$
-0.5 to +5 V
-10 V to $\mathrm{V}^{+}$
-10 V to $\mathrm{V}^{+}$
50 mA
-1 V to 50 V
-0.5 V to 36 V
-1 mA to +1 mA
$150^{\circ} \mathrm{C}$

Inhibit Voltage, Pin 1 Input Voltage, Pin 3
Threshold Voltage, Pin 4
Sense Voltage, Pin 5
Source Voltage, Pin 6
Current into Pin 6
Gate Voltage, Pin 8
Supply Voltage ( $\mathrm{V}^{+}$), Pin 13
Fault Output Current, Pin 14
Junction Temperature

Operating Ratings (Notes 1, 2)

Power Dissipation
1.56W
$\theta_{J A}$ (Plastic DIP)
$\theta_{\text {JA }}$ (Ceramic DIP)
$\theta_{J A}$ (SOIC)
Ambient Temperature: B version
Ambient Temperature: A version
Storage Temperature
Lead Temperature (Soldering, 10 seconds)
Supply Voltage (V+), Pin 13
$80^{\circ} \mathrm{C} / \mathrm{W}$ $105^{\circ} \mathrm{C} / \mathrm{W}$ $115^{\circ} \mathrm{C} / \mathrm{W}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$260^{\circ} \mathrm{C}$

7 V to 32 V high side 7 V to 15 V low side

Electrical Characteristics (Note 3) Test circuit, $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V} 1=0 \mathrm{~V}, 14=15=114=0$,
all switches open, unless otherwise specified.

| Parameter | Conditions |  |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current, I13 | $\mathrm{V}^{+}=32 \mathrm{~V}$ | $\mathrm{V}_{1 N}=0 \mathrm{~V}$, S4 closed |  |  | 0.1 | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{1 \mathrm{~N}}=\mathrm{VS}=32 \mathrm{~V}, 14=200 \mu \mathrm{~A}$ |  |  | 9 | 20 | mA |
| Logic Input Voltage Threshold,$\mathrm{V}_{\mathbb{I N}}$ | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ low |  |  |  |  | 2 | V |
|  | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ high |  |  | 4.5 |  |  |  |
| Logic Input Current, I3 | $\mathrm{V}^{+}=32 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | -1 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=32 \mathrm{~V}$ |  |  |  | 1 |  |
| Input Capacitance | Pin 3 |  |  |  | 5 |  | pF |
| Gate Drive, $\mathrm{V}_{\mathrm{GATE}}$ | S1, S2 closed, $\mathrm{VS}=\mathrm{V}^{+}, \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | $\mathrm{V}^{+}=7 \mathrm{~V}, 18=0$ |  | 13 | 15 |  | V |
|  |  | $\mathrm{V}^{+}=15 \mathrm{~V}, 18=100 \mu \mathrm{~A}$ |  | 24 | 27 |  |  |
| Zener Clamp, $\mathrm{V}_{\text {GATE }}-\mathrm{V}_{\text {SOURCE }}$ | S2 closed, $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{VS}=15 \mathrm{~V}$ |  | 11 | 12.5 | 15 | $\checkmark$ |
|  |  | $\mathrm{V}^{+}=32 \mathrm{~V}, \mathrm{VS}=32 \mathrm{~V}$ |  | 11 | 13 | 16 |  |
| Gate Turn-on Time, ton (Note 4) | $\mathrm{V}_{\text {IN }}$ switched from 0 to 5 V ; measure time for $\mathrm{V}_{\text {GATE }}$ to reach 20 V |  |  |  | 25 | 50 | $\mu \mathrm{S}$ |
| Gate Turn-off Time, toff | $\mathrm{V}_{\text {IN }}$ switched from 5 to 0 V ; measure time for $\mathrm{V}_{\text {GATE }}$ to reach 1V |  |  |  | 4 | 10 | $\mu \mathrm{S}$ |
| Threshold Bias Voltage, V4 | 14=200 $\mu \mathrm{A}$ |  |  | 1.7 | 2 | 2.2 | V |
| Current Sense Trip Voltage, $\mathrm{V}_{\text {SENSE }}{ }^{-} \mathrm{V}_{\text {SOURCE }}$ | S2 closed, $\mathrm{V}_{\mathrm{IN}^{\prime}}=5 \mathrm{~V}$, Increase 15 | $\mathrm{V}^{+}=7 \mathrm{~V}$, | S4 closed | 75 | 105 | 135 | mV |
|  |  | $14=100 \mu \mathrm{~A}$ | $\mathrm{VS}=4.9 \mathrm{~V}$ | 70 | 100 | 130 |  |
|  |  | $\begin{array}{\|l} \hline \mathrm{V}^{+}=15 \mathrm{~V} \\ 14=200 \mu \mathrm{~A} \\ \hline \mathrm{~V}^{+}=32 \mathrm{~V} \\ 14=500 \mu \mathrm{~A} \\ \hline \end{array}$ | S4 closed | 150 | 210 | 270 |  |
|  |  |  | VS=11.8V | 140 | 200 | 260 |  |
|  |  |  | $\mathrm{VS}=0 \mathrm{~V}$ | 360 | 520 | 680 |  |
|  |  |  | VS=25.5V | 350 | 500 | 650 |  |
| Peak Current Trip Voltage, $V_{\text {SENSE }}-V_{\text {SOURCE }}$ | $\begin{array}{\|l\|} \hline \mathrm{S} 3, \mathrm{~S} 4 \text { closed, } \\ \mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V} \\ \hline \end{array}$ |  |  | 1.6 | 2.1 |  | V |
| Fault Output Voltage, V14 | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, 114=-100 \mu \mathrm{~A}$ |  |  |  | 0.4 | 1 | V |
|  | $\mathrm{V}_{1 \mathrm{~N}}=5 \mathrm{~V}, 114=100 \mu \mathrm{~A}$, current sense tripped |  |  | 14 | 14.6 |  |  |
| Current Sense Inhibit, V1 | V 1 above which current sense is disabled |  |  |  | 7.5 | 13 | V |
|  | V1 below which current sense is enabled |  |  | 1 | 7.5 |  | V |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2: The MIC5010 is ESD sensitive.
Note 3: Minimum and maximum Electrical Characteristics are $100 \%$ tested at $T_{A}=25^{\circ} \mathrm{C}$ and $T_{A}=85^{\circ} \mathrm{C}\left(125^{\circ} \mathrm{C}\right.$ for $A$ version), and $100 \%$ guaranteed over the entire operating temperature range. Typicals are characterized at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.

Note 4: Test conditions reflect worst case high-side driver performance. Low-side and bootstrapped topologies are significantly fast-er--see Applications Information.

## Test Circuit



## Typical Characteristics



[^1]Typical Characteristics (Continued)


High-side Turn-on Time*



High-side Turn-on Time*


High-side Turn-on Time*



Typical Characteristics (Continued)



SUPPLY VOLTAGE (V)

for Gate $=10 \mathrm{~V}$

SUPPLY VOLTAGE (V)

## Turn-on Time




Low-side Turn-on Time for Gate $=10 \mathrm{~V}$


## Applications Information

## Functional Description (Refer to Block Diagram)

The various MIC5010 functions are controlled via a logic block connected to the input pin 3. When the input is low all functions are turned off for low standby current, and the gate of the power MOSFET is also held low through $500 \Omega$ to an N -channel switch. When the input is taken above the turn-on threshold ( 3.5 V typical), the N -channel switch turns off and the charge pump is turned on to charge the gate of the power FET. A bandgap type voltage regulator is also turned on which biases the current sense circuitry.

The charge pump incorporates a 100 kHz oscillator and on-chip pump capacitors capable of charging 1 nF to 5 V above supply in $60 \mu \mathrm{~S}$ typical. With the addition of 1 nF capacitors at C 1 and C2, the turn-on time is reduced to 25 $\mu \mathrm{S}$ typical. The charge pump is capable of pumping thegate up to over twice the supply voltage. For this reason a zener clamp ( 12.5 V typical) is provided between the gate pin 8 and the source pin 6 to prevent exceeding the $\mathrm{V}_{\mathrm{GS}}$ rating of the MOSFET at high supplies.

The current sense operates by comparing the sense voltage at pin 5 to an offset version of the source voltage at pin 6. Current 14 flowing in threshold pin 4 is mirrored and returned to the source via a $1 \mathrm{k} \Omega$ resistor to set the offset or trip voltage. When (VSENSE - VSOURCE) exceeds $V_{\text {TRIP }}$, the current sense trips and sets the current sense latch to turn off the power FET. An integrating comparator is used to reduce sensitivity to spikes on pin 5 . The latch is reset to turn the FET back on by "recycling" the input pin 3 low and then high again.

A resistor $\mathrm{R}_{T H}$ from pin 4 to ground sets 14 , and hence $\mathrm{V}_{\text {TRIP. }}$ An additional capacitor $\mathrm{C}_{\mathrm{TH}}$ from pin 4 to ground creates a higher trip voltage at turn-on, which is necessary to prevent high in-rush current loads such as lamps or capacitors from false-tripping the current sense.
When the current sense has tripped, the fault pin 14 will be high as long as the input pin 3 remains high. However, when the input is low the fault pin will also be low.

## Construction Hints

High current pulse circuits demand equipment and assembly techniques that are more stringent than normal, low current lab practices. The following are the sources of common pitfalls encountered while prototyping:Supplies: many bench power supplies have poor transient response. Circuits that are being pulse tested, or those that operate by pulse-width modulation will produce strange results when used with a supply that has poor ripple rejection, or a peaked transient response. Monitor the power supply voltage that appears at the drain of a high-side driver (or the supply side of the load in a low-side driver) with an oscilloscope. It is not uncommon to find bench power supplies in the 1 kW class that overshoot or undershoot by as much as $50 \%$ when pulse loaded. Not only will the load current and voltage measurements be affected, but it is possible to over-stress various components--especially electrolytic ca-pacitors--with possibly catastrophic results. A $10 \mu \mathrm{~F}$ supply bypass capacitor at the chip is recommended.

## Block Diagram



## Pin Description (Refer to Figures 1 and 2)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1 | Inhibit | Inhibits current sense function when connected to supply. Normally grounded. |
| 3 | Input | Resets current sense latch and turns on power MOSFET when taken above threshold ( 3.5 V typical). Pin 3 requires $<1 \mu \mathrm{~A}$ to switch. |
| 4 | Threshold | Sets current sense trip voltage according to: $V_{\text {TRIP }}=\frac{2200}{\mathrm{R}_{\mathrm{TH}}+1000}$ <br> where $\mathrm{R}_{\mathrm{TH}}$ to ground is 3.3 k to $21 \mathrm{k} \Omega$. Adding capacitor $\mathrm{C}_{\mathrm{TH}}$ increases the trip voltage at turn-on to 2 V . Use $\mathrm{C}_{T H}=10 \mu \mathrm{~F}$ for a 10 mS turn-on time constant. |
| 5 | Sense | The sense pin causes the current sense to trip when $V_{\text {SENSE }}$ is $V_{\text {TRIP }}$ above $V_{\text {SOURCE. }}$ Pin 5 is used in conjunction with a current shunt in the source of a 3 lead FET or a resistor R $_{\text {S }}$ in the sense lead of a current sensing FET. |
| 6 | Source | Reference for the current sense voltage on pin 5 and return for the gate clamp zener. Connect to the load side of current shunt or kelvin lead of current sensing FET. Pins 5 and 6 can safely swing to -10 V when turning off inductive loads. |
| 7 | Ground |  |
| 8 | Gate | Drives and clamps the gate of the power FET. Pin 8 will be clamped to approximately -0.7 V by an internal diode when turning off inductive loads. |
| 9, 10, 11 | C2, Com, C1 | Optional 1 nF capacitors reduce gate turn-on time; C 2 has dominant effect. |
| 13 | V+ | Supply pin; must be decoupled to isolate from large transients caused by the power FET drain. $10 \mu \mathrm{~F}$ is recommended close to pins 13 and 7 . |
| 14 | Fault | Outputs status of protection circuit when pin 3 is high. Fault low indicates normal operation; fault high indicates current sense tripped. |

## Applications Information (Continued)

Residual Resistances: Resistances in circuit connections may also cause confusing results. For example, a circuit may employ a $50 \mathrm{~m} \Omega$ power MOSFET for low drop, but careless construction techniques could easily add 50 to $100 \mathrm{~m} \Omega$ resistance. Do not use a socket for the MOSFET. If the MOSFET is a TO-220 type package, make highcurrent drain connections to the tab. Wiring losses have a profound effect on high-current circuits. A floating millivoltmeter can identify connections that are contributing excess drop under load.

## Circuit Topologies

The MIC5010 is suited for use in high- or low-side driver applications with over-current protection for both currentsensing and standard MOSFETs. In addition, the MIC5010 works well in applications where, for faster switching times, the supply is bootstrapped from the MOSFET source output. Low voltage, high-side drivers (such as shown in the Test Circuit) are the slowest; their speed is reflected in the gate turn-on time specifications. The fastest drivers are the low-side and bootstrapped high-side types. Load current switching times are often much faster than the time to full gate enhancement, depending on the circuit type, the MOSFET, and the load. Turn-off times are essentially the same for all circuits (less than $10 \mu \mathrm{~S}$ to $\mathrm{V}_{\mathrm{GS}}=1 \mathrm{~V}$ ). The choice of one topology over another is based on a combination of considerations including speed, voltage, and desired system characteristics. Each topology is described in this section. Note that $I_{L}$, as used in the design equations, is the load current that just trips the over-current comparator.

Low-Side Driver with Current Shunt (Figure 2). The over-current comparator monitors $R_{S}$ and trips if $I_{L} \times R_{S}$ exceeds $\mathrm{V}_{\text {TRIP. }}$. $\mathrm{R}_{\text {TH }}$ is selected to produce the desired trip voltage.

As a guideline, keep $V_{\text {TRIP }}$ within the limits of 100 mV and $500 \mathrm{mV}\left(\mathrm{R}_{\mathrm{TH}}=3.3 \mathrm{k} \Omega\right.$ to $\left.21 \mathrm{k} \Omega\right)$. Thresholds at the high end offer the best noise immunity, but also compromise switch drop (especially in low voltage applications) and power dissipation.
The trip current is set higher than the maximum expected load current-typically twice that value. Trip point accuracy is a function of resistor tolerances, comparator offset (only a few millivolts), and threshold bias voltage (V4). The values shown in Figure 2 are designed for a trip current of 20 amperes. It is important to ground pin 6 at the current shunt $R_{S}$, to eliminate the effects of ground resistance.

A key advantage of the low-side topology is that the load supply is limited only by the MOSFET BV DSS rating. Clamping may be required to protect the MOSFET drain terminal from inductive switching transients. The MIC5010 supply should be limited to 15 V in low-side topologies; otherwise, a large current will be forced through the gate clamp zener.

Low-side drivers constructed with the MIC501X family are also fast; the MOSFET gate is driven to near supply immediately when commanded ON. Typical circuits achieve 10 V enhancement in $10 \mu \mathrm{~S}$ or less on a 12 to 15 V supply.
High-Side Driver with Current Shunt (Figure 3). The comparator input pins (source and sense) float with the current sensing resistor ( $\mathrm{R}_{\mathrm{S}}$ ) on top of the load. R1 and R2 add a small, additional potential to $\mathrm{V}_{\text {TRIP }}$ to prevent false-triggering of the over-current shutdown circuit with open or inductive loads. R1 is sized for a current flow of 1 mA , while R2 contributes a drop of 100 mV . The shunt voltage should be 200 to 500 mV at the trip point. The example of Figure 3 gives a 10A trip current when the output is near supply. The trip point is somewhat reduced when the output is at ground as the voltage drop across R1 (and therefore R2) is zero.


Figure 2. Low-Side Driver with Current Shunt

## Applications Information (Continued)



Figure 3. High-Side Driver with Current Shunt

High-side drivers implemented with MIC501X predrivers are self-protected against inductive switching transients. During turn-off an inductive load will force the MOSFET source 5 V or more below ground, while the predriver holds the gate at ground potential. The MOSFET is forced into conduction, and it dissipates the energy stored in the load inductance. The MIC5010 source and sense pins ( 5 and 6 ) are designed to withstand this negative excursion without damage. External clamp diodes are unnecessary, but may be added to reduce power dissipation in the MOSFET.
Current Shunts (RS). Low-valued resistors are necessary for use at $\mathrm{R}_{\mathrm{S}}$. Values for $\mathrm{R}_{\mathrm{S}}$ range from 5 to $50 \mathrm{~m} \Omega$, at 2 to 10W. Worthy of special mention are Kelvin-sensed, "fourterminal" units supplied by a number of manufacturers $\dagger$. Kelvin-sensed resistors eliminate errors that are caused by lead and terminal resistances, and simplify product assembly. $10 \%$ tolerance is normally adequate, and with shunt potentials of 200 mV thermocouple effects are insignificant. Temperature coefficient is important; a linear, 500 $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ change will contribute as much as $10 \%$ shift in the over-current trip point. Most power resistors designed for current shunt service drift less than $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
Low-Side Driver with Current Sensing MOSFET (Figure 4). Several manufacturers now supply power MOSFETs in which a small sampling of the total load current is diverted to a "sense" pin. One additional pin, called "Kelvin source," is included to eliminate the effects of resistance in the source bond wires. Current-sensing MOSFETs are specified with a sensing ratio " S " which describes the relation-
ship between the on-resistance of the sense connection and the body resistance "R" of the main source pin. Current sensing MOSFETs eliminate the current shunt required by standard MOSFETs.
The design equations for a low-side driver using a current sensing MOSFET are shown in Figure 4. " S " is specified on the MOSFET's datasheet, and "R" must be measured or estimated. $\mathrm{V}_{\text {TRIP }}$ must be less than $R X_{L_{L}}$, or else $\mathrm{R}_{\mathrm{S}}$ will become negative. Substituting a MOSFET with higher on-resistance, or reducing $V_{\text {TRIP }}$ fixes this problem. $\mathrm{V}_{\text {TRIP }}=100$ to 200 mV is suggested. Although the load supply is limited only by MOSFET ratings, the MIC5010 supply should be limited to 15 V to prevent damage to the gate clamp zener. Output clamping is necessary for inductive loads.
"R" is the body resistance of the MOSFET, excluding bond resistances. R RS(ON) as specified on MOSFET data sheets includes bond resistances. A Kelvin-connected ohmmeter (using TAB and SOURCE for forcing, and SENSE and KELVIN for sensing) is the best method of evaluating "R." Alternatively, "R" can be estimated for large MOSFETs ( $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \leq 100 \mathrm{~m} \Omega$ ) by simply halving the stated $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$, or by subtracting 20 to $50 \mathrm{~m} \Omega$ from the stated $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ for smaller MOSFETs.
High-Side Driver with Current Sensing MOSFET (Figure 1). The design starts by determining the value of " $S$ " and " R " for the MOSFET (use the guidelines described for the low-side version). Let $\mathrm{V}_{\text {TRIP }}=100 \mathrm{mV}$, and calculate $\mathrm{R}_{\mathrm{S}}$ for

[^2]Dale Electronics, Inc., 2064 12th Ave., Columbus, NE 68601. Tel: (402) 564-3131
International Resistive Co., P.O. Box 1860, Boone, NC 28607-1860. Tel: (704) 264-8861
Kelvin, 14724 Ventura Blvd., Ste. 1003, Sherman Oaks, CA 91403-3501. Tel: (818) 990-1192
RCD Components, Inc., 520 E. Industrial Pk. Dr., Manchester, NH 03103. Tel: (603) 669-0054
Ultronix, Inc., P.O. Box 1090, Grand Junction, CO 81502. Tel: (303) 242-0810

Applications Information (Continued)


Figure 4. Low-Side Driver with Current-Sensing MOSFET
a desired trip current. Next calculate $\mathrm{R}_{\mathrm{TH}}$ and R1. The trip point is somewhat reduced when the output is at ground as the voltage drop across R1 is zero. No clamping is required for inductive loads.

## Typical Applications

Start-up into a Dead Short. If the MIC5010 attempts to turn on a MOSFET when the load is shorted, a very high current flows. The over-current shutdown will protect the MOSFET, but only after a time delay of 5 to $10 \mu \mathrm{~S}$. The MOSFET must be capable of handling the overload; consult the device's SOA curve. If a short circuit causes the MOSFET to exceed its $10 \mu \mathrm{~S}$ SOA, a small inductance in series with the source can help limit di/dt to control the peak current during the 5 to $10 \mu \mathrm{~S}$ delay.

When testing short-circuit behavior, use a current probe rated for both the peak current and the high di/dt.

The over-current shutdown delay varies with comparator overdrive, owing to noise filtering in the comparator. A delay of up to $100 \mu \mathrm{~S}$ can be observed at the threshold of shutdown. A $20 \%$ overdrive reduces the delay to near minimum.

Incandescent Lamps. The cold filament of an incandescent lamp exhibits less than one-tenth as much resistance as when the filament is hot. The initial turn-on current of a \#6014 lamp is about 70A, tapering to 4.4A after a few hundred milliseconds. It is unwise to set the over-current trip point to 70A to accommodate such a load. A "resistive" short that draws less than 70A could destroy the MOSFET by allowing sustained, excessive dissipation. If the overcurrent trip point is set to less than 70A, the MIC5010 will not start a cold filament. The solution is to start the lamp with a high trip point, but reduce this to a reasonable value after the lamp is hot.

The MIC5010 over-current shutdown circuit is designed to handle this situation by varying the trip point with time (see Figure 5). $\mathrm{R}_{\mathrm{TH} 1}$ functions in the conventional manner, providing a current limit of approximately twice that required by the lamp. $R_{\text {TH2 }}$ acts to increase the current limit at turn-on to approximately 10 times the steady-state lamp current. The high initial trip point decays away according to a 20 mS time constant contributed by $\mathrm{C}_{\mathrm{TH}}$. $\mathrm{R}_{\mathrm{TH} 2}$ could be eliminated with $\mathrm{C}_{\mathrm{TH}}$ working against the internal $1 \mathrm{k} \Omega$ resistor, but this results in a very high over-current threshold. As a rule of thumb design the over-current circuitry in the conventional manner, then add the $\mathrm{R}_{\mathrm{TH} 2} / \mathrm{C}_{\mathrm{TH}}$ network to allow for lamp start-up. Let $R_{T H 2}=\left(R_{T H 1} \div 10\right)-1 \mathrm{k} \Omega$, and choose a capacitor that provides the desired time constant working against $R_{\mathrm{TH} 2}$ and the internal $1 \mathrm{k} \Omega$ resistor.
When the MIC5010 is turned off, the threshold pin (4) ap-
 Trip Threshold

## Applications Information (Continued)

pears as an open circuit, and $\mathrm{C}_{\mathrm{TH}}$ is discharged through $\mathrm{R}_{\mathrm{TH} 1}$ and $\mathrm{R}_{\mathrm{TH} 2}$. This is much slower than the turn-on time constant, and it simulates the thermal response of the filament. If the lamp is pulse-width modulated, the current limit will be reduced by the residual charge left in $\mathrm{C}_{\mathrm{TH}}$.
Modifying Switching Times. Do not add external capacitors to the gate to slow down the switching time. Add a resistor ( $1 \mathrm{k} \Omega$ to $51 \mathrm{k} \Omega$ ) in series with the gate of the MOSFET to achieve this result.

External capacitors can be added at C 1 and C 2 for faster switching times (see Block Diagram). Values of 100 pF to 1 nF produce useful speed increases. If component count is critical, C2 (pins 9 to 10) can be used alone with only a small loss of speed compared to using both capacitors.
Bootstrapped High-Side Driver (Figure 6). The speed of a high-side driver can be increased to better than $10 \mu \mathrm{~S}$ by bootstrapping the supply off of the MOSFET source. This topology can be used where the load is pulse-width modulated ( 100 Hz to 20 kHz ), or where it is energized for only a short period of time ( $\leq 25 \mathrm{mS}$ ). If the load is left energized for a long period of time ( $\mathbf{2 5} \mathrm{mS}$ ), the bootstrap capacitor will discharge and the MIC5010 supply pin will fall to $\mathrm{V}^{+}=\mathrm{V}_{\mathrm{DD}}-1.4$. Under this condition pins 5 and 6 will be held above $\mathrm{V}^{+}$and may false trigger the over-current circuit. A larger capacitor will lengthen the maximum "on" time; 1000 $\mu \mathrm{F}$ will hold the circuit up for 2.5 seconds, but requires more charge time when the circuit is turned off. The optional Schottky barrier diode improves turn-on time on supplies of less than 10 V .

Since the supply current in the "off" state is only a small leakage, the 100 nF bypass capacitor tends to remain charged for several seconds after the MIC5010 is turned off. In a PWM application the chip supply is actually much higher than the system supply, which improves switching time.


Figure 6. Bootstrapped High-Side Driver

Electronic Circuit Breaker (Figure 7). The MIC5010 forms the basis of a high-performance, fast-acting circuit breaker. By adding feedback from FAULT to INPUT the breaker can be made to automatically reset. If an over-


Figure 7. 10-Ampere Electronic Circuit Breaker

Applications Information (Continued)


Figure 8. Improved Opto-Isolator Performance
current condition occurs, the circuit breaker shuts off. The breaker tests the load every 18 mS until the short is removed, at which time the circuit latches ON. No reset button is necessary.

Opto-Isolated Interface (Figure 8). Although the MIC5010 has no special input slew rate requirement, the lethargic transitions provided by an opto-isolator may cause oscillations on the rise and fall of the output. The circuit shown accelerates the input transitions from a 4 N35 opto-isolator by adding hysteresis. Opto-isolators are used where the control circuitry cannot share a common ground with the MIC5010 and high-current power supply, or where the control circuitry is located remotely. This implementation is intrinsically safe; if the control line is severed the MIC5010 will turn OFF.

Fault-Protected Industrial Switch (Figure 9). The most common manual control for industrial loads is a push button on/off switch. The "on" button is physically arranged in a recess so that in a panic situation the "off" button, which extends out from the control box, is more easily pressed. This circuit is compatible with control boxes such as the CR2943 series (GE). The circuit is configured so that if both switches close simultaneously, the "off" button has precedence. If there is a fault condition the circuit will latch off, and it can be reset by pushing the "on" button.

This application also illustrates how two (or more) MOSFETs can be paralleled. This reduces the switch drop, and distributes the switch dissipation into multiple packages.
High-Voltage Bootstrap (Figure 10). Although the MIC5010 is limited to operation on 7-32V supplies, a floating bootstrap arrangement can be used to build a highside switch that operates on much higher voltages. The MIC5010 and MOSFET are configured as a low-side driver, but the load is connected in series with ground. The high speed normally associated with low-side drivers is retained in this circuit.
Power for the MIC5010 is supplied by a charge pump. A 20 kHz square wave ( $15 \mathrm{Vp}-\mathrm{p}$ ) drives the pump capacitor and delivers current to a $100 \mu \mathrm{~F}$ storage capacitor. A zener diode limits the supply to 18 V . When the MIC5010 is off, power is supplied by a diode connected to a 15 V supply. The circuit of Figure 8 is put to good use as a barrier between low voltage control circuitry and the 90 V motor supply.
Half-Bridge Motor Driver (Figure 11). Closed loop control of motor speed requires a half-bridge driver. This topology presents an extra challenge since the two output devices should not cross conduct (shoot-through) when switching. Cross conduction increases output device power dissipa-


## Applications Information (Continued)


tion and, in the case of the MIC5010, could trip the overcurrent comparator. Speed is also important, since PWM control requires the outputs to switch in the 2 to 20 kHz range.
The circuit of Figure 11 utilizes fast configurations for both the top- and bottom-side drivers. Delay networks at each input provide a $2-3 \mu \mathrm{~S}$ dead time effectively eliminating cross conduction. Both the top- and bottom-side drivers are protected, so the output can be shorted to either rail without damage.
The top-side driver is based on the bootstrapped circuit of Figure 6, and cannot be switched on indefinitely. The bootstrap capacitor ( $1 \mu \mathrm{~F}$ ) relies on being pulled to ground by the bottom-side output to recharge. This limits the maximum duty cycle to slightly less than $100 \%$.

Two of these circuits can be connected together to form an H -bridge. If the H -bridge is used for locked antiphase control, no special considerations are necessary. In the case of sign/magnitude control, the "sign" leg of the H -bridge should be held low (PWM input held low) while the other leg is driven by the magnitude signal.

If current feedback is required for torque control, it is available in chopped form at the bottom-side driver's $22 \mathrm{~m} \Omega$ current-sensing resistor.

Time-Delay Relay (Figure 12). The MIC5010 forms the basis of a simple time-delay relay. As shown, the delay commences when power is applied, but the $100 \mathrm{k} \Omega /$ 1N4148 could be independently driven from an external source such as a switch or another high-side driver to give a delay relative to some other event in the system.
Hysteresis has been added to guarantee clean switching at turn-on. Note that an over-current condition latches the relay in a safe, OFF condition. Operation is restored by either cycling power or by momentarily shorting pin 3 to ground.
Motor Driver with Stall Shutdown (Figure 13). Tachometer feedback can be used to shut down a motor driver circuit when a stall condition occurs. The control switch is a 3 -way type; the "START" position is momentary and forces the driver ON. When released, the switch returns to the "RUN" position, and the tachometer's output is used to hold the MIC5010 input ON. If the motor slows down, the tach output is reduced, and the MIC5010 switches OFF. Resistor "R" sets the shutdown threshold. If the output current exceeds 30A, the MIC5010 shuts down and remains in that condition until the momentary "RESET" button is pushed. Control is then returned to the START/RUN/STOP switch.

## Applications Information (Continued)



Figure 11. Half-Bridge Motor Driver

Applications Information (Continued)


Figure 12. Time-Delay Relay with 30A Over-Current Protection


Figure 13. Motor Stall Shutdown

## Applications Information (Continued)

 Gate Control CircuitWhen applying the MIC5010, it is helpful to understand the operation of the gate control circuitry (see Figure 14). The gate circuitry can be divided into two sections: 1) charge pump (oscillator, Q1-Q5, and the capacitors) and 2) gate turn-off switch (Q6).

When the MIC5010 is in the OFF state, the oscillator is turned off, thereby disabling the charge pump. Q5 is also turned off, and Q6 is turned on. Q6 holds the gate pin (G) at ground potential which effectively turns the external MOSFET off.

Q6 is turned off when the MIC5010 is commanded on. Q5 pulls the gate up to supply (through 2 diodes). Next, the charge pump begins supplying current to the gate. The gate accepts charge until the gate-source voltage reaches 12.5 V and is clamped by the zener diode.

A 2-output, three-phase clock switches Q1-Q4, providing a quasi-tripling action. During the initial phase Q4 and Q2 are ON. C1 is discharged, and C2 is charged to supply through Q5. For the second phase Q4 turns off and Q3 turns on, pushing pin C2 above supply (charge is dumped
into the gate). Q3 also charges C1. On the third phase Q2 turns off and Q1 turns on, pushing the common point of the two capacitors above supply. Some of the charge in C1 makes its way to the gate. The sequence is repeated by turning Q2 and Q4 back on, and Q1 and Q3 off.
In a low-side application operating on a 12 to 15 V supply, the MOSFET is fully enhanced by the action of Q5 alone. On supplies of more than approximately 14V, current flows directly from Q5 through the zener diode to ground. To prevent excessive current flow, the MIC5010 supply should be limited to 15 V in low-side applications.
The action of Q5 makes the MIC5010 operate quickly in low-side applications. In high-side applications Q5 precharges the MOSFET gate to supply, leaving the charge pump to carry the gate up to full enhancement 10 V above supply. Bootstrapped high-side drivers are as fast as lowside drivers since the chip supply is boosted well above the drain at turn-on.


Figure 14. Gate Control Circuit Detail

## Minimum Parts Count MOSFET Predriver

## General Description

The MIC5011 is the "minimum parts count" member of the Micrel MIC501X predriver family. These ICs are designed to drive the gate of an N-channel power MOSFET above the supply rail in high-side power switch applications. The 8 - pin MIC5011 is extremely easy to use, requiring only a power FET and nominal supply decoupling to implement either a high- or low- side switch.

The MIC5011 charges a 1 nF load in $60 \mu$ S typical with no external components. Faster switching is achieved by adding two 1 nF charge pump capacitors. Operation down to 4.75V allows the MIC5011 to drive standard MOSFETs in 5 V low-side applications by boosting the gate voltage above the logic supply. In addition, multiple, paralleled MOSFETs can be driven by a single MIC5011 for ultrahigh current applications.

Other members of the Micrel predriver family include the MIC5010 full-featured predriver, MIC5012 dual predriver, and MIC5013 protected 8 pin predriver.

## Features

- 4.75V-32V operation
- Less than $1 \mu \mathrm{~A}$ standby current in the 'off' state
- Internal charge pump to drive the gate of an N -channel power FET above supply
- MIL-STD-883 Method 5004/5005 version available
- Available in small outline SOIC packages
- Internal zener clamp for gate protection
- Minimum external parts count
- Can be used to boost drive to low-side power FETs operating on logic supplies
- $25 \mu$ S typical turn-on time with optional external capacitors
- Implements high- or low-side drivers


## Applications

- Lamp drivers
- Relay and solenoid drivers
- Heater switching


## Typical Applications



Figure 1. High Side Driver
Ordering Information

| PART <br> NUMBER | TEMPERATURE <br> RANGE | PACKAGE |
| :---: | :---: | :--- |
| MIC5011BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| MIC5011BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Ceramic DIP |
| MIC5011BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin SOIC |
| MIC5011AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin Ceramic DIP |
| MIC5011AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin Ceramic DIP |



Figure 2. Low Side Driver

[^3]Note: The MIC5011 is ESD sensitive.

Absolute Maximum Ratings (Note 1, 2)
Supply Voltage ( $\mathrm{V}^{+}$), Pin 1
Input Voltage, Pin 2
Source Voltage, Pin 3
Current into Pin 3
Gate Voltage, Pin 5
Junction Temperature
-0.5 V to 36 V
-10 V to $\mathrm{V}^{+}$
-10 V to $\mathrm{V}^{+}$
50 mA
-1 V to 50 V
$150^{\circ} \mathrm{C}$
-0.5 V to 36 V
-10 V to $\mathrm{V}^{+}$ 50 mA
$150^{\circ} \mathrm{C}$

Operating Ratings (Notes 1, 2)
Power Dissipation
1.25 W
$\theta_{J A}$ (Plastic DIP)
$\theta_{\text {JA }}$ (Ceramic DIP)
$\theta_{\mathrm{JA}}$ (SOIC)
Ambient Temperature: B version
Ambient Temperature: A version
Storage Temperature Lead Temperature (Soldering, 10 seconds) Supply Voltage (V+), Pin 1

7 V to 32 V high side 4.75 V to 15 V low side

Electrical Characteristics (Note 3) Test circuit, $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}^{+}=15 \mathrm{~V}$, all switches open, unless otherwise specified.

| Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current, It | $\mathrm{V}^{+}=32 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{VS}=0 \mathrm{~V}, \mathrm{~S} 2$ closed |  | 0.1 | 10 | $\mu \mathrm{A}$ <br> mA |
|  |  | $\mathrm{V}_{1 \mathrm{~N}}=\mathrm{VS}=32 \mathrm{~V}$ |  | 8 | 20 |  |
| Logic Input Voltage Threshold, $V_{\text {IN }}$ | $\mathrm{V}^{+}=4.75 \mathrm{~V}$ | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ low |  |  | 2 | V |
|  |  | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GAIE }}$ high | 4.5 |  |  |  |
|  | $\mathrm{V}^{+}=15 \mathrm{~V}$ | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GAIE }}$ high |  |  | 5 |  |
| Logic Input Current, I2 (Note 5) | $\mathrm{V}^{+}=32 \mathrm{~V}$ | $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ | -1 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=32 \mathrm{~V}$ |  |  | 1 |  |
| Input Capacitance | Pin 2 |  |  | 5 |  | pF |
| Gate Drive, $\mathrm{V}_{\text {GATE }}$ | $\begin{aligned} & \text { S1, S2 closed, } \\ & \text { VS= }=\mathrm{V}^{+} \end{aligned}$ | $\mathrm{V}^{+}=4.75 \mathrm{~V}, 15=0, \mathrm{~V}_{1 \mathrm{~N}}=4.5 \mathrm{~V}$ | 7 | 10 |  | V |
|  |  | $\mathrm{V}^{+}=15 \mathrm{~V}, 15=100 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{~N}}=5 \mathrm{~V}$ | 24 | 27 |  |  |
| Zener Clamp <br> $\mathrm{V}_{\text {GATE }}-\mathrm{V}_{\text {SOURCE }}$ <br> Gate Turn-on Time, ton <br> (Note 4) | S2 closed, $\mathrm{V}_{\mathrm{IN}^{\prime}=5 \mathrm{~V}}$ | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{VS}=15 \mathrm{~V}$ | 11 | 12.5 | 15 | V |
|  |  | $\mathrm{V}^{+}=32 \mathrm{~V}, \mathrm{VS}=32 \mathrm{~V}$ | 11 | 13 | 16 |  |
|  | $\mathrm{V}_{\text {IN }}$ switched from 0 to 5 V ; measure time for $V_{\text {GATE }}$ to reach 20 V |  |  | 25 | 50 | $\mu \mathrm{S}$ |
|  | As above, with C1 and C 2 removed (Pins 6, 7, and 8 open) |  |  | 60 | 200 |  |
| Gate Turn-off Time, ${ }_{\text {OFF }}$ | $\mathrm{V}_{\mathrm{IN}}$ switched from 5 to 0 V ; measure time for $\mathrm{V}_{\text {GATE }}$ to reach 1 V |  |  | 4 | 10 | $\mu \mathrm{S}$ |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2: The MIC5011 is ESD sensitive.
Note 3: Minimum and maximum Electrical Characteristics are $100 \%$ tested at $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$, and $100 \%$ guaranteed over the entire operating temperature range. Typicals are characterized at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.
Note 4: Test conditions reflect worst case high-side driver performance. Low-side and bootstrapped topologies are significantly faster--see Applications Information. Maximum value of switching speed seen at $125^{\circ} \mathrm{C}$, units operated at room temperature will reflect the typical value shown.
Note 5: Specially sorted units with VIN max ( for a gate low output) of 3.5 V are available. Contact factory for more details.

Test Circuit


## Typical Characteristics






* Time for gate voltage to reach $\mathrm{V}^{+}+5 \mathrm{~V}$ in test circuit with $\mathrm{VS}=\mathrm{V}+-5 \mathrm{~V}$

Typical Characteristics (Continued)



Turn-off Time


Low-side Turn-on Time for Gate $=5 \mathrm{~V}$


SUPPLY VOLTAGE (V)


Turn-on Time


## Typical Characteristics (Continued)



Pin Description (Refer to Typical Applications)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | V+ | Supply pin; must be decoupled to isolate from large transients caused by the power <br> FET drain. $10 \mu \mathrm{~F}$ is recommended close to pins 1 and 4. |
| 2 | Input | Turns on power MOSFET when taken above threshold (3.5V typical). Pin 2 re- <br> quires $<1 \mu \mathrm{~A}$ to switch. |
| 3 | Source | Connects to source lead of power FET and is the return for the gate clamp zener. <br> Pin 3 can safely swing to -10V when turning off inductive loads. |
| 4 | Ground |  |
| 5 | Gate | Drives and clamps the gate of the power FET. Pin 5 will be clamped to approxi- <br> mately -0.7V by an internal diode when turning off inductive loads. |
| $6,7,8$ | C2, Com, C1 | Optional 1 nF capacitors reduce gate turn-on time; C2 has dominant effect. |

## Block Diagram



## Applications Information

 Functional Description (Refer to Block Diagram)The MIC5011 functions are controlled via a logic block connected to the input pin 2 . When the input is low, all functions are turned off for low standby current and the gate of the power MOSFET is also held low through $500 \Omega$ to an N -channel switch. When the input is taken above the turn-on threshold ( 3.5 V typical), the N -channel switch turns off and the charge pump is turned on to charge the gate of the power FET.
The charge pump incorporates a 100 kHz oscillator and on-chip pump capacitors capable of charging 1 nF to 5 V above supply in $60 \mu \mathrm{~S}$ typical. With the addition of 1 nF capacitors at $\mathrm{C}_{1}$ and C 2 , the turn-on time is reduced to 25 $\mu s$ typical (see Figure 3). The charge pump is capable of pumping the gate up to over twice the supply voltage. For this reason, a zener clamp ( 12.5 V typical) is provided between the gate pin 5 and source pin 3 to prevent exceeding the $\mathrm{V}_{\mathrm{GS}}$ rating of the MOSFET at high supplies

Applications Information (Continued)

## Construction Hints

High current pulse circuits demand equipment and assembly techniques that are more stringent than normal, low current lab practices. The following are the sources of pitfalls most often encountered during prototyping: Supplies: many bench power supplies have poor transient response. Circuits that are being pulse tested, or those that operate by pulse-width modulation will produce strange results when used with a supply that has poor ripple rejection, or a peaked transient response. Always monitor the power supply voltage that appears at the drain of a highside driver (or the supply side of the load in a low-side driver) with an oscilloscope. It is not uncommon to find bench power supplies in the 1 kW class that overshoot or undershoot by as much as $50 \%$ when pulse loaded. Not only will the load current and voltage measurements be affected, but it is possible to over-stress various components-especially electrolytic capacitors--with possibly catastrophic results. A $10 \mu \mathrm{~F}$ supply bypass capacitor at the chip is recommended.

Residual Resistances: Resistances in circuit connections may also cause confusing results. For example, a circuit may employ a $50 \mathrm{~m} \Omega$ power MOSFET for low drop, but careless construction techniques could easily add 50 to $100 \mathrm{~m} \Omega$ resistance. Do not use a socket for the MOSFET. If the MOSFET is a TO-220 type package, make highcurrent drain connections to the tab. Wiring losses have a profound effect on high-current circuits. A floating millivoltmeter can identify connections that are contributing excess drop under load.

## Circuit Topologies

The MIC5011 is suited for use with standard MOSFETs in high- or low-side driver applications. In addition, the MIC5011 works well in applications where, for faster switching times, the supply is bootstrapped from the MOSFET source output. Low voltage, high-side drivers (such as shown in Figure 1) are the slowest; their speed is reflected in the gate turn-on time specifications. The fastest drivers are the low-side and bootstrapped high-side types (Figures 2 and 4). Load current switching times are often much faster than the time to full gate enhancement, depending on the circuit type, the MOSFET, and the load. Turn-off times are essentially the same for all circuits (less than 10 $\mu \mathrm{S}$ to $\mathrm{V}_{\mathrm{GS}}=1 \mathrm{~V}$ ). The choice of one topology over another is based on a combination of considerations including speed, voltage, and desired system characteristics.
High-Side Driver (Figure 1). The high-side topology works well down to $\mathrm{V}^{+}=7 \mathrm{~V}$ with standard MOSFETs. From 4.75 to 7 V supply, a logic-level MOSFET can be substituted since the MIC5011 will not reach 10 V gate enhancement (10V is the maximum rating for logic-compatible MOSFETs).
High-side drivers implemented with MIC501X predrivers are self-protected against inductive switching transients. During turn-off an inductive load will force the MOSFET
source 5V or more below ground, while the MIC5011 holds the gate at ground potential. The MOSFET is forced into conduction, and it dissipates the energy stored in the load inductance. The MIC5011 source pin (3) is designed to withstand this negative excursion without damage. External clamp diodes are unnecessary.

Low-Side Driver (Figure 2). A key advantage of the lowside topology is that the load supply is limited only by the MOSFET $\mathrm{BV}_{\text {DSS }}$ rating. Clamping may be required to protect the MOSFET drain terminal from inductive switching transients. The MIC5011 supply should be limited to 15 V in low-side topologies; otherwise, a large current will be forced through the gate clamp zener. If the external capacitors are added, the output will reach 9 V in approximately $250 \mu \mathrm{~S}$ and limit at 11 V , on a 5 V supply. Without capacitors, the switching speed is $500 \mu \mathrm{~S}$ on a 5 V supply.

Low-side drivers constructed with the MIC501X family are also fast; the MOSFET gate is driven to near supply immediately when commanded ON. Typical circuits achieve 10 V enhancement in $10 \mu \mathrm{~S}$ or less on a 12 to 15 V supply.
Modifying Switching Times (Figure 3). High-side switching times can be improved by a factor of 2 or more by adding external charge pump capacitors of 1 nF each. In costsensitive applications, omit C1 (C2 has a dominant effect on speed).
Do not add external capacitors to the MOSFET gate. Add a resistor ( $1 \mathrm{k} \Omega$ to $51 \mathrm{k} \Omega$ ) in series with the gate to slow


Figure 3. High Side Driver with External Charge Pump Capacitors
down the switching time.

Bootstrapped High-Side Driver (Figure 4). The speed of a high-side driver can be increased to better than $10 \mu \mathrm{~S}$ by bootstrapping the supply off of the MOSFET source. This topology can be used where the load is pulse-width modulated ( 100 Hz to 20 kHz ), or where it is energized continuously. The Schottky barrier diode prevents the MIC5011 supply pin from dropping more than 200 mV below the drain supply, and it also improves turn-on time on supplies of less than 10V. Since the supply current in the "off" state is only a small leakage, the 100 nF bypass capacitor tends to remain charged for several seconds after the MIC5011

Applications Information (Continued)

is turned off. In a PWM application the chip supply is sustained at a higher potential than the system supply, which improves switching time.

Opto-Isolated Interface (Figure 5). Although the MIC5011 has no special input slew rate requirement, the lethargic transitions provided by an opto-isolator may cause oscillations on the rise and fall of the output. The circuit shown accelerates the input transitions from a 4 N35 opto-isolator by adding hysteresis. Opto-isolators are used where the control circuitry cannot share a common ground with the MIC5011 and high-current power supply, or where the control circuitry is located remotely. This implementation is intrinsically safe; if the control line is severed the MIC5011 will turn OFF.

Industrial Switch (Figure 6). The most common manual control for industrial loads is a push button on/off switch. The "on" button is physically arranged in a recess so that in a panic situation the "off" button, which extends out from


Figure 5. Improved Opto-Isolator Performance
the control box, is more easily pressed. This circuit is compatible with control boxes such as the CR2943 series (GE). The circuit is configured so that if both switches close simultaneously, the "off" button has precedence.
This application also illustrates how two (or more) MOSFETs can be paralleled. This reduces the switch drop, and distributes the switch dissipation into multiple packages.

High-Voltage Bootstrap (Figure 7). Although the MIC5011 is limited to operation on $4.75-32 \mathrm{~V}$ supplies, a floating bootstrap arrangement can be used to build a high-side switch that operates on much higher voltages. The MIC5011 and MOSFET are configured as a low-side driver, but the load is connected in series with ground.

Power for the MIC5011 is supplied by a charge pump. A 20 kHz square wave ( $15 \mathrm{Vp}-\mathrm{p}$ ) drives the pump capacitor and delivers current to a $100 \mu \mathrm{~F}$ storage capacitor. A zener diode limits the supply to 18 V . When the MIC5011 is off, power is supplied by a diode connected to a 15 V supply. The circuit of Figure 5 is put to good use as a barrier between low voltage control circuitry and the 90 V motor supply.

CR2943-NA102A
(GE)


Figure 6. 50-Ampere Industrial Switch

## Applications Information (Continued)



Half-Bridge Motor Driver (Figure 8). Closed loop control of motor speed requires a half-bridge driver. This topology presents an extra challenge since the two output devices should not cross conduct (shoot-through) when switching. Cross conduction increases output device power dissipation. Speed is also important, since PWM control requires the outputs to switch in the 2 to 20 kHz range.

The circuit of Figure 8 utilizes fast configurations for both the top- and bottom-side drivers. Delay networks at each input provide a $2-3 \mu \mathrm{~S}$ dead time effectively eliminating cross conduction. Two of these circuits can be connected together to form an H -bridge for locked antiphase or sign/ magnitude control.


Figure 8. Half-Bridge Motor Driver


Figure 9. 30 Ampere Time-Delay Relay

Time-Delay Relay (Figure 9). The MIC5011 forms the basis of a simple time-delay relay. As shown, the delay commences when power is applied, but the $100 \mathrm{k} \Omega / 1 \mathrm{~N} 4148$ could be independently driven from an external source such as a switch or another high-side driver to give a delay relative to some other event in the system. Hysteresis has been added to guarantee clean switching at turn-on.

Motor Driver with Stall Shutdown (Figure 10). Tachometer feedback can be used to shut down a motor driver circuit when a stall condition occurs. The control switch is a 3 -way type; the "START" position is momentary and forces the driver ON. When released, the switch returns to the "RUN" position, and the tachometer's output is used to hold the MIC5011 input ON. If the motor slows down, the tach output is reduced, and the MIC5011 switches OFF. Resistor "R" sets the shutdown threshold.

Electronic Governor (Figure 11). The output of an ac tachometer can be used to form a PWM loop to maintain the speed of a motor. The tachometer output is rectified, partially filtered, and fed back to the input of the MIC5011. When the motor is stalled there is no tachometer output, and MIC5011 input is pulled high delivering full power to the motor. If the motor spins fast enough, the tachometer output is sufficient to pull the MIC5011 input low, shutting the output off. Since the rectified waveform is only partially filtered, the input oscillates around its threshold causing the MIC5011 to switch on and off at the frequency of the tachometer signal. A PWM action results since the average dc voltage at the input decreases as the motor spins faster. The $1 \mathrm{k} \Omega$ potentiometer is used to set the running speed of the motor. Loop gain (and speed regulation) is increased by increasing the value of the 100 nF filter capacitor.
The performance of such a loop is imprecise, but stable and inexpensive. A more elaborate loop would consist of a PWM controller and a half-bridge.


Figure 10. Motor Stall Shutdown


Figure 11. Electronic Governor

## Applications Information (Continued)

## Gate Control Circuit

When applying the MIC5011, it is helpful to understand the operation of the gate control circuitry (see Figure 12). The gate circuitry can be divided into two sections: 1) charge pump (oscillator, Q1-Q5, and the capacitors) and 2) gate turn-off switch (Q6).
When the MIC5011 is in the OFF state, the oscillator is turned off, thereby disabling the charge pump. Q5 is also turned off, and Q6 is turned on. Q6 holds the gate pin (G) at ground potential which effectively turns the external MOSFET off.

Q6 is turned off when the MIC5011 is commanded on, and Q5 pulls the gate up to supply (through 2 diodes). Next, the charge pump begins supplying current to the gate. The gate accepts charge until the gate-source voltage reaches 12.5 V and is clamped by the zener diode.

A 2-output, three-phase clock switches Q1-Q4, providing a quasi-tripling action. During the initial phase Q4 and Q2 are $\mathrm{ON} . \mathrm{C}_{1}$ is discharged, and C2 is charged to supply through Q5. For the second phase Q4 turns off and Q3 turns on, pushing pin C2 above supply (charge is dumped
into the gate). Q3 also charges C1. On the third phase Q2 turns off and Q1 turns on, pushing the common point of the two capacitors above supply. Some of the charge in C1 makes its way to the gate. The sequence is repeated by turning Q2 and Q4 back on, and Q1 and Q3 off.

In a low-side application operating on a 12 to 15 V supply, the MOSFET is fully enhanced by the action of Q5 alone. On supplies of more than approximately 14 V , current flows directly from Q5 through the zener diode to ground. To prevent excessive current flow, the MIC5011 supply should be limited to 15 V in low-side applications.

The action of Q5 makes the MIC5011 operate quickly in low-side applications. In high-side applications Q5 precharges the MOSFET gate to supply, leaving the charge pump to carry the gate up to full enhancement 10 V above supply. Bootstrapped high-side drivers are as fast as lowside drivers since the chip supply is boosted well above the drain at turn-on.


Figure 12. Gate Control Circuit Detail

# Application Note 1 



# MIC5011 Design Techniques 

## by Mitchell Lee

## Introduction

Power MOSFETs are often preferred over bipolar transistors as high current switches. In static switching applications the MOSFET takes no drive power, where a bipolar transistor requires a large base current. Bipolar transistors also exhibit inferior SOA when compared to power MOSFETs. In high side switching circuits N channel MOSFETs are preferred over P-channel devices owing to the lower cost of an N -channel device for a given "on" resistance. Unfortunately, N -channel MOSFETs are not well-suited in high-side switch applications because in order to fully enhance the MOSFET, the gate must be driven to a potential higher than the drain supply. While a separate supply could be used for the gate drive circuitry, this is unnecessary if a charge pump is used to drive the MOSFET's gate.

A simple charge pump voltage doubler is shown in Figure 1 . The object is to charge $\mathrm{C}_{1}$ from the supply, and then transfer its charge to $\mathrm{C}_{2}$. Since $\mathrm{C}_{2}$ is referred to $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {OUT }}$ will be greater than $\mathrm{V}_{\mathrm{DD}}$.

The switch is first connected to ground, charging $\mathrm{C}_{1}$ (through D1) to the supply voltage. Next, the switch is toggled to supply. $C_{1}$ dumps its charge through $D_{2}$ into


Figure 1. Charge Pump Voltage Doubler
$C_{2}$. If the process is repeated $\mathrm{C}_{2}$ will eventually charge to a potential equal to $V_{D D}$, lifting $V_{\text {OUT }}$ to $2 \times V_{D D}$ (neglecting switch and diode losses). If VOUT is used to drive the gate of an N -channel MOSFET, the device will be enhanced by an amount equal to $V_{D D}$. A similar technique is employed by the MIC5011 high side MOSFET pre-driver to enhance an N -channel MOSFET without the need for a second supply.

## The MIC5011

A simplified block diagram of the MIC5011 is shown in Figure 2. The charge pump is configured as a tripler, and operates at a 100 kHz rate. The oscillator is enabled by the control logic to turn the MOSFET on. For supplies greater than 13 V the charge pump can develop in excess of 20 V gate drive--more than the average power MOSFET can safely handle. A clamp is included on-chip to limit the gate drive to approximately 12.5 V . Figure 3 shows gate drive as a function of supply voltage.
Turning the MOSFET off involves more than just stopping the charge pump oscillator: charge stored on the gate of the MOSFET must be dumped by an active pulldown. The pull-down is turned off when the MIC5011 is commanded to turn the power MOSFET back on.

Small charge pump capacitors ( $\approx 100 \mathrm{pF}$ ) are included on-chip, and provision is made for adding external pump capacitors (pins 6, 7, and 8) where faster switching is desired. A useful increase in turn-on switching speed will be observed for values of 100 pF to 1 nF . Full enhancement gate rise times range from several hundred microseconds for low supply voltage, a large MOSFET, and no external charge pump capacitors, to less than 50 $\mu \mathrm{S}$ for supplies of 12 to 15 V and 1 nF external charge pump capacitors. The output rise time is very fast when operating on high ( 15 V ) supply voltages, as the charge pump drives the MOSFET gate up to $V_{D D}$ within $2 \mu \mathrm{~S}$ of the input going high.
The control input turns the MOSFET on for any input greater than approximately 3.5 V , so the MIC5011 interfaces directly with CMOS logic, open collector gates, opto-isolators, switches, etc. Interfacing techniques are discussed in greater detail in a later section.


Figure 2. MIC5011 Block Diagram


Figure 3. Gate Drive vs. Supply Voltage

## Inductive Loads

Many loads such as solenoids, motors, and relays, exhibit inductive characteristics. When an inductive load is commutated a negative voltage spike results (see Figure 4). The spike is clamped by the power MOSFET's source as the MIC5011 holds the gate at ground potential. The load inductance drives the source as far negative as necessary to threshold the MOSFET and force it to carry the load current (typically 5 to 8 V below ground). In Figure 4 the spike develops 29 V across the MOSFET while it carries the full load current. No clamp diode is necessary since the MOSFET performs this task, but safe operating area (SOA) and the additional dissipation should not be forgotten. SOA is often not an issue, such as in this example where the IRF530 can handle 25A at $29 \mathrm{~V} \mathrm{~V}_{\mathrm{DS}}$ (the load is only 0.5 A ).

Motors, which are often considered "inductive" loads present a different problem. A spinning motor continues to generates a voltage after the MIC5011 shuts off. In applications where feedback is employed to control the MIC5011, the motor voltage may interfere with the operation of the circuit. The circuits of Figure 5 and "Push Button Control" of Figure 7 will not work with motor loads.


Figure 4. Clamping Inductive Transients

## Noise Immunity

In combination with an appropriate power MOSFET, the MIC5011 can control virtually any load that operates on a 4.75 to 32 V supply. Aside from the negative spike produced by inductive loads, other pitfalls await the unwary high-side switch designer. For example, ground noise generated when switching a high-power load, especially one with a high inrush current such as an incandescent lamp, can cause oscillations at turn-on or turn-off with slow-moving inputs. Good bypassing is essential; a 10 $\mu \mathrm{F}$ aluminum electrolytic capacitor is recommended from supply to ground. Don't confuse charge pump action with spurious oscillations. A slight "ripple" (synchronous with the charge pump clock at pin 8 ) is normally present on the rising edge of the output; rail-to-rail oscillations at the output are indicative of spurious feedback.

Attention should be paid to layout. For example, the

MIC5011 ground pin should be returned to the input signal ground, not the load ground. The MIC5011 is noninverting, and hysteresis is easily added for any load other than a motor (see Figure 5). Any arbitrary noise margin is added by selecting the appropriate resistor ratio.

## 5 V Operation

The MIC5011 is suitable for use in high-side driver circuits down to about 7 V . A low-side driver topology works down to 4.75 V , and is suitable for operation on a 5 V logic supply. Figure 6 shows a complete low-side driver for use on 4.75 to 15 V supplies. Pin 3 is grounded to clamp the gate potential at 12.5 V .

Only the power MOSFET breakdown ratings limit the load voltage. In fact, half- or full-wave rectified ac could be applied to the load where economy is important. Don't forget to add a clamp diode to inductive loads.


Figure 5. Adding Hysteresis to Suppress Oscillations with Slow-Moving Inputs


Figure 6. Low-Side Driver


PUSH BUTTON CONTROL

## Control Inputs

The MIC5011 is easily interfaced to any control signal. The input threshold is approximately 3.5 V , and the input current is less than $1 \mu \mathrm{~A}$. Some examples of typical control inputs are shown in Figure 7. For industrial applications, electrical isolation may be desirable for either safety or noise reasons. Opto-isolators are a good choice for this use and with the hysteresis circuit shown, they provide clean switching. High voltages can be sensed and acted upon with a neon light and a light-dependent resistor.

Familiar momentary "ON/OFF" push buttons are easily accommodated as shown. The "ON" button is AC coupled so that any contention between the "ON" and "OFF" buttons is resolved in favor of the "OFF" button. Hysteresis is used to latch the output into the appropriate state. 5 V logic commands are interfaced by a CMOS gate. Since the MIC5011 input includes electrostatic discharge protection to the supply, the logic gate should not be powered from a supply higher than $\mathrm{V}_{\mathrm{DD}}$.


HIGH VOLTAGE INPUT (POSITIVE OR NEGATIVE POLARITY)


5V LOGIC INTERFACE

Figure 7. Various Interface Circuits

by Bob Wolbert

## Introduction

In battery powered applications, such as laptop computers, power control has a major impact on battery life. For example, laptop or notebook computers often have a "sleep" mode, where the hard drive spins down and the display backlighting turns off while the RAMcontaining valuable user data-is maintained. A microprocessor can easily make such power management decisions, but implementing the hardware for
the actual switching can be complicated. "High-side" switching is required; i.e., the positive supply voltage must be controlled. Common grounds for busses and shielding limits the possibility of "low side" switching in a standard negative ground system. This note discusses a logic controlled power switch that simplifies microprocessor driven high-side supply switching.


Figure 1. MIC5011 DB-1 Schematic Diagram.


Figure 2. MIC5011 DB-1 Low Voltage Logic Controlled Power Switch

## Power Switches

These high-side implementations have historically taken one of two forms: relays or PNP transistors. Both have drawbacks in that relatively large drive current is required: neither can be switched directly from a microprocessor port or standard logic. Mechanical relays are bulky, expensive, and have limited lifetimes. Bipolar transistors exhibit a fixed voltage drop that reduce margins, especially in 5 V logic systems. This voltage drop has a devastating effect on
defining battery end-of-life (per charge cycle).
Another method of power switching is the N -Channel DMOS FET. This FET has no inherent voltage drop, except for the Ixr $_{\text {Ds }}$ loss, and requires almost no drive power; unfortunately, it does need a gate driving voltage of from 4 V to 10 V above the supply voltage in high-side applications. In other words, it is an almost ideal switch.

## DMOS FET Advantages vs. Relays

- Non-mechanical (much longer life)
- No contact bounce
- Extremely low drive current requirement
- Smaller Size
- Lighter weight
- Lower cost


## DMOS FET Advantages vs. PNP

- No fixed voltage drop
- Extremely low drive current requirement
- Larger Safe Operating Region


## The Micrel MIC5010 Family

The MIC5011, and its relatives, controls the N Channel DMOS FET by generating a gate drive control voltage 4 V to 10 V above the supply. Its CMOS compatible control input directly interfaces with microprocessors, and its BCD (Bipolar-CMOS-DMOS) construction allows nearly zero power drain in the OFF state. Pairing the MIC5011 with a low cost DMOS FET gives you a simple, reliable, easy-tointerface method of power management.

The MIC5011 is designed for this application and features:

- 4.5 V to 32 V Operation
- Very low OFF power consumption-0.1 $\mu \mathrm{A}$ typical
- No external components required
- Built-in zener clamp for protecting standard DMOS gates


Figure 3. MIC5011 Block Diagram and Typical Application

- Available in small 8-pin surface mount packages


G D S
Figure 4. IRLRO24 DMOS FET


Figure 5. IRLR024 Characteristics

## The IRLR024 N-Channel DMOS FET

The $100 \mathrm{~m} \Omega$ surface mount IRLR024 is employed as the pass device in this demonstration circuit. This N Channel DMOS FET features "Logic Level" gate drive voltages and can pass over 50A of peak current (limited by power dissipation considerations). Key features include:

- Low ON resistance-100m $\Omega$ maximum
- "Logic Level" gate threshold-ON at VGS=4V; VGS=5V for full enhancement.
- High pass current
- Surface mount package

One drawback of this "logic level" device is that its sensitive gate cannot withstand more than 10 V of VGS drive. Although the MIC5011 includes a protective zener clamp, the zener's 12.5 V threshold is inadequate. With supply voltages from 4.5 V to 7 V , this is not a problem; however, above 7 V , either an external zener clamp must be added to the MIC5011 gate drive output or else a standard threshold FET should be used.

## The Micrel MIC5011 DB-1 Demonstration Unit

This demonstration unit is builton a single sided board using surface mount techniques. It has been designed to control 4.5 V to 7 V supplies, but can easily be modified to use 4.5 V to 32 V supply voltages. The first thing you will notice from the schematic, Figure 1 , is its simplicity; only two components are needed. The MIC5011 contains all of the necessary intelligence and the drive circuitry required by the N Channel DMOS FET.

Four lines provide + Vcc, Switched-Vcc, Control, and Ground. Vcc and Switched-Vcc are current carrying lines, so thick, low resistances traces are necessary. Both Control and Ground are low current lines, so thin traces are sufficient.

Simply connect Vcc to 4.5 V to 7 V , Switched-Vcc to your load, Control to a logic output, and Ground. When the logic level is high (greater than approximately 3.5 V ), the load will be energized. The IRLR024 will exhibit less than $100 \mathrm{~m} \Omega$ of resistance, so voltage drop, hence power loss, with typical peripherals will be low. Current drain of up to 16A continuous, 64A peak, can be drawn with suitable heatsinking (limit current to 4A without additional heatsinking). With a low logic level, the load will be switched off. Total power drain from the Vcc line will be negligible; only approximately $0.1 \mu \mathrm{~A}$ (leakage current) flows.

## Application Notes

## Operating Voltages

This circuit, as designed, controls 4.5 V to 7 V digital supply voltages. If higher voltages must be switched, one of two modifications must be made. To switch widely varying supplies in the 4.5 V to 32 V range, use an approximately 7.5 V zener clamp, such as the MLL4693 or equivalent, across the gate and source of the FET. If your application switches 7 V to 32 V , replace the "logic level" FET with a standard gate N Channel DMOS FET, such as the IRF540, BUZ1LS2, or the SMP60N05. Regardless of the operating voltage or FET employed, the MIC5011 allows power control from a standard CMOS-level logic signal.

## Faster Switching

If switching time is critical, adding a 1000pF capacitor from pins 6-7 on the MIC5011 will help. Another 1000 pF capacitor from pins $7-8$ will further accelerate switching time, but by a smaller margin.

## Dual Independent Switches

When two separate circuits require switching, the MIC5012 Dual High Side FET Driver provides two independent drivers in a single 14-pin DIP or 16-pin surface mount package.

## Current Limiting

Replace the MIC5011 with the MIC5013 to enable current limiting. See the MIC5013 datasheet for information.

## Parts List

- MIC5011BM Surface mount MOSFET driver
- IRLRO24 Surface mount DMOS FET
- MLL4693 Surface mount 7.5V zener diode (optional)


Component Side


Solder Mask


Silk Screen

Figure 6. MIC5011 DB-1 Board Layout

## Additional Notes

Although the MIC5011 datasheet specifically states that a minimum of 7 V of supply voltage is required for high-side driving, the introduction of "logic level" N-Channel DMOS FETs requiring only 4V to 5V VGS for full ON operation enables this minimum operating voltage to be lowered. The MIC5011 provides gate enhancement with supply voltages down to below 3.5 V . Variations in the control voltage threshold, however, restrict low voltage operations to somewhat less than 4.5 V .

## MIC5012

## Dual Power MOSFET Predriver

## General Description

The MIC5012 is the dual member of the Micrel MIC501X predriver family. These ICs are designed to drive the gate of an N -channel power MOSFET above the supply rail in high-side power switch applications. The 14-pin MIC5012 is extremely easy to use, requiring only a power FET and nominal supply decoupling to implement either a high- or low- side switch.

The MIC5012 charges a 1 nF load in $60 \mu \mathrm{~S}$ typical. Operation down to 4.75 V allows the MIC5012 to drive standard MOSFETs in 5 V low-side applications by boosting the gate voltage above the logic supply. In addition, multiple, paralleled MOSFETs can be driven by a single MIC5012 for ul-tra-high current applications.
Other members of the Micrel predriver family include the MIC5010 full-featured predriver, MIC5011 minimum parts count predriver, and MIC5013 protected 8 pin predriver.

## Typical Applications



Figure 1. High Side Driver


## Ordering Information

| PART <br> NUMBER | TEMPERATURE <br> RANGE | PACKAGE |
| :---: | :---: | :---: |
| MIC5012BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Plastic DIP |
| MIC5012BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Ceramic DIP |
| MIC5012BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin Wide SOIC |
| MIC5012AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 -pin Ceramic DIP |
| MIC5012AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 -pin Ceramic DIP |

Protected under one or more of the following Micrel patents: patent \#4,951, 101; patent \# 4,914,546

## Features

- 4.75V-32V operation
- 2 independent predrivers; implements high and low side drivers
- Less than $1 \mu \mathrm{~A}$ standby current in the 'off' state per channel
- MIL-STD-883 Method 5004/5005 version available
- Available in small outline SOIC packages
- Internal charge pump to drive the gate of an N-channel power FET above supply
- Internal zener clamp for gate protection
- Minimum external parts count
- Can be used to boost drive to low-side power FETs operating on logic supplies
- Independent supply pins for half-bridge applications


## Applications

- Lamp drivers
- Motion Control
- Heater switching
- Power bus switching
- Half or full H-bridge drivers


Figure 2. Low Side Driver

## Connection Diagram



Note: The MIC5012 is ESD sensitive.

Absolute Maximum Ratings (Note 1, 2)
Supply Voltage ( $\mathrm{V}^{+}$), Pins 10,12
Input Voltage, Pins 11, 14
Source Voltage, Pins 2,5
Current into Pins 2, 5
Gate Voltage, Pins 4, 6 Junction Temperature

$$
\begin{array}{r}
-0.5 \mathrm{~V} \text { to } 36 \mathrm{~V} \\
-10 \mathrm{~V} \text { to } \mathrm{V}^{+} \\
-10 \mathrm{~V} \text { to } \mathrm{V}^{+} \\
50 \mathrm{~mA} \\
-1 \mathrm{~V} \text { to } 50 \mathrm{~V} \\
150^{\circ} \mathrm{C}
\end{array}
$$

Operating Ratings (Notes 1, 2)

| Power Dissipation | 1.56 W |
| :--- | ---: |
| $\theta_{\mathrm{JA}}$ (Plastic DIP) | $80^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{JA}}($ Ceramic DIP) | $10{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{JA}}(\mathrm{SOIC})$ | $15^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ambient Temperature: B version | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Ambient Temperature: A version | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature | $260^{\circ} \mathrm{C}$ |
| (Soldering, 10 seconds) | 7 V to 32 V high side |
| Supply Voltage $(\mathrm{V}+$ ), Pin 1 | 4.75 V to 15 V low side |

Electrical Characteristics (Note 3) Test circuit, per channel, $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}^{+}=15 \mathrm{~V}$, all switches open, unless otherwise specified.

| Parameter |  | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current | $\mathrm{V}^{+}=32 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{VS}=0 \mathrm{~V}$, S2 closed |  | 0.1 | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{1 \times}=\mathrm{VS}=32 \mathrm{~V}$ |  | 8 | 20 | mA |
| Logic Input Voltage Threshold,$\mathrm{V}_{\mathrm{IN}} \text { (Note 5) }$ | $\mathrm{V}^{+}=4.75 \mathrm{~V}$ | Adjust $\mathrm{V}_{\text {II }}$ for $\mathrm{V}_{\text {GATE }}$ low |  |  | 2 | V |
|  |  | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ high | 4.5 |  |  |  |
|  | $\mathrm{V}^{+}=15 \mathrm{~V}$ | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ high |  |  | 5 |  |
| Logic Input Current, $\mathrm{I}_{\mathrm{N}}$ | $\mathrm{V}^{+}=32 \mathrm{~V}$ | $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ | -1 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=32 \mathrm{~V}$ |  |  | 1 |  |
| Input Capacitance | Pins 11, 14 |  |  | 5 |  | pF |
| Gate Drive, $\mathrm{V}_{\text {GATE }}$ | $\begin{aligned} & \text { S1, S2 closed, } \\ & \text { VS }=\mathrm{V}^{+} \end{aligned}$ | $\mathrm{V}^{+}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{GATE}}=0, \mathrm{~V}_{\mathrm{IN}}=4.5 \mathrm{~V}$ | 7 | 10 |  | V |
|  |  | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{I}_{\text {GATE }}=100 \mu \mathrm{~A}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$ | 24 | 27 |  |  |
| Zener Clamp | S2 closed, $\mathrm{V}_{\mathbf{I N}}=5 \mathrm{~V}$ | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{VS}=15 \mathrm{~V}$ | 11 | 12.5 | 15 | V |
| $\mathrm{V}_{\text {GATE }}-\mathrm{V}_{\text {SOURCE }}$ |  | $\mathrm{V}^{+}=32 \mathrm{~V}, \mathrm{VS}=32 \mathrm{~V}$ | 11 | 13 | 16 |  |
| Gate Turn-on Time, ton (Note 4) | $\mathrm{V}_{\mathbb{I}}$ switched from 0 to 5 V ; measure time for $V_{\text {GATE }}$ to reach 20V |  |  | 60 | 200 | $\mu \mathrm{S}$ |
| Gate Turn-off Time, tofF | $\mathrm{V}_{\mathrm{IN}}$ switched from 5 to 0 V ; measure time for $V_{\text {GATE }}$ to reach 1 V |  |  | 4 | 10 | $\mu \mathrm{S}$ |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2: The MIC5012 is ESD sensitive.
Note 3: Minimum and maximum Electrical Characteristics are $100 \%$ tested at $T_{A}=25^{\circ} \mathrm{C}$ and $T_{A}=85^{\circ} \mathrm{C}\left(125^{\circ} \mathrm{C}\right.$ for $A$ version), and $100 \%$ guaranteed over the entire operating temperature range. Typicals are characterized at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.
Note 4: Test conditions reflect worst case high-side driver performance. Low-side and bootstrapped topologies are significantly faster--see Applications Information. Maximum value of switching speed seen at $125^{\circ} \mathrm{C}$, units operated at room temperature will reflect the typical value shown.
Note 5: Specially sorted units with VIN max (for a gate low output) of 3.5 V are available.


Typical Characteristics (per channel)




High-side Turn-on Time*



Low-side Turn-on Time
for Gate $=10 \mathrm{~V}$


* Time for gate voltage to reach $\mathrm{V}++5 \mathrm{~V}$ in test circuit with $\mathrm{VS}=\mathrm{V}+-5 \mathrm{~V}$ (prevents gate clamp from interfering with measurement).


## Typical Characteristics (Continued)

Turn-on Time


Charge Pump
Output Current


## Pin Description (Refer to Typical Applications)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 12,10 | V+ | Supply pin; must be decoupled to isolate from large transients caused by the power <br> FET drain. $10 \mu \mathrm{~F}$ is recommended close to the chip. |
| 14,11 | Input | Turns on power MOSFET when taken above threshold (3.5V typical). Requires $<1$ <br> $\mu \mathrm{~A}$ to switch. |
| 2,5 | Source | Connects to source lead of power FET and is the return for the gate clamp zener. <br> Source pin can safely swing to -10V when turning off inductive loads. |
| 3 | Ground | Both channels share a common ground at pin 3 |
| 4,6 | Gate | Drives and clamps the gate of the power FET. The gate pin will be clamped to ap- <br> proximately -0.7 V by an internal diode when turning off inductive loads. |

## Block Diagram



## Applications Information

## Functional Description (Refer to Block Diagram)

The MIC5012 consists of two independent predrivers sharing a common ground. The functions are controlled via a logic block connected to the logic input. When the input is low, all functions are turned off for low standby current and the gate of the power MOSFET is also held low through $500 \Omega$ to an N -channel switch. When the input is taken above the turn-on threshold ( 3.5 V typical), the N -channel switch turns off and the charge pump is turned on to charge the gate of the power FET.

The charge pump incorporates a 100 kHz oscillator and on-chip pump capacitors capable of charging 1 nF to 5 V above supply in $60 \mu \mathrm{~S}$ typical. The charge pump is capable of pumping the gate up to over twice the supply voltage. For this reason, a zener clamp ( 12.5 V typical) is provided between the gate pin and source pin to prevent exceeding the $\mathrm{V}_{\mathrm{GS}}$ rating of the MOSFET at high supplies.

Since the supply pins are independent, the two predrivers contained in the MIC5012 can be operated from separate supplies of different values (see Figure 6).

## Construction Hints

High current pulse circuits demand equipment and assembly techniques that are more stringent than normal, low current lab practices. The following are the sources of pitfalls most often encountered during prototyping: Supplies:

## Applications Information (Continued)

many bench power supplies have poor transient response. Circuits that are being pulse tested, or those that operate by pulse-width modulation will produce strange results when used with a supply that has poor ripple rejection, or a peaked transient response. Always monitor the power supply voltage that appears at the drain of a high-side driver (or the supply side of the load in a low-side driver) with an oscilloscope. It is not uncommon to find bench power supplies in the 1 kW class that overshoot or undershoot by as much as $50 \%$ when pulse loaded. Not only will the load current and voltage measurements be affected, but it is possible to over-stress various components--especially electrolytic capacitors--with possibly catastrophic results. A $10 \mu \mathrm{~F}$ supply bypass capacitor at the chip is recommended.

Residual Resistances: Resistances in circuit connections may also cause confusing results. For example, a circuit may employ a $50 \mathrm{~m} \Omega$ power MOSFET for low drop, but careless construction techniques could easily add 50 to $100 \mathrm{~m} \Omega$ resistance. Do not use a socket for the MOSFET. If the MOSFET is a TO-220 type package, make highcurrent drain connections to the tab. Wiring losses have a profound effect on high-current circuits. A floating millivoltmeter can identify connections that are contributing excess drop under load.

## Circuit Topologies

The MIC5012 is suited for use with standard MOSFETs in high- or low-side driver applications. In addition, the MIC5012 works well in applications where, for faster switching times, the supply is bootstrapped from the MOSFET source output. Low voltage, high-side drivers (such as shown in Figure 1) are the slowest; their speed is reflected in the gate turn-on time specifications. The fastest drivers are the low-side and bootstrapped high-side types (Figures 2 and 4). Load current switching times are often much faster than the time to full gate enhancement, depending on the circuit type, the MOSFET, and the load. Turn-off times are essentially the same for all circuits (less than 10 $\mu s$ to $\mathrm{V}_{\mathrm{GS}}=1 \mathrm{~V}$ ). The choice of one topology over another is based on a combination of considerations including speed, voltage, and desired system characteristics.

High-Side Driver (Figure 1). The high-side topology works well down to $\mathrm{V}^{+}=7 \mathrm{~V}$ with standard MOSFETs. From 4.75 to 7 V supply, a logic-level MOSFET can be substituted since the MIC5012 will not reach 10 V gate enhancement ( 10 V is the maximum rating for logic-compatible MOSFETs).

High-side drivers implemented with MIC501X predrivers are self-protected against inductive switching transients. During turn-off an inductive load will force the MOSFET source 5 V or more below ground, while the MIC5012 holds the gate at ground potential. The MOSFET is forced into conduction, and it dissipates the energy stored in the load inductance. The MIC5012 source pin is designed to withstand this negative excursion without damage. External clamp diodes are unnecessary.

Applications Information (Continued)
Low-Side Driver (Figure 2). A key advantage of the lowside topology is that the load supply is limited only by the MOSFET BV ${ }_{\text {DSS }}$ rating. Clamping may be required to protect the MOSFET drain terminal from inductive switching transients. The MIC5012 supply should be limited to 15 V in low-side topologies; otherwise, a large current will be forced through the gate clamp zener. The switching speed to 10 V enhancement is $300 \mu \mathrm{~S}$ driving 1 nF on a 5 V supply. On a 15 V supply the turn-on time is less than $2 \mu \mathrm{~S}$ to 10 V

Low-side drivers constructed with the MIC501X family are also fast; the MOSFET gate is driven to near supply immediately when commanded ON. Typical circuits achieve 10 V enhancement in $10 \mu \mathrm{~S}$ or less on a 12 to 15 V supply.

Modifying Switching Times. Do not add external capacitors to the MOSFET gate. Add a resistor ( $1 \mathrm{k} \Omega$ to $51 \mathrm{k} \Omega$ ) in series with the gate to slow down the switching time.
Bootstrapped High-Side Driver (Figure 3). The speed of a high-side driver can be increased to better than $10 \mu \mathrm{~S}$ by bootstrapping the supply off of the MOSFET source. This topology can be used where the load is pulse-width modulated ( 100 Hz to 20 kHz ), or where it is energized continuously. The Schottky barrier diode prevents the MIC5012 supply pin from dropping more than 200 mV below the drain supply, and it also improves turn-on time on supplies of less than 10 V . Since the supply current in the "off" state is only a small leakage, the 100 nF bypass capacitor tends to remain charged for several seconds after the MIC5012 is turned off. In a PWM application the chip supply is sustained at a higher potential than the system supply, which improves switching time.


Opto-Isolated Interface (Figure 4). Although the MIC5012 has no special input slew rate requirement, the lethargic transitions provided by an opto-isolator may cause oscilla-
tions on the rise and fall of the output. The circuit shown accelerates the input transitions from a 4N35 opto-isolator by adding hysteresis. Opto-isolators are used where the control circuitry cannot share a common ground with the MIC5012 and high-current power supply, or where the control circuitry is located remotely. This implementation is intrinsically safe; if the control line is severed the MIC5012 will turn OFF.


Figure 4. Improved Opto-Isolator Performance

Industrial Switch (Figure 5). The most common manual control for industrial loads is a push button on/off switch. The "on" button is physically arranged in a recess so that in a panic situation the "off" button, which extends out from the control box, is more easily pressed. This circuit is compatible with control boxes such as the CR2943 series (GE). The circuit is configured so that if both switches close simultaneously, the "off" button has precedence.

This application also illustrates how two (or more) MOSFETs can be paralleled. This reduces the switch drop, and distributes the switch dissipation into multiple packages.
Half-Bridge Motor Driver (Figure 6). Closed loop control of motor speed requires a half-bridge driver. This topology presents an extra challenge since the two output devices should not cross conduct (shoot-through) when switching. Cross conduction increases output device power dissipation. Speed is also important, since PWM control requires the outputs to switch in the 2 to 20 kHz range.
The circuit of Figure 6 utilizes fast configurations for both the top- and bottom-side drivers. Delay networks at each input provide a $2-3 \mu \mathrm{~S}$ dead time effectively eliminating cross conduction. Two of these circuits can be connected together to form an H-bridge for locked antiphase or sign/ magnitude control.
Time-Delay Relay (Figure 7). The MIC5012 forms the basis of a simple time-delay relay. As shown, the delay commences when power is applied, but the $100 \mathrm{k} \Omega / 1 \mathrm{~N} 4148$ could be independently driven from an external source such as a switch or another high-side driver to give a delay relative to some other event in the system. Hysteresis has been added to guarantee clean switching at turn-on.

## Applications Information (Continued)

 Industrial Switch


Figure 6. Half-Bridge
Motor Driver


Figure 7. 30 Ampere


Figure 8. Motor Stall
Shutdown

Motor Driver with Stall Shutdown (Figure 8). Tachometer feedback can be used to shut down a motor driver circuit when a stall condition occurs. The control switch is a 3 -way type; the "START" position is momentary and forces the driver ON. When released, the switch returns to the "RUN" position, and the tachometer's output is used to hold the MIC5012 input ON. If the motor slows down, the tach output is reduced, and the MIC5012 switches OFF. Resistor "R" sets the shutdown threshold.
Electronic Governor (Figure 9). The output of an ac tachometer can be used to form a PWM loop to maintain the speed of a motor. The tachometer output is rectified, partially filtered, and fed back to the input of the MIC5012. When the motor is stalled there is no tachometer output,
the motor. If the motor spins fast enough, the tachometer output is sufficient to pull the MIC5012 input low, shutting the output off. Since the rectified waveform is only partially filtered, the input oscillates around its threshold causing the MIC5012 to switch on and off at the frequency of the tachometer signal. A PWM action results since the average dc voltage at the input decreases as the motor spins faster. The $1 \mathrm{k} \Omega$ potentiometer is used to set the running speed of the motor. Loop gain (and speed regulation) is increased by increasing the value of the 100 nF filter capacitor.

The performance of such a loop is imprecise, but stable and inexpensive. A more elaborate loop would consist of a PWM controller and a half-bridge. and MIC5012 input is pulled high delivering full power to


Figure 9. Electronic Governor

## Applications Information (Continued)

## Gate Control Circuit

When applying the MIC5012, it is helpful to understand the operation of the gate control circuitry (see Figure 12). The gate circuitry can be divided into two sections: 1) charge pump (oscillator, Q1-Q5, and the capacitors) and 2) gate turn-off switch (Q6).

When the MIC5012 is in the OFF state, the oscillator is turned off, thereby disabling the charge pump. Q5 is also turned off, and Q6 is turned on. Q6 holds the gate pin (G) at ground potential which effectively turns the external MOSFET off.

Q6 is turned off when the MIC5012 is commanded on, and Q5 pulls the gate up to supply (through 2 diodes). Next, the charge pump begins supplying current to the gate. The gate accepts charge until the gate-source voltage reaches 12.5 V and is clamped by the zener diode.

A 2-output, three-phase clock switches Q1-Q4, providing a quasi-tripling action. During the initial phase Q4 and Q2 are $\mathrm{ON} . \mathrm{C}_{1}$ is discharged, and C 2 is charged to supply through Q5. For the second phase Q4 turns off and Q3 turns on, pushing C2 above supply (charge is dumped into
the gate). Q3 also charges C1. On the third phase Q2 turns off and Q1 turns on, pushing the common point of the two capacitors above supply. Some of the charge in C1 makes its way to the gate. The sequence is repeated by turning Q2 and Q4 back on, and Q1 and Q3 off.

In a low-side application operating on a 12 to 15 V supply, the MOSFET is fully enhanced by the action of Q5 alone. On supplies of more than approximately 14 V , current flows directly from Q5 through the zener diode to ground. To prevent excessive current flow, the MIC5012 supply should be limited to 15 V in low-side applications.

The action of Q5 makes the MIC5012 operate quickly in low-side applications. In high-side applications Q5 precharges the MOSFET gate to supply, leaving the charge pump to carry the gate up to full enhancement 10 V above supply. Bootstrapped high-side drivers are as fast as lowside drivers since the chip supply is boosted well above the drain at turn-on.


Figure 10. Gate Control Circuit Detail

## MIC5013

## Protected 8-pin Power MOSFET Predriver

## General Description

The MIC5013 is an 8 -pin MOSFET predriver with overcurrent shutdown and a fault flag. It is designed to drive the gate of an N -channel power MOSFET above the supply rail high-side power switch applications. The MIC5013 is compatible with standard or current-sensing power MOSFETs in both high- and low-side driver topologies.
The MIC5013 charges a 1 nF load in $60 \mu \mathrm{~S}$ typical and protects the MOSFET from over-current conditions. The current sense trip point is fully programmable and a dynamic threshold allows high in-rush current loads to be started. A fault pin indicates when the MIC5013 has turned off the FET due to excessive current.
Other members of the Micrel predriver family include the MIC5010 full-featured predriver, MIC5011 minimum parts count predriver, and MIC5012 dual predriver.

## Features

- 7V-32V operation
- Less than $1 \mu \mathrm{~A}$ standby current in the 'off' state
- MIL-STD-883 Method 5004/5005 version available
- Available in small outline SOIC packages
- Internal charge pump to drive the gate of an N -channel power FET above supply
- Internal zener clamp for gate protection
- $60 \mu \mathrm{~S}$ typical turn-on time to $50 \%$ gate overdrive
- Programmable over-current sensing
- Dynamic current threshold for high in-rush loads
- Fault output pin indicates current faults
- Implements high- or low-side switches


## Applications

- Lamp drivers
- Relay and solenoid drivers
- Heater switching
- Power bus switching
- Motion control


## Ordering Information

## Typical Application



Figure 1. High-Side Driver with Current-Sensing MOSFET

| PART <br> NUMBER | TEMPERATURE <br> RANGE | PACKAGE |
| :---: | :--- | :--- |
| MIC5013BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin Plastic DIP |
| MIC5013BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin Ceramic DIP |
| MIC5013BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -pin SOIC |
| MIC5013AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -pin Ceramic DIP |
| MIC5013AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -pin Ceramic DIP |

$R_{S}=\frac{S R\left(V_{T R I P}+100 \mathrm{mV}\right)}{R I_{L}-\left(V_{T R I P}+100 \mathrm{mV}\right)}$
$R 1=\frac{V^{+} S R R_{s}}{100 \mathrm{mV}\left(S R+R_{s}\right)}$
$R_{T H}=\frac{2200}{V_{T R I P}}-1000$
For this example:
$I_{L}=30 \mathrm{~A}$ (trip current)
$V_{\text {TRIP }}=100 \mathrm{mV}$

Protected under one or more of the following Micrel patent \#4,951,101; patent \# 4,914,546

Note: The MIC5013 is ESD sensitive.

Absolute Maximum Ratings (Note 1, 2)
Input Voltage, Pin 1
Threshold Voltage, Pin 2
Sense Voltage, Pin 3
Source Voltage, Pin 4
Current into Pin 4
Gate Voltage, Pin 6
Supply Voltage ( $\mathrm{V}^{+}$), Pin 7
Fault Output Current, Pin 8
Junction Temperature
-10 to $\mathrm{V}^{+}$
-0.5 to +5 V
-10 V to $\mathrm{V}^{+}$
-10 V to $\mathrm{V}^{+}$
50 mA
-1 V to 50 V
-0.5 V to 36 V
-1 mA to +1 mA
$150^{\circ} \mathrm{C}$

Operating Ratings (Notes 1, 2)

| Power Dissipation | 1.25 W |
| :--- | ---: |
| $\theta_{\mathrm{JA}}$ (Plastic DIP) | $100^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{JA}}$ (Ceramic DIP) | $125^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{JA}}$ (SOIC) | $170^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ambient Temperature:B version | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Ambient Temperature:A version | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature | $260^{\circ} \mathrm{C}$ |
| (Soldering, 10 seconds) |  |
| Supply Voltage (V+), Pin 1 | 7 V to 32 V high side |
|  | 7 V to 15 V low side |

Electrical Characteristics (Note 3) Test circuit, $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}^{+}=15 \mathrm{~V}$, all switches open, unless otherwise specified.

| Parameter | Conditions |  |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current, 17 | $\mathrm{V}^{+}=32 \mathrm{~V}$ | $\mathrm{V}_{1 \mathrm{IN}}=0 \mathrm{~V}$, S4 closed |  |  | 0.1 | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{1 \mathrm{~N}}=\mathrm{VS}=32 \mathrm{~V}, 12=200 \mu \mathrm{~A}$ |  |  | 9 | 20 | mA |
| Logic Input Voltage Threshold, V IN | Adjust $\mathrm{V}_{\text {II }}$ for $\mathrm{V}_{\text {GATE }}$ low |  |  |  |  | 2 | V |
|  | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ high |  |  | 4.5 |  |  |  |
| Logic Input Current, I1 | $\mathrm{V}^{+}=32 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | -1 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=32 \mathrm{~V}$ |  |  |  | 1 |  |
| Input Capacitance | Pin 1 |  |  |  | 5 |  | pF |
| Gate Drive, $\mathrm{V}_{\mathrm{GATE}}$ | $\begin{array}{\|l} \hline \text { S1, S2 closed, } \\ \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{VS}=\mathrm{V}^{+} \\ \hline \end{array}$ | $\mathrm{V}^{+}=7 \mathrm{~V}, 16=0$ |  | 13 | 15 |  | V |
|  |  | $\mathrm{V}^{+}=15 \mathrm{~V}, 16=10 \mu \mathrm{~A}$ |  | 24 | 27 |  |  |
| Zener Clamp, $\mathrm{V}_{\text {SENSE }}-\mathrm{V}_{\text {SOURCE }}$ | S2 closed, $\mathrm{V}_{\mathbf{1 N}}=5 \mathrm{~V}$ | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{VS}=15 \mathrm{~V}$ |  | 11 | 12.5 | 15 | V |
|  |  | $\mathrm{V}^{+}=32 \mathrm{~V}, \mathrm{VS}=32 \mathrm{~V}$ |  | 11 | 13 | 16 |  |
| Gate Turn-on Time, t ( | $\mathrm{V}_{\mathrm{IN}}$ switched from 0 to 5 V ; measure time for $V_{\text {GATE }}$ to reach 20 V |  |  |  | 60 | 200 | $\mu \mathrm{S}$ |
| Gate Turn-off Time, toff | $\mathrm{V}_{\mathrm{IN}}$ switched from 5 to 0 V ; measure time for $V_{\text {GATE }}$ to reach 1V |  |  |  | 4 | 10 | $\mu \mathrm{S}$ |
| Threshold Bias Voltage, V2 | 12=200 $\mu \mathrm{A}$ |  |  | 1.7 | 2 | 2.2 | V |
| Current Sense Trip Voltage, $\mathrm{V}_{\text {SENSE }}{ }^{-} \mathrm{V}_{\text {SOURCE }}$ | $\text { S2 Closed, } \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V} \text {, }$ Increase I3 | $\begin{aligned} & \mathrm{V}^{+}=7 \mathrm{~V}, \\ & 12=100 \mu \mathrm{~A} \end{aligned}$ | S4 closed | 75 | 105 | 135 | mV |
|  |  |  | VS=4.9V | 70 | 100 | 130 |  |
|  |  | $\begin{array}{\|l} \hline \mathrm{V}^{+}=15 \mathrm{~V} \\ 12=200 \mu \mathrm{~A} \\ \hline \mathrm{~V}^{+}=32 \mathrm{~V} \\ 12=500 \mu \mathrm{~A} \\ \hline \end{array}$ | S4 closed | 150 | 210 | 270 |  |
|  |  |  | VS=11.8V | 140 | 200 | 260 |  |
|  |  |  | $\mathrm{VS}=0 \mathrm{~V}$ | 360 | 520 | 680 |  |
|  |  |  | VS=25.5V | 350 | 500 | 650 |  |
| Peak Current Trip Voltage, $\mathrm{V}_{\text {SENSE }}-\mathrm{V}_{\text {SOURCE }}$ | $\begin{aligned} & \hline \text { S3, S4 closed, } \\ & \mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | 1.6 | 2.1 |  | V |
| Fault Output Voltage, V8 | $\mathrm{V}_{1 \mathrm{I}}=0 \mathrm{~V}, 18=-100 \mu \mathrm{~A}$ |  |  |  | 0.4 | 1 | V |
|  | $\mathrm{V}_{1 \mathrm{~N}}=5 \mathrm{~V}, 18=100 \mu \mathrm{~A}$, current sense tripped |  |  | 14 | 14.6 |  |  |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2: The MIC5013 is ESD sensitive.
Note 3: Minimum and maximum Electrical Characteristics are $100 \%$ tested at $\mathrm{TA}=25^{\circ} \mathrm{C}$ and $\mathrm{TA}=85^{\circ} \mathrm{C}\left(125^{\circ} \mathrm{C}\right.$ for A version), and $100 \%$ guaranteed over the entire operating temperature range. Typicals are characterized at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.
Note 4: Test conditions reflect worst case high-side driver performance. Low-side and bootstrapped topologies are significantly faster--see Applications Information. Maximum value of switching speed seen at $125^{\circ} \mathrm{C}$, units operated at room temperature will reflect the typical value shown.
Note 5: Specially sorted units with $\mathrm{V}_{\text {IN }}$ max ( for a gate low output) of 3.5 V are available. Contact factory for details.

## Test Circuit



## Typical Characteristics



High-side Turn-on Time*



High-side Turn-on Time*


* Time for gate voltage to reach $\mathrm{V}^{+}+5 \mathrm{~V}$ in test circuit with $\mathrm{VS}=\mathrm{V}+-5 \mathrm{~V}$ (prevents gate clamp from interfering with measurement).

Typical Characteristics (Continued)


Low-side Turn-on Time

## for Gate $=10 \mathrm{~V}$



Turn-on Time



## Pin Description (Refer to Figures 1 and 2)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1 | Input | Resets current sense latch and turns on power MOSFET when taken above threshold ( 3.5 V typical). Pin 1 requires $<1 \mu \mathrm{~A}$ to switch. |
| 2 | Threshold | Sets current sense trip voltage according to: $\mathrm{V}_{\mathrm{TRIP}}=\frac{2200}{\mathrm{R}_{\mathrm{TH}}+1000}$ <br> where $\mathrm{R}_{T H}$ to ground is 3.3 k to $20 \mathrm{k} \Omega$. Adding capacitor $\mathrm{C}_{T H}$ increases the trip voltage at turn-on to 2 V . Use $\mathrm{C}_{\mathrm{TH}}=10 \mu \mathrm{~F}$ for a 10 ms turn-on time constant. |
| 3 | Sense | The sense pin causes the current sense to trip when $\mathrm{V}_{\text {SENSE }}$ is $\mathrm{V}_{\text {TRIP }}$ above $V_{\text {SOURCE }}$. Pin 3 is used in conjunction with a current shunt in the source of a 3 lead FET or a resistor $\mathrm{R}_{\mathrm{S}}$ in the sense lead of a current sensing FET. |
| 4 | Source | Reference for the current sense voltage on pin 3 and return for the gate clamp zener. Connect to the load side of current shunt or kelvin lead of current sensing FET. Pins 3 and 4 can safely swing to -10 V when turning off inductive loads. |
| 5 | Ground |  |
| 6 | Gate | Drives and clamps the gate of the power FET. Pin 6 will be clamped to approximately -0.7 V by an internal diode when turning off inductive loads. |
| 7 | V+ | Supply pin; must be decoupled to isolate from large transients caused by the power FET drain. $10 \mu \mathrm{~F}$ is recommended close to pins 7 and 5 . |
| 8 | Fault | Outputs status of protection circuits when pin 1 is high. V8 low indicates normal operation ; V8 high indicates current sense tripped. |

## Block Diagram



## Applications Information

## Functional Description (refer to block diagram)

The various MIC5013 functions are controlled via a logic block connected to the input pin 1. When the input is low, all functions are turned off for low standby current and the gate of the power MOSFET is also held low through $500 \Omega$ to an N -channel switch. When the input is taken above the turn-on threshold ( 3.5 V typical), the N -channel switch turns off and the charge pump is turned on to charge the gate of the power FET. A bandgap type voltage regulator is also turned on which biases the current sense circuitry.

The charge pump incorporates a 100 kHz oscillator and on-chip pump capacitors capable of charging 1 nF to 5 V above supply in $60 \mu \mathrm{~S}$ typical. The charge pump is capable of pumping the gate up to over twice the supply voltage. For this reason, a zener clamp ( 12.5 V typical) is provided between the gate pin 6 and source pin 4 to prevent exceeding the $\mathrm{V}_{\mathrm{GS}}$ rating of the MOSFET at high supplies.

The current sense operates by comparing the sense voltage at pin 3 to an offset version of the source voltage at pin 4. Current $l 2$ flowing in threshold pin 2 is mirrored and returned to the source via a $1 \mathrm{k} \Omega$ resistor to set the offset, or trip voltage. When ( $\mathrm{V}_{\text {SENSE }}-\mathrm{V}_{\text {SOURCE }}$ ) exceeds $\mathrm{V}_{\text {TRIP, }}$, the current sense trips and sets the current sense latch to turn off the power FET. An integrating comparator is used to reduce sensitivity to spikes on pin 3. The latch is reset to turn the FET back on by "recycling" the input pin 1 low and then high again.
A resistor $\mathrm{R}_{\text {TH }}$ from pin 2 to ground sets 12 , and hence $\mathrm{V}_{\text {TRIP. }}$ An additional capacitor $\mathrm{C}_{\text {TH }}$ from pin 2 to ground creates a higher trip voltage at turn-on, which is necessary to prevent high in-rush current loads such as lamps or capacitors from false-tripping the current sense.

When the current sense has tripped, the fault pin 8 will be high as long as the input pin 1 remains high. However, when the input is low the fault pin will also be low.

## Construction Hints

High current pulse circuits demand equipment and assembly techniques that are more stringent than normal low current lab practices. The following are the sources of pitfalls most often encountered during prototyping: Supplies: many bench power supplies have poor transient response. Circuits that are being pulse tested, or those that operate by pulse-width modulation will produce strange results when used with a supply that has poor ripple rejection, or a peaked transient response. Monitor the power supply voltage that appears at the drain of a high-side driver (or the supply side of the load in a low-side driver) with an oscilloscope. It is not uncommon to find bench power supplies in the 1 kW class that overshoot or undershoot by as much as $50 \%$ when pulse loaded. Not only will the load current and voltage measurements be affected, but it is possible to over-stress various components--especially electrolytic ca-pacitors-with possibly catastrophic results. A $10 \mu \mathrm{~F}$ supply bypass capacitor at the chip is recommended.

Residual Resistances: Resistances in circuit connections may also cause confusing results. For example, a circuit may employ a $50 \mathrm{~m} \Omega$ power MOSFET for low drop, but careless construction techniques could easily add 50 to $100 \mathrm{~m} \Omega$ resistance. Do not use a socket for the MOSFET. If the MOSFET is a TO-220 type package, make highcurrent drain connections to the tab. Wiring losses have a profound effect on high-current circuits. A floating millivoltmeter can identify connections that are contributing excess drop under load.

## Circuit Topologies

The MIC5013 is suited for use in high- or low-side driver applications with over-current protection for both currentsensing and standard MOSFETs. In addition, the MIC5013 works well in applications where, for faster switching times, the supply is bootstrapped from the MOSFET source output. Low voltage, high-side drivers (such as shown in the Test Circuit) are the slowest; their speed is reflected in the gate turn-on time specifications. The fastest drivers are the low-side and bootstrapped high-side types. Load current switching times are often much faster than the time to full gate enhancement, depending on the circuit type, the MOSFET, and the load. Turn-off times are essentially the same for all circuits (less than $10 \mu \mathrm{~S}$ to $\mathrm{V}_{\mathrm{GS}}=1 \mathrm{~V}$ ). The choice of one topology over another is based on a combination of considerations including speed, voltage, and desired system characteristics. Each topology is described in this section. Note that $I_{L}$, as used in the design equations, is the load current that just trips the over-current comparator.
Low-Side Driver with Current Shunt (Figure 2). The over-current comparator monitors $\mathrm{R}_{\mathrm{S}}$ and trips if $\mathrm{I}_{\mathrm{L}} \times \mathrm{R}_{\mathrm{S}}$ exceeds $\mathrm{V}_{\text {TRIP. }}$. $\mathrm{R}_{\text {TH }}$ is selected to produce the desired trip voltage.
As a guideline, keep $V_{\text {TRIP }}$ within the limits of 100 mV and $500 \mathrm{mV}\left(\mathrm{R}_{\mathrm{TH}}=3.3 \mathrm{k} \Omega\right.$ to $21 \mathrm{k} \Omega$ ). Thresholds at the high end offer the best noise immunity, but also compromise switch drop (especially in low voltage applications) and power dissipation.
The trip current is set higher than the maximum expected load current--typically twice that value. Trip point accuracy is a function of resistor tolerances, comparator offset (only a few millivolts), and threshold bias voltage (V2). The values shown in Figure 2 are designed for a trip current of 20 amperes. It is important to ground pin 4 at the current shunt $R_{S}$, to eliminate the effects of ground resistance.
A key advantage of the low-side topology is that the load supply is limited only by the MOSFET $\mathrm{BV}_{\text {DSS }}$ rating. Clamping may be required to protect the MOSFET drain terminal from inductive switching transients. The MIC5013 supply should be limited to 15 V in low-side topologies; otherwise, a large current will be forced through the gate clamp zener.

## Applications Information (Continued)



Figure 2. Low-Side Driver with Current Shunt

Low-side drivers constructed with the MIC501X family are also fast; the MOSFET gate is driven to near supply immediately when commanded ON. Typical circuits achieve 10 V enhancement in $10 \mu \mathrm{~S}$ or less on a 12 to 15 V supply.
High-Side Driver with Current Shunt (Figure 3). The comparator input pins (source and sense) float with the current sensing resistor ( $\mathrm{R}_{\mathrm{S}}$ ) on top of the load. R1 and R2 add a small, additional potential to $\mathrm{V}_{\text {TRIP }}$ to prevent falsetriggering of the over-current shutdown circuit with open or inductive loads. R1 is sized for a current flow of 1 mA , while R2 contributes a drop of 100 mV . The shunt voltage should be 200 to 500 mV at the trip point. The example of Figure 3 gives a 10A trip current when the output is near supply. The trip point is somewhat reduced when the output is at ground as the voltage drop across R1 (and therefore R2) is zero.

High-side drivers implemented with MIC5013 predrivers are self-protected against inductive switching transients. During turn-off an inductive load will force the MOSFET source 5 V or more below ground, while the predriver holds the gate at ground potential. The MOSFET is forced into conduction, and it dissipates the energy stored in the load inductance. The MIC5013 source and sense pins (3 and 4) are designed to withstand this negative excursion without damage. External clamp diodes are unnecessary.

Current Shunts ( $\mathrm{R}_{\mathrm{S}}$ ). Low-valued resistors are necessary for use at $R_{S}$.Values for $R_{S}$ range from 5 to $50 \mathrm{~m} \Omega$, at 2 to 10W. Worthy of special mention are Kelvin-sensed, "fourterminal" units supplied by a number of manufacturers $\dagger$ (see next page). Kelvin-sensed resistors eliminate errors caused by lead and terminal resistances, and simplify product assembly. $10 \%$ tolerance is normally adequate,


Figure 3. High-Side Driver with Current Shunt

## Applications Information (Continued)



Figure 4. Low-Side Driver with Current-Sensing MOSFET
and with shunt potentials of 200 mV thermocouple effects are insignificant. Temperature coefficient is important; a linear, $500 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ change will contribute as much as $10 \%$ shift in the over-current trip point. Most power resistors designed for current shunt service drift less than $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

Low-Side Driver with Current Sensing MOSFET (Figure 4). Several manufacturers now supply power MOSFETs in which a small sampling of the total load current is diverted to a "sense" pin. One additional pin, called "Kelvin source," is included to eliminate the effects of resistance in the source bond wires. Current-sensing MOSFETs are specified with a sensing ratio " S " which describes the relationship between the on-resistance of the sense connection and the body resistance "R" of the main source pin. Current sensing MOSFETs eliminate the current shunt required by standard MOSFETs.
The design equations for a low-side driver using a current sensing MOSFET are shown in Figure 4. "S" is specified on the MOSFET's datasheet, and "R" must be measured or estimated. $\mathrm{V}_{\text {TRIP }}$ must be less than $R \mathrm{XI}_{\mathrm{L}}$, or else $\mathrm{R}_{\mathrm{S}}$ will become negative. Substituting a MOSFET with higher on-resistance, or reducing $V_{\text {TRIP }}$ fixes this problem. $\mathrm{V}_{\text {TRIP }}=100$ to 200 mV is suggested. Although the load supply is limited only by MOSFET ratings, the MIC5013 supply should be limited to 15 V to prevent damage to the gate clamp zener. Output clamping is necessary for inductive loads.
" R " is the body resistance of the MOSFET, excluding bond resistances. $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ as specified on MOSFET data sheets includes bond resistances. A Kelvin-connected ohmmeter (using TAB and SOURCE for forcing, and SENSE and KELVIN for sensing) is the best method of
evaluating "R." Alternatively, "R" can be estimated for large MOSFETs ( $\mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \leq 100 \mathrm{~m} \Omega \text { ) by simply halving the stat- }}$ ed $\mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \text {, or by subtracting } 20 \text { to } 50 \mathrm{~m} \Omega \text { from the stated }}$ $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ for smaller MOSFETs.
High-Side Driver with Current Sensing MOSFET (Figure 1). The design starts by determining the value of " S " and "R" for the MOSFET (use the guidelines described for the low-side version). Let $\mathrm{V}_{\text {TRIP }}=100 \mathrm{mV}$, and calculate $\mathrm{R}_{\mathrm{S}}$ for a desired trip current. Next calculate $\mathrm{R}_{\text {TH }}$ and R1. The trip point is somewhat reduced when the output is at ground as the voltage drop across R1 is zero. No clamping is required for inductive loads, but may be added to reduce power dissipation in the MOSFET.

## Typical Applications

Start-up into a Dead Short. If the MIC5013 attempts to turn on a MOSFET when the load is shorted, a very high current flows. The over-current shutdown will protect the MOSFET, but only after a time delay of 5 to $10 \mu \mathrm{~S}$. The MOSFET must be capable of handling the overioad; consult the device's SOA curve. If a short circuit causes the MOSFET to exceed its $10 \mu$ SOA, a small inductance in series with the source can help limit di/dt to control the peak current during the 5 to $10 \mu \mathrm{~S}$ delay.
When testing short-circuit behavior, use a current probe rated for both the peak current and the high di/dt.

The over-current shutdown delay varies with comparator overdrive, owing to noise filtering in the comparator. A delay of up to $100 \mu \mathrm{~S}$ can be observed at the threshold of shutdown. A $20 \%$ overdrive reduces the delay to near minimum.

[^4]Applications Information (Continued)


Figure 5. Time-Variable Trip Threshold

Incandescent Lamps. The cold filament of an incandescent lamp exhibits less than one-tenth as much resistance as when the filament is hot. The initial turn-on current of a \#6014 lamp is about 70A, tapering to 4.4 A after a few hundred milliseconds. It is unwise to set the over-current trip point to 70A to accommodate such a load. A "resistive" short that draws less than 70A could destroy the MOSFET by allowing sustained, excessive dissipation. If the overcurrent trip point is set to less than 70A, the MIC5013 will not start a cold filament. The solution is to start the lamp with a high trip point, but reduce this to a reasonable value after the lamp is hot.

The MIC5013 over-current shutdown circuit is designed to handle this situation by varying the trip point with time (see Figure 5). $\mathrm{R}_{\text {TH } 1}$ functions in the conventional manner, providing a current limit of approximately twice that required by the lamp. R $\mathrm{R}_{\mathrm{TH} 2}$ acts to increase the current limit at turn-on to approximately 10 times the steady-state lamp current. The high initial trip point decays away according to a 20 mS time constant contributed by $\mathrm{C}_{\text {TH }}$. $\mathrm{R}_{\text {TH2 }}$ could be eliminated with $\mathrm{C}_{\mathrm{TH}}$ working against the internal $1 \mathrm{k} \Omega$ resistor, but this results in a very high over-current threshold. As a rule of thumb design the over-current circuitry in the conventional manner, then add the $\mathrm{R}_{\mathrm{TH} 2} / \mathrm{C}_{\mathrm{TH}}$ network to allow for lamp start-up. Let $\mathrm{R}_{\mathrm{TH} 2}=\left(\mathrm{R}_{\mathrm{TH} 1}{ }^{+10}\right)-1 \mathrm{k} \Omega$, and choose a capacitor that provides the desired time constant working against $\mathrm{R}_{\mathrm{TH} 2}$ and the internal $1 \mathrm{k} \Omega$ resistor.
When the MIC5013 is turned off, the threshold pin (2) appears as an open circuit, and $\mathrm{C}_{\mathrm{TH}}$ is discharged through $\mathrm{R}_{\mathrm{TH} 1}$ and $\mathrm{R}_{\mathrm{TH} 2}$. This is much slower than the turn-on time constant, and it simulates the thermal response of the filament. If the lamp is pulse-width modulated, the current limit will be reduced by the residual charge left in $\mathrm{C}_{\mathrm{TH}}$.
Modifying Switching Times. Do not add external capacitors to the gate to slow down the switching time. Add a re-


Figure 6. Bootstrapped High-Side Driver
sistor ( $1 \mathrm{k} \Omega$ to $51 \mathrm{k} \Omega$ ) in series with the gate of the MOSFET to achieve this result.

Bootstrapped High-Side Driver (Figure 6). The speed of a high-side driver can be increased to better than $10 \mu \mathrm{~S}$ by bootstrapping the supply off of the MOSFET source. This topology can be used where the load is pulse-width modulated ( 100 Hz to 20 kHz ), or where it is energized for only a short period of time ( $\leq 25 \mathrm{mS}$ ). If the load is left energized for a long period of time ( $>25 \mathrm{mS}$ ), the bootstrap capacitor will discharge and the MIC5013 supply pin will fall to $\mathrm{V}^{+}=\mathrm{V}_{\mathrm{DD}}-1.4$. Under this condition pins 3 and 4 will be held above $\mathrm{V}^{+}$and may false trigger the over-current circuit. A larger capacitor will lengthen the maximum "on" time; 1000 $\mu \mathrm{F}$ will hold the circuit up for 2.5 seconds, but requires more charge time when the circuit is turned off. The optional Schottky barrier diode improves turn-on time on supplies of less than 10 V .

Since the supply current in the "off" state is only a small leakage, the 100 nF bypass capacitor tends to remain charged for several seconds after the MIC5013 is turned off. In a PWM application the chip supply is actually much higher than the system supply, which improves switching time.
Electronic Circuit Breaker (Figure 7). The MIC5013 forms the basis of a high-performance, fast-acting circuit breaker. By adding feedback from FAULT to INPUT the breaker can be made to automatically reset. If an overcurrent condition occurs, the circuit breaker shuts off. The breaker tests the load every 18 mS until the short is removed, at which time the circuit latches ON. No reset button is necessary.
Opto-Isolated Interface (Figure 8). Although the MIC5013 has no special input slew rate requirement, the lethargic transitions provided by an opto-isolator may cause oscillations on the rise and fall of the output. The circuit shown

Applications Information (Continued)


Figure 7. 10-Ampere
Electronic Circuit Breaker

10 mA Control Input


Figure 8. Improved Opto-Isolator Performance
accelerates the input transitions from a 4 N35 opto-isolator by adding hysteresis. Opto-isloators are used where the control circuitry cannot share a common ground with the MIC5013 and high-current power supply, or where the control circuitry is located remotely. This implemenation is intrinsically safe; if the control line is severed the MIC5013 will turn OFF.

Fault-Protected Industrial Switch (Figure 9). The most common manual control for industrial loads is a push button on/off switch. The "on" button is physically arranged in a recess so that in a panic situation the "off" button, which extends out from the control box, is more easily pressed. This circuit is compatible with control boxes such as the CR2943 series (GE). The circuit is configured so that if

Figure 9. 50-Ampere Industrial Switch
both switches close simultaneously, the "off" button has precedence. If there is a fault condition the circuit will latch off, and it can be reset by pushing the "on" button.

This application also illustrates how two (or more) MOSFETs can be paralleled. This reduces the switch drop, and distributes the switch dissipation into multiple packages.

High-Voltage Bootstrap (Figure 10). Although the MIC5013 is limited to operation on 7-32V supplies, a floating bootstrap arrangement can be used to build a highside switch that operates on much higher voltages. The MIC5013 and MOSFET are configured as a low-side driver, but the load is connected in series with ground. The high speed normally associated with low-side drivers is retained in this circuit.

Power for the MIC5013 is supplied by a charge pump. A 20 kHz square wave ( $15 \mathrm{Vp-p}$ ) drives the pump capacitor and delivers current to a $100 \mu \mathrm{~F}$ storage capacitor. A zener diode limits the supply to 18 V . When the MIC5013 is off, power is supplied by a diode connected to a 15 V supply. The circuit of Figure 8 is put to good use as a barrier between low voltage control circuitry and the 90 V motor supply.
Half-Bridge Motor Driver (Figure 11). Closed loop control of motor speed requires a half-bridge driver. This topology presents an extra challenge since the two output devices should not cross conduct (shoot-through) when switching. Cross conduction increases output device power dissipation and, in the case of the MIC5013, could trip the overcurrent comparator. Speed is also important, since PWM control requires the outputs to switch in the 2 to 20 kHz range.

The circuit of Figure 11 utilizes fast configurations for both the top- and bottom-side drivers. Delay networks at each input provide a $2-3 \mu \mathrm{~S}$ dead time effectively eliminating
cross conduction. Both the top- and bottom-side drivers are protected, so the output can be shorted to either rail without damage.
The top-side driver is based on the bootstrapped circuit of Figure 6, and cannot be switched on indefinitely. The bootstrap capacitor ( $1 \mu \mathrm{~F}$ ) relies on being pulled to ground by the bottom-side output to recharge. This limits the maximum duty cycle to slightly less than $100 \%$.
Two of these circuits can be connected together to form an H -bridge. If the H -bridge is used for locked antiphase control, no special considerations are necessary. In the case of sign/magnitude control, the "sign" leg of the H-bridge should be held low (PWM input held low) while the other leg is driven by the magnitude signal.
If current feedback is required for torque control, it is available in chopped form at the bottom-side driver's $22 \mathrm{~m} \Omega$ current-sensing resistor.

Time-Delay Relay (Figure 12). The MIC5013 forms the basis of a simple time-delay relay. As shown, the delay commences when power is applied, but the $100 \mathrm{k} \Omega /$ 1N4148 could be independently driven from an external source such as a switch or another high-side driver to give a delay relative to some other event in the system.

Hysteresis has been added to guarantee clean switching at turn-on. Note that an over-current condition latches the relay in a safe, OFF condition. Operation is restored by either cycling power or by momentarily shorting pin 1 to ground.
Motor Driver with Stall Shutdown (Figure 13). Tachometer feedback can be used to shut down a motor driver circuit when a stall condition occurs. The control switch is a 3 -way type; the "START" position is momentary and forces the driver ON. When released, the switch returns to the "RUN" position, and the tachometer's output is used to hold the MIC5013 input ON. If the motor slows down, the
 Bootstrapped Driver

## Applications Information (Continued)

tach output is reduced, and the MIC5013 switches OFF. Resistor "R" sets the shutdown threshold. If the output current exceeds 30A, the MIC5013 shuts down and remains in that condition until the momentary "RESET" button is pushed. Control is then returned to the START/RUN/STOP switch.


Figure 11. Half-Bridge Motor Driver


Figure 12. Time-Delay Relay with 30A Over-Current Protection


Figure 13. Motor Stall Shutdown

Applications Information (Continued)

## Gate Control Circuit

When applying the MIC5013, it is helpful to understand the operation of the gate control circuitry (see Figure 14). The gate circuitry can be divided into two sections: 1) charge pump (oscillator, Q1-Q5, and the capacitors) and 2) gate turn-off switch (Q6).
When the MIC5013 is in the OFF state, the oscillator is turned off, thereby disabling the charge pump. Q5 is also turned off, and Q6 is turned on. Q6 holds the gate pin (G) at ground potential which effectively turns the external MOSFET off.
Q6 is turned off when the MIC5013 is commanded on. Q5 pulls the gate up to supply (through 2 diodes). Next, the charge pump begins supplying current to the gate. The gate accepts charge until the gate-source voltage reaches 12.5 V and is clamped by the zener diode.

A 2-output, three-phase clock switches Q1-Q4, providing a quasi-tripling action. During the initial phase Q4 and Q2 are ON. C1 is discharged, and C2 is charged to supply through Q5. For the second phase Q4 turns off and Q3 turns on, pushing C2 above supply (charge is dumped into
the gate). Q3 also charges C1. On the third phase Q2 turns off and Q1 turns on, pushing the common point of the two capacitors above supply. Some of the charge in C1 makes its way to the gate. The sequence is repeated by turning Q2 and Q4 back on, and Q1 and Q3 off.
In a low-side application operating on a 12 to 15 V supply, the MOSFET is fully enhanced by the action of Q5 alone. On supplies of more than approximately 14 V , current flows directly from Q5 through the zener diode to ground. To prevent excessive current flow, the MIC5013 supply should be limited to 15 V in low-side applications.
The action of Q5 makes the MIC5013 operate quickly in low-side applications. In high-side applications Q5 precharges the MOSFET gate to supply, leaving the charge pump to carry the gate up to full enhancement 10 V above supply. Bootstrapped high-side drivers are as fast as lowside drivers since the chip supply is boosted well above the drain at turn-on.

Figure 14. Gate Control Circuit Detail

## Latched Drivers

## SECTION 3: LATCHED DRIVERS

Page
Latched Driver Selection Guide ............................................................................................ 3-2
MIC4807 80V, 8-Channel, Addressable Low Side Driver .......................................... 3-3
AN-2 MIC4807 Display Dimmer ................................................................................ 3-11
MIC5800/5801 Parallel Input Latched Drivers .......................................................... 3-15
MIC58P01 Protected Parallel Input Latched Driver ................................................... 3-19
MIC5821/5822/5823 Serial Input Latched Drivers .................................................... 3-23
MIC5841/5842/5843 8-Bit Serial Input Latched Drivers ............................................ 3-27
MIC58P42 Protected 8-Bit Serial Input Latched Driver .............................................. 3-33
MIC59P50 Protected 8-Bit Parallel Input Latched Driver .......................................... 3-38
MIC59P60 Protected 8-Bit Serial Input Latched Driver ............................................. 3-42

All Micrel Latched Drivers are available in die form. Special package options available on most latched drivers: please contact factory for details.

| DEVICE |  |  |  |  |  |  |  | PACKAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MIC4807 Protected Addres- | 8 | 80 | 200 | - |  | - | A | 18 Pin CerDIP |
| sable Low Side Driver | 8 | 80 | 200 | - |  | - | B | 18 Pin PDIP |
| MIC5800 Latched Driver | 4 | 50 | 500 | - |  |  | B | 14 Pin PDIP |
| MIC5801 Latched Driver | 8 | 50 | 500 | - |  | . | B | 22 Pin PDIP |
| MIC58P01 Protected Latched Driver | 8 | 70 | 500 | - |  | - | B | 22 Pin PDIP |
| MIC5821 Serial Input Latched Driver | 8 | 50 | 500 |  | - |  | B | 16 Pin PDIP |
| MIC5822 Serial Input Latched Driver | 8 | 80 | 500 |  | - |  | B | 16 Pin PDIP |
| MIC5823 Serial Input Latched Driver | 8 | 100 | 500 |  | - |  | B | 16 Pin PDIP |
| MIC5841 Serial Input Latched Driver | 8 | 50 | 500 |  | - | - | B | 18 Pin PDIP |
| MIC5842 Serial Input Latched Driver | 8 | 80 | 500 |  | - | - | B | 18 Pin PDIP |
| MIC58P42 Protected Serial Input Latched Driver | 8 | 70 | 500 |  | - | - | B | 18 Pin PDIP |
| MIC5843 Serial Input Latched Driver | 8 | 100 | 500 |  | - | - | B | 18 Pin PDIP |
| MIC59P50 Protected Parallel Input Latched Driver | 8 | 70 | 500 | - |  | - | B | 24 Pin PDIP |
| MIC59P60 Protected Serial Input Latched Driver | 8 | 70 | 500 |  | - | - | B | 20 Pin PDIP |
| Temperature Code: | $\begin{aligned} & -55 \\ & -40 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{C} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & 0+12 \\ & 0+85 \end{aligned}$ | $\begin{aligned} & 25^{\circ} \\ & 5^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |  |

## General Description

The MIC4807 is an 80 V , 8 -channel, addressable low side driver with latch and TTLCMOS compatible logic inputs. Each logic input is composed of a comparator with a 1.4 V bandgap-derived reference serving as the trip point. The address ( $\mathrm{A}_{\mathbb{N}}, \mathrm{B}_{\mathbb{N}}$, and $\mathrm{C}_{\mathbb{N}}$ ) and Data-in logic inputs have an internal $50 \mu \mathrm{~A}$ pull-up current source, while the Output Enable (OE), $\overline{\mathrm{Chip}} \overline{\text { Select ( }}(\overline{\mathrm{CS}}$ ), and Clear logic inputs have an internal $75 \mu$ A pull-down sink. If the logic lines to the MIC4708 are severed, these currents guarantee that the outputs will turn OFF.

Individual latches in the MIC4807 are selected by a binary address presented at inputs $A_{\mathbb{N}}, B_{\mathbb{N}}$ and $C_{\mathbb{N}}$. Data-in is directed to the addressed latch while CS is held low, allowing an individual output to be pulse-width modulated. When CS is set high again, the last Data-in is stored in the latch. If Datain $=$ " 1 ", the addressed output is turned on, and if Data-in=" 0 ", the addressed output is turned off.

Information presented to Data-in and the address inputs is transferred to the latches while $\overline{\mathrm{CS}}$ is pulled low. For application, where several outputs must be (Continued)

## Features

- $4.5 \mathrm{~V}-16 \mathrm{~V}$ operation
- Eight $80 \mathrm{~V}, 100 \mathrm{~mA}$ outputs
- Off-state leakage less than $10 \mu \mathrm{~A}$ at $25^{\circ} \mathrm{C}$
- Short circuit proof
- Thermal shutdown with hysteresis
- DMOS output devices ( $\mathrm{R}_{\mathrm{ON}} \leq 7 \Omega$ at $25^{\circ} \mathrm{C}$ )


## Applications

- Lamp Drivers
- Solenoid Drivers
- Display Drivers
- Electroluminescent
- Vacuum Fluorescent
- Plasma
- Relay Drivers
- Print Head Drivers
- Heater Drivers
- Power Semiconductor Drivers
- Security Systems
- Environmental Controls
- Process Controllers


## Pin Diagram



## Ordering Information

| Part <br> Number | Operating <br> Temperature-Range | Package |
| :---: | :---: | :---: |
| MIC4807AJB | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | 18 Lead Ceramic DIP |
| MIC4807BN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | 18 Lead Plastic DIP |

## Block Diagram



## General Description (Continued)

turned on simultaneously, Gray Code address sequencing can be applied to Ain, Bin, Cin, while Data-in is held high and $\overline{\mathrm{CS}}$ is held low. Data-in will be transferred to each address in turn, without the need to toggle $\overline{\mathrm{CS}}$. Similarly, a set of outputs could be simultaneously turned off by setting Data-in low. Gray Code ensures that no intermediate addresses are inadvertently accessed. A typical Gray Code is $0,1,3,2,6$, 7, 5, 4.
Each output drive circuit has a high-voltage, power DMOS device configured as a transconductance loop. This loop limits the output current to typically 200 mA . While current limiting keeps the output device within its allowable safeoperating area (SOA), the power dissipation may be excessive. Long-term survival is guaranteed by thermal shutdown.
When operated below current limit, the outputs appear as small-valued resistors (typically $5.1 \Omega$ at $25^{\circ} \mathrm{C}$ ) connected to ground. The "ON" resistance ( $\mathrm{R}_{\mathrm{ON}}$ ) has a strong, positive
temperature coefficient (approximately $7500 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) which promotes current sharing if two or more outputs are paralleled.
Absolute Maximum Ratings (Notes 1, 2 and 3 )

| Output Voltage ( $\mathrm{V}_{\text {OUT }}$, OFF) | 100 V |
| :---: | :---: |
| Supply Voltage (VD) | 16.5 V |
| Logic Input Voltage ( $\mathrm{V}_{\text {IN }}$ ) | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5$ |
| Continuous Output Current (lout) | Internally Limited |
| Power Dissipation ( $\mathrm{P}_{\mathrm{D}}$, Note 2) | Internally Limited |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ): |  |
| B Version | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| A version | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature ( $\mathrm{T}_{\text {JMAX }}$ ) | ) $150^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| $\theta_{J A}-$ Plastic DIP | $130^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{J A}-$ Ceramic DIP | $90^{\circ} \mathrm{C} / \mathrm{W}$ |

Electrical Characteristics: (Note 6) MIC4807BN, $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$ unless otherwise specified (see Test Circuit).

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply Voltage |  | 4.5 |  | 16 | V |
| IDD | Supply Current | $\begin{aligned} & O E=L(\text { Note 3) } \\ & O E=H(\text { Note } 4) \end{aligned}$ |  | $\begin{aligned} & 5.5 \\ & 1.5 \end{aligned}$ | $\begin{gathered} 10 \\ 3 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {IN }}(0)$ | Logic Input Voltage | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 16 \mathrm{~V}$ |  |  | 0.8 | v |
| $\mathrm{V}_{\text {IN }}$ (1) |  |  | 2.0 |  |  | V |
| IN (0) | Logic Input Current for $\mathrm{A}_{1 \mathrm{~N}}$, $\mathrm{B}_{\mathrm{IN}}, \mathrm{C}_{\mathrm{IN}}$, and Data-in | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -100 | -70 | -25 | $\mu \mathrm{A}$ |
| $\ln (1)$ | Logic Input Current for $\overline{\mathrm{CS}}$, OE, and Clear | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ | 25 | 130 | 250 | $\mu \mathrm{A}$ |
| Iout | Output Leakage Current | $\mathrm{OE}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=80 \mathrm{~V}$ |  | 1 | 10 | $\mu \mathrm{A}$ |
| Ron | Output "ON" Resistance | Output is $\mathrm{ON}, \mathrm{V}_{\text {OUT }}=0.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 5.1 | 7 | $\Omega$ |
| Isc | Short Circuit Current | Output is ON, VOUT $=50 \mathrm{~V}$ $10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 15 \mathrm{~V}$ (Note 5) | 140 | 190 | 250 | mA |
| $V_{\text {OUT }}$ | Output Voltage (OFF) |  |  |  | 80 | V |
| Vout | Output Voltage (ON) | $\begin{aligned} & \text { lOUT }=50 \mathrm{~mA}, V_{D D}=10 \mathrm{~V} \\ & \text { IOUT }=100 \mathrm{~mA}, V_{D D}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 0.26 \\ & 0.51 \end{aligned}$ | $\begin{gathered} 0.35 \\ 0.7 \end{gathered}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
|  | Data and Address Set-up Time | $V_{D D}=10 \mathrm{~V}$ for all timing tests (A, see Timing Diagram) | 400 |  |  | nS |
|  | Data and Address Hold Time | (B) | 50 |  |  | nS |
|  | $\overline{\text { CS Pulse Width }}$ | (C) | 500 |  |  | ns |
|  | Turn-on Delay | (D) |  |  | 2.5 | nS |

Electrical Characteristics: (Note 6) MIC4807BN, $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$ unless otherwise specified (see Test Circuit).

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Turn-Off Delay | (E) |  |  | 2.5 | $\mu \mathrm{~S}$ |
|  | Output Disable <br> Response Time | (F) |  |  | 2 | $\mu \mathrm{~S}$ |
|  | Output Enable <br> Response Time | (G) |  |  | 2 | $\mu \mathrm{~S}$ |
|  | $\overline{\text { Clear Response Time }}$ | (H) |  |  | 2.5 | $\mu \mathrm{~S}$ |
|  | $\overline{\text { Clear Pulse Width }}$ | (I) | 500 |  |  | nS |

Electrical Characteristics: (Note 6) MIC4807AJB, $T_{A}=55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$ unless otherwise specified (see Test Circuit).

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Supply Voltage |  | 4.5 |  | 16 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Supply Current | $\begin{array}{l}\mathrm{OE}=\mathrm{L}(\text { (Note } 3) \\ \mathrm{OE}=\mathrm{H}(\text { Note } 4)\end{array}$ |  |  | $\begin{array}{c}15 \\ 4\end{array}$ | mA |
| mA |  |  |  |  |  |  |$]$

Electrical Characteristics: (Note 6) MIC4807BN, $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$ unless otherwise specified (see Test Circuit).

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Turn-Off Delay | (E) |  |  | 5 | $\mu \mathrm{~S}$ |
|  | Output Disable <br> Response Time | (F) |  | 4 | $\mu \mathrm{~S}$ |  |
|  | Output Enable <br> Response Time | (G) |  |  | 4 | $\mu \mathrm{~S}$ |
|  | $\overline{\text { Clear Response Time }}$ | (H) | 1000 |  | 5 n |  |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified operating ratings.
Note 2: The junction temperature is internally limited by a thermal shutdown circuit. The maximum power dissipation is a function of TJMAX, $\theta_{\mathrm{JA}}$, and $\mathrm{T}_{\mathrm{A}}$. The maximum allowable power dissipation at any ambient temperature is $\mathrm{P}_{\mathrm{D}}=\left(\mathrm{T}_{\mathrm{JMAX}}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$. If this dissipation is exceeded, the die temperature will rise above $150^{\circ} \mathrm{C}$, and the MIC4807 will go into thermal shutdown.
Note 3: All outputs are off when OUTPUT ENABLE is pulled low.
Note 4: All outputs are turned on during this test.
Note 5: Pulse testing is used to avoid thermal shutown.
Note 6: Minimum and Maximum limits are tested and $100 \%$ guaranteed over the temperature range specified. Typicals are measured at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.

## Timing Diagram



## Test Circuit and AC Waveform Measurement Standards



## Equivalent Logic Diagram



Truth Table

| $\overline{\text { CS }}$ | Clear | Data-In | $\mathrm{C}_{\text {IN }}$ | $\mathrm{B}_{\text {IN }}$ | $\mathrm{A}_{\text {IN }}$ | OE | $\mathrm{HVOUT}_{0}$ | $\mathrm{HVOUT}_{1}$ | $\mathrm{HVOUT}_{2}$ | $\mathrm{HVOUT}_{3}$ | $\mathrm{HVOUT}_{4}$ | $\mathrm{HVOUT}_{5}$ | $\mathrm{HVOUT}_{6}$ | $\mathrm{HVOUT}_{7}$ | Functional Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{x}$ | L | X | X | X | X | X | H | H | H | H | H | H | H | H | Clear |
| H | H | X | X | X | X | H | P | P | P | P | P | P | P | P | Memory |
| L | H | D | L | L | L | H | $\overline{\mathrm{D}}$ | P | P | P | P | P | P | P | Address HVOUT ${ }_{0}$ |
| L | H | D | L | L | H | H | P | $\overline{\mathrm{D}}$ | P | P | P | P | P | P | Address HVOUT 1 |
| L | H | D | L | H | $L$ | H | P | P | $\overline{\mathrm{D}}$ | P | P | P | P | P | Address HVOUT 2 |
| L | H | D | L | H | H | H | P | P | P | $\overline{\mathrm{D}}$ | P | P | P | P | Address HVOUT 3 |
| L | H | D | H | L | L | H | P | P | P | P | $\overline{\mathbf{D}}$ | P | P | P | Address HVOUT 4 |
| L | H | D | H | L | H | H | P | P | P | P | P | $\overline{\text { D }}$ | P | P | Address HVOUT 5 |
| $L$ | H | D | H | H | L | H | P | P | P | P | P | P | $\overline{\text { D }}$ | P | Address HVOUT 6 |
| L | H | D | H | H | H | H | P | P | P | P | P | P | P | $\overline{\text { D }}$ | Address $\mathrm{HVOUT}_{7}$ |
| x | X | X | X | X | X | L | H | H | H | H | H | H | H | H | Blanking |

L = Low Logic Level
H = High Logic Level
D = Data (High or Low)

X = Don't Care
$\mathbf{P}=$ Previous State

## Typical DC Output Characteristics for the "On" State:

( $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ and $\mathrm{T}=25^{\circ} \mathrm{C}$ unless other wise specified)

$$
\begin{aligned}
& -V_{D D}=10 \mathrm{~V} \\
& --V_{D D}=15 \mathrm{~V}
\end{aligned}
$$


but FOR SEPARATE Voo'S



EXPANDED VERSION OFSHORT
CIRCUIT CURRENT FOR LOW
OUTPUT VOLTAGE (Vout)

lout AT 3 TEMPERATURES


ON RESISTANCE (Ron)


## Pin Description

| Pin No. | Pin Name | Functional Description |
| :---: | :---: | :---: |
| 5 | Ground | Electrical ground to chip substrate. |
| 12 | $\mathrm{V}_{\text {D }}$ | Positive logic supply voltage ( $10 \mathrm{~V}-15 \mathrm{~V}$ ). |
| $\begin{gathered} 1,2,8 \\ 9,10,11 \\ 17,18 \end{gathered}$ | $\mathrm{HVOUT}_{0}$ through HVOUT ${ }_{7}$ | These are the high voltage (HV) open outputs, each of which is capable of sinking 100 mA when switched on, and standing off 80 V when switched off. In addition, each output channel is equipped with an analog current limiter to protect it from shorts to the positive high voltage supply. When an output is shorted (up to 80 V ), a maximum of 225 mA ( 200 mA nominal) will flow through it to ground. |
| 13, 14, 15 | $\mathrm{C}_{\mathbb{N}}, \mathrm{B}_{\mathbb{N}}, \& \mathrm{~A}_{\mathbb{N}}$ | When these inputs are combined together they form the $B C D$ address used to select the desired output. Each input is TTL compatible with an internal pull-up current source of 50 mA . |
| 6 | CS | When $\overline{\mathrm{CS}}$ is at logic " 0 " the device is actively addressed, and when $\overline{\mathrm{CS}}$ is at logic "1" the decoded address and input Data are inhibited, making the part unaddressable. $\overline{\mathrm{CS}}$ is TTL compatible with an internal pull-down current sink of $75 \mu \mathrm{~A}$. |
| 7 | $\overline{\text { Clear }}$ | $\overline{\text { Clear resets all the outputs to the off state when pulled to logic " } 0 \text { ", and is }}$ TTL compatible with an internal pull-down current sink of $75 \mu \mathrm{~A}$. |
| 16 | Data-in | Data-in determines the state of the output being addressed. When Datain is at logic " 0 " the addressed output is turned off, and when Data-in is at logic " 1 " the addressed output is turned on. Data-in is TTL compatible with an internal pull-up current source of $50 \mu \mathrm{~A}$. |
| 4 | OE | OE allows the bank of eight outputs to be duty cycled together. When OE is at logic "1" the outputs are enabled to follow their respective latches, and when OE is at logic " 0 " all the outputs are turned off. OE is TTL Compatible with a pull-down current sink of $75 \mu \mathrm{~A}$. |

# Application Note 2 

by Mitchell Lee


#### Abstract

The MIC4807 is an 8 channel, addressable low side driver is guaranteed to deliver 100 mA minimum at up to 80 V , per channel. This note discusses the operation of the MIC4807 and shows how it can be used as a display driver with dimming for incandescent indicators.


## Introduction

The MIC4807 contains 8 low side drivers that are controlled by addressable latches (see Figure 1). Opendrain, N-channel MOSFETs of approximately $5.1 \Omega$ "on" resistance are used as output devices. The MOSFETs are designed for operation to 80 V .

Each output is controlled by its own addressable latch; the latches are selected by a 3 -bit parallel address ( $\mathrm{A}_{\text {in }}$, $\mathrm{B}_{\text {in }}$, and $\mathrm{C}_{\text {in }}$ ). A " 1 " at the data input turns the corresponding MOSFET on.

Power ICs demand protection from excessive current and dissipation, and to this end the MIC4807 includes short-circuit current limiting and thermal shutdown. In fact, the chip can withstand a dead short to 80 V without damage. The output limits at typically 200 mA , and the chip is guaranteed to deliver 100 mA minimum over temperature. While current limiting provides short-term protection from load faults, thermal shutdown protects against sustained fault conditions by shutting off all outputs when the die temperature exceeds $150^{\circ} \mathrm{C}$. Current limiting and thermal shutdown are indispensable, yet they are sorely lacking in many other functionally similar ICs where the implementation of protection circuits is left as an exercise for the user.

## Incandescent Lamp Characteristics

Owing to their superior light output, incandescent lamps are preferred over other display devices for use in bright environments. Unfortunately, incandescent lamps have a number of characteristics that make them difficult to work with in practical applications. For example, lamps do not lend themselves to multiplexing. It is technically possible to multiplex lamps by a higher-than-rated supply voltage in conjunction with PWM techniques to control filament power dissipation.

A major pitfall of multiplexing is reliability. If the multiplex circuit fails to advance for any reason (power-up phenomenon, slow or stuck oscillator, etc.) the lamps will burn out instantly. In addition, the switched current increases proportionally with the supply voltage, necessitating larger switches.

Since multiplexing is impractical, each lamp must have its own dedicated driver. This adds circuit overhead not only in the number of drivers, but also in terms of communicating with the drivers.

The brightness of an Incandescent lamp is an asset in brightly illuminated environments, but what happens at night? Under contrasting conditions of low ambient light levels, the bright display can temporarily blind persons viewing it. Examples of environments with wide-ranging light levels include the cockpit of an airplane, or the operator's cab on farm or construction machinery. A dimming feature is highly desirable for any incandescent display.


Figure 1. MIC4807 Block Diagram

Unlike LEDs, incandescent lamps require more current and voltage than 5 V digital logic circuits can deliver. In particular, lamps draw an appreciable inrush current because the filament resistance is much lower when cold than when hot. Inrush currents of 10 times rated operating current are not uncommon. This impacts both the current rating of the driver and the lifetime of the lamp. Among other contributing factors, lamp lifetime is limited by the severe thermal shock experienced at turn-on.

## Display Driver

Figure 2 shows a practical display driver circuit using the MIC4807. \#1835 miniature lamps were selected for use on a loosely regulated " 48 V " system supply, which normally ran about $110 \%$ rated voltage. The \#1835 lamp is specified at 55 V and 50 mA , and it can easily withstand $\pm 15 \%$ variations in a 48 V supply without loss of rated life. The lamps are housed in \#31099 (GTE/Sylvania) in-
dicator assemblies. Output current limit precludes the possibility of chip destruction from short circuit conditions such as arise when a lamp socket is "tested" for power with the conductive end of a screwdriver. Long-term short circuits (wiring faults) are handled by the MIC4807's thermal shutdown circuit.

When the MIC4807 cold-starts a \#1835 lamp, the output is immediately driven into current limit since it cannot deliver the full inrush current. The cold resistance of a \#1835 lamp is approximately $94 \Omega$; an initial current of 585 mA would flow if connected directly to 55 V . The MIC4807 current limit is typically 200 mA at room temperature, which reduces the thermal shock at turn-on and increases lamp lifetime. Note that applying 200 mA to the cold filament is equivalent to an initial lamp voltage of only 18.8 V .


Figure 2. MIC4807 Display Controller with PWM Dimming

## Display Dimming

Dimming is achieved by pulse-width modulation applied to the OUTPUT ENABLE (OE) pin. Since OUTPUT ENABLE acts on all 8 channels, the lamps are simultaneously dimmed by one control signal and maintain equal brightness, regardless of the dimming level.
An LM358 dual op-amp forms the basis of a variable PWM. The control range extends from completely off to completely on, and to any intermediate brightness level.
The PWM frequency ( 400 Hz ) is considerably higher than the filament's thermal time constant, so the filament's resistance (and temperature) changes very little between "on" and "off" periods. Figure 3 shows the pulsed filament current in a PWM application for a single \#1835 lamp as a function of duty cycle. Lamp manufacturers recommend a PWM frequency of at least 400 Hz to eliminate aging effects associated with thermal cycling. At an extremely dim 10\% duty cycle, a \#1835 lamp accepts current pulses of 90 mA on a 55 V supply, exhibiting a filament resistance of $611 \Omega$. At $100 \%$ duty cycle the current falls to 50 mA , at a resistance of $1100 \Omega$. In any dimming circuit the driver circuitry must be sized to deliver the pulsed, low duty cycle current required by the relatively cool filament. This is typically twice the rated ( $100 \%$ duty cycle) lamp current.

## MIC4807 Programming

The MIC4807 programming interface consists of a 3 -bit address, a data line, and two control lines (see Figure 2). CLEAR is straightionward; a low on this pin asynchronously clears the internal latches to turn all outputs off.


Figure 3. Pulsed Filament Current vs. Duty Cycle

Programming is accomplished by addressing an output, presenting the desired data ( $1=\mathrm{ON}, 0=\mathrm{OFF}$ ), and strobing CHIP SELECT with a logic low. DATA is transferred to the addressed output on the falling edge of CHIP SELECT, and is latched in place when CHIP SELECT returns to a high state. In larger displays, CHIP SELECT serves as a means of controlling several MIC4807s while the address, OUTPUT ENABLE, CLEAR, and DATA lines are paralleled.

For bench testing purposes a personal or laptop/portable computer is quite useful. A parallel printer port is commonly available and serves as a convenient means of programming one or more MIC4807s. Software changes can be made quickly and easily and, depending on the programming language used, the program can be stepped manually so that each bit can be checked "on the fly." This presents no problems because the MIC4807 is fully static.
An evaluation program written in BASIC is listed in Figure 4. The program consists of 5 parts. The control/ input section is lines 100 through 130. This portion scans the keyboard, and branches to other parts of the program depending on which key is pressed. A line return" branches to lines 3000 through 3030 where the MIC4807 is cleared and the computer's record of the MIC4807 latch states [ 8 -element array $\mathrm{D}(\mathrm{A})$ ] is cleared. Execution then returns to lines 100 through 130. A "?" invokes a lamp test function--all of the outputs are turned on by lines 2000 through 2060. Pressing any other key reprograms the MIC4807 with the original data, and returns execution to lines 100 through 130. Pressing any number from 1 to 8 toggles the associated output on or off (lines 1000 through 1020). Lines 4000 through 4020 are accessed from several points in the program; these lines write data to a given address by toggling CHIP SELECT.

The parallel output word is given a value according to which MIC4807 pins should be high or low at any given time. $A_{i n}$ has a numeric (decimal) value of $1, \mathrm{~B}_{\text {in }}=2$, $\mathrm{C}_{\text {in }}=4$, DATA $=8$, CHIP SELECT $=16$, and CLEAR $=32$ to represent a logical "1" at each pin. The port number (8) specified in the "OUT" statements will vary from computer to computer. While final evaluation of data communications must be carried out with the actual host processor, using a computer during the debugging phase of the display design is most helpful.

An equivalent block diagram of the MIC4807 logic circuitry is shown in Figure 5. Note that CHIP SELECT, DATA, CLEAR, AND OUTPUT ENABLE operate on all channels in parallel. The address decoder determines to which latch CHIP SELECT is directed. DATA has no effect on the other latches as their clocking signals remain low.

```
REM MIC4807 CONTROL PROGRAM
GOSUB 3000
    REM A=1,B=2,C=4,DATA=8,CS=16,CLR=32
100 A$=1NKEY$: |F A$="". THEN GOTO 100 ELSE
LET A=ASC(A$)-49
110 IF A=-36 THEN GOSUB 3000
120 IF A=14 THEN GOSUB 2000
130 IF A<O OR A>? THEN GOTO 100
1000 D(A)=8-D(A)+2*A+96:REM TOGGLE OUTPUT
1010 GOSUB 4000
1020 GOTO 100
2000 REM "?" TURNS ON ALL OUTPUTS FOR TEST
2010 FOR A=0 TO ?
2020 OUT 8,A+56:OUT 8,A+40:OUT 8,A+56
2030 NEXT A
2040 IF INKEY$="" THEN GOTO 2040
2050 FOR A=0 TO ?:GOSUB 4000:NEXT A
2060 RETURN
3000 REM CLEAR DISPLAY RND MEMORY
3010 OUT 8,16:OUT 8,48
3020 FOR A=0 TO ?:D(A)=A+48:NEXT A
3 0 3 0 ~ R E T U R N
4 0 0 0 ~ R E M ~ C O M M U N I C R T I O N S ~ D R I U E R ~
4010 OUT 8,D(A):OUT 8,D(A)-16:OUT 8,D(A)
4 0 2 0 ~ R E T U R N
9999 END
```

Figure 4. MIC4807 Control Program Listing


Figure 5. Block Diagram of Logic Circuitry

## Latched Drivers

## Preliminary Information

## General Description

The MIC5800/5801 latched drivers are high-voltage, highcurrent integrated circuits comprised of four or eight CMOS data latches, a bipolar Darlington transistor driver for each latch, and CMOS control circuitry for the common CLEAR, STROBE, and OUTPUT ENABLE functions.
The bipolar/MOS combination provides an extremely lowpower latch with maximum interface flexibility. The MIC5800 contains four latched drivers and the MIC5801 contains eight latched drivers.
Data input rates are greatly improved in these devices. With a 5 V supply, they will typically operate at better than 5 MHz . With a 12 V supply, significantly higher speeds are obtained.

The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull-up resistors. The bipolar outputs are suitable for use with relays, solenoids, stepping motors, LED or incandescent displays, and other high-power loads.
Both units have open-collector outputs and integral diodes for inductive load transient suppression. The output transistors are capable of sinking 500 mA and will sustain at least 50 V in the OFF state. Because of limitations on power package

## Features

- 4.4 MHz Minimum Data Input Rate
- High-Voltage, High-Current Outputs
- Output Transient Protection
- CMOS, PMOS, NMOS, TTL Compatible Inputs
- Internal Pull-Down Resistors
- Low-Power CMOS Latches


## Ordering Information

| Part Number | Temperature Range | Package |
| :---: | :---: | :---: |
| MIC5800BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Plastic DIP |
| MIC5801BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 22-pin Plastic DIP |

Functional Diagram


## Pin Configurations

MIC5800


MIC5801

dissipation, the simultaneous operation of all drivers at maximum rated current can only be accomplished by a reduction in duty cycle. Outputs may be paralleled for higher load current capability.

MIC5800, the 4-latch device, is packaged in a standard 14 -pin dual in-line plastic package. MIC5801, the 8 -latch device, is supplied in a 22 -pin dual in-line plastic package with lead spacing on 0.400 " ( 10.16 mm ) centers. To simplify circuit board layout, all outputs are opposite their respective inputs.
Absolute Maximum Ratings: (Notes 1, 2, 3) at $+25^{\circ} \mathrm{C}$ Free-Air Temperature
Output Voltage, $\mathrm{V}_{\text {CE }}$ ..... 50 V
Supply Voltage, VDD ..... 15 V
Input Voltage Range, $\mathrm{V}_{\mathrm{IN}} \quad-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Continuous Collector Current, IC ..... 500 mA
Package Power Dissipation
MIC5800(Note 1)1.6 W
MIC5801(Note 2) ..... 2.0 W
Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}$ ..... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range, Ts

$$
-65^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

Note 1: Derate at the rate of $16.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 2: Derate at the rate of $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 3: Micrel CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

## Typical Input



## Allowable Output Current As A Function of Duty Cycle



Electrical Characteristics: at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (unless otherwise noted)

| Characteristic | Symbol | Test Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Output Leakage Current | ICEX | $\mathrm{V}_{\mathrm{CE}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{C E}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  | 100 |  |
| Collector-Emitter Saturation Voltage | $V_{\text {CE }}(S A T)$ | $\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}$ |  | 0.9 | 1.1 | V |
|  |  | $\mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}$ |  | 1.1 | 1.3 |  |
|  |  | $\mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=7.0 \mathrm{~V}$ |  | 1.3 | 1.6 |  |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}(0)}$ |  |  |  | 1.0 | V |
|  | $\mathrm{VIN}(1)$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 |  |  |  |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 8.5 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ (See Note) | 3.5 |  |  |  |
| Input Resistance | $\mathrm{R}_{\text {IN }}$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 50 | 200 |  | k $\Omega$ |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 50 | 300 |  |  |
|  |  | $V_{D D}=5.0 \mathrm{~V}$ | 50 | 600 |  |  |
| Supply Current | IDD(ON) <br> (Each <br> Stage) | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, Outputs Open |  | 1.0 | 2.0 | mA |
|  |  | $V_{D D}=10 \mathrm{~V}$, Outputs Open |  | 0.9 | 1.7 |  |
|  |  | $V_{D D}=5.0 \mathrm{~V}$, Outputs Open |  | 0.7 | 1.0 |  |
|  | IDD(OFF) <br> (Total) | $V_{D D}=12 \mathrm{~V}$, Outputs Open, Inputs $=0 \mathrm{~V}$ |  |  | 200 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, Outputs Open, Inputs $=0 \mathrm{~V}$ |  | 50 | 100 |  |
| Clamp Diode Leakage Current | $\mathrm{I}_{\mathrm{R}}$ | $\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  | 100 |  |
| Clamp Diode Forward Voltage | $V_{F}$ | $\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}$ |  | 1.7 | 2.0 | V |

NOTE 1: Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure a minimum logic "1".


## Timing Conditions

(Logic Levels are VDD and Ground)
A. Minimum data active time before strobe enabled (data set-up time) ....................................................................... 50 nS
B. Minimum data active time after strobe disabled (data hold time) ........................................................................... 50 nS
C. Minimum strobe pulse width ................................................................................................................................... 125 nS
D. Typical time between strobe activation and output on to off transition ................................................................. 500 nS
E. Typical time between strobe activation and output off to on transition ................................................................. 500 nS
F. Minimum clear pulse width ...................................................................................................................................... 300 nS
G. Minimum data pulse width ................................................................................................................................... 225 nS

## Truth Table

| $\mathrm{IN}_{\mathrm{N}}$ | Strobe | Clear | Output <br> Enable | OUT |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | t-1 | $t$ |
| 0 | 1 | 0 | 0 | X | OFF |
| 1 | 1 | 0 | 0 | X | ON |
| X | X | 1 | X | X | OFF |
| X | X | X | 1 | X | OFF |
| X | 0 | 0 | 0 | ON | ON |
| X | 0 | 0 | 0 | OFF | OFF |

$X=$ Irrelevant
t-1 = previous output state
$\mathrm{t}=$ present output state

Information present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the off condition, regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches.

## Typical Application

Unipolar Stepper-Motor Drive


UNIPOLAR WAVE DRIVE


UNIPOLAR 2-PHASE DRIVE


## MIC58P01



## Latched Driver

## Preliminary Information

## General Description

The MIC58P01 latched driver is a high-voltage, high-current integrated circuit comprised of eight CMOS data latches, a bipolar Darlington transistor driver for each latch, and CMOS control circuitry for the common CLEAR, STROBE, RESET and OUTPUT ENABLE functions.

The bipolar/MOS combination provides an extremely lowpower latch with maximuminterface flexibility. The MIC58P01 contains eight latched drivers.

The MIC58P01 is similar to the MIC5801, but has added features such as thermal shutdown, undervoltage lockout and over current shutdown that makes it "bullet proof"-- ideal for automotive or industrial environments. During thermal shutdown, all channels are disabled. An over current condition shuts down only the affected channel and must be $1 \mu \mathrm{~S}$ long before shutdown occurs. To turn the channel back on, the OUTPUT ENABLE/RESET pin must be pulsed high.

The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull-up resistors. The bipolar outputs are suitable for use with relays, solenoids, stepping motors, LED or incandescent displays, and other high-power loads.

## Features

- 4.4 MHz Minimum Data Input Rate
- High-Voltage, High-Current Outputs
- Output Transient Protection Diodes
- CMOS, PMOS, NMOS, TTL Compatible Inputs
- Internal Pull-Down Resistors
- Low-Power CMOS Latches
- Thermal Shutdown
- Output Current Limit ( 500 mA minimum threshold)
- Under Voltage Lockout


## Ordering Information

| Part Number | Temperature Range | Package |
| :---: | :---: | :---: |
| MIC58P01BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 22-pin Plastic DIP |

## Functional Diagram




MIC58P01

The MIC58P01 has open-collector outputs and integral diodes for inductive load transient suppression. The output transistors are capable of sinking 500 mA and will sustain at least 70 $V$ in the OFF state. Because of limitations on package power dissipation, the simultaneous operation of all drivers at maximum rated current can only be accomplished by a reduction in duty cycle. Outputs may be paralleled for higher load current capability.

The MIC58P01 is supplied in a 22 -pin dual in-line plastic package with lead spacing on $0.400^{\prime \prime}(10.16 \mathrm{~mm})$ centers. To simplify circuit board layout, all outputs are opposite their respective inputs.

| Absolute Maximum Ratings: (Notes 1, 2) at $+25^{\circ} \mathrm{C}$ Free-Air Temperature |  |
| :---: | :---: |
| Output Voltage, $\mathrm{V}_{\text {CE }}$ | 70 V |
| Supply Voltage, VDD | 15 V |
| Input Voltage Range, $\mathrm{V}_{\text {IN }}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Continuous Collector Current, Ic | 500 mA |
| Package Power Dissipation |  |
| MIC5801(Note 1) | 2.25 W |
| Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range, Ts | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

Note 1: Derate at the rate of $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 2: Micrel CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

## Typical Input



## Allowable Output Current As A Function of Duty Cycle

## MIC58P01



Electrical Characteristics: at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (unless otherwise noted)

| Characteristic | Symbol | Test Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Output Leakage Current | ICEX | $\mathrm{V}_{\text {CE }}=70 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CE }}=70 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  | 100 |  |
| Collector-Emitter Saturation Voltage | $V_{\text {CES }}(\mathrm{SAT})$ | $\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}$ |  | 0.9 | 1.1 | V |
|  |  | $\mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}$ |  | 1.1 | 1.3 |  |
|  |  | $\mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=7.0 \mathrm{~V}$ |  | 1.3 | 1.6 |  |
| Input Voltage | V IN(0) |  |  |  | 1.0 | V |
|  | $\mathrm{V}_{\text {IN }}(1)$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 |  |  |  |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 8.5 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ (See Note) | 3.5 |  |  |  |
| Input Resistance | $\mathrm{R}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 50 | 200 |  | k $\Omega$ |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 50 | 300 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 50 | 600 |  |  |
| Supply Current | IDD(ON) <br> (Each <br> Stage) | $V_{D D}=12 \mathrm{~V}$, Outputs Open |  | 1.0 |  | mA |
|  |  | $V_{D D}=10 \mathrm{~V}$, Outputs Open |  | 0.9 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, Outputs Open |  | 0.7 |  |  |
| Current Limit |  |  |  | 600 |  | mA |
| Under Voltage Lockout |  |  |  | 4.5 |  | V |
| Thermal Shutdown |  |  | 160 | 165 |  | ${ }^{\circ} \mathrm{C}$ |
| Clamp Diode Leakage Current | IR | $\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{A}=+70^{\circ} \mathrm{C}$ |  |  | 100 |  |
| Clamp Diode Forward Voltage | $V_{F}$ | $\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}$ |  | 1.7 | 2.0 | V |

NOTE: Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure a minimum logic "1".


## Timing Conditions

(Logic Levels are VDD and Ground)
A. Minimum data active time before strobe enabled (data set-up time) ................................................................... 50 nS
B. Minimum data active time after strobe disabled (data hold time) ........................................................................... 50 nS
C. Minimum strobe pulse width ................................................................................................................................. 125 nS
D. Typical time between strobe activation and output on to off transition .................................................................. 500 nS
E. Typical time between strobe activation and output off to on transition .................................................................. 500 nS
F. Minimum clear pulse width ................................................................................................................................. 300 nS
G. Minimum data pulse width ................................................................................................................................. 225 nS

Information present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the off condition, regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches. If current limit is activated, the output ENABLE/RESET pin must be pulled high and returned to a low state.

Truth Table

| $\mathrm{IN}_{\mathrm{N}}$ | Strobe | Clear | Output <br> Enable | OUT $_{\text {N }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | t-1 | $t$ |
| 0 | 1 | 0 | 0 | X | OFF |
| 1 | 1 | 0 | 0 | X | ON |
| X | X | 1 | X | X | OFF |
| X | X | X | 1 | X | OFF |
| X | 0 | 0 | 0 | ON | ON |
| X | 0 | 0 | 0 | OFF | OFF |

$X=$ Irrelevant
$\mathrm{t}-1$ = previous output state
$t=$ present output state

## MIC5820 Family

## Serial-Input, Latched Drivers

## Preliminary Information

## General Description

BiCMOS technology gives the MIC5820 family flexibility beyond the reach of standard logic buffers and power driver arrays. These devices each have an eight-bit CMOS shift register and CMOS control circuitry, eight CMOS data latches and eight bipolar current-sink Darlington output drivers. Except for maximum driver output voltage ratings, the MIC5821, MIC5822, and MIC5823 are identical.

These devices have greatly improved data-input rates. With a 5 V logic supply, they will typically operate at better than 5 MHz . With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS logic levels. TTL and DTL circuits may require the use of appropriate pull-up resistors. By using the serial data output, the drivers can be cascaded for interface applications requiring additional drive lines.

## Features

- 3.3 MHz Minimum Data-Input Rate
- CMOS, PMOS, NMOS, TTL Compatible
- Internal Pull-Down Resistors
- Low-Power CMOS Logic and Latches
- High-Voltage Current-Sink Outputs
- 16-Pin Dual In-Line Plastic Package


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC5821BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin Plastic DIP |
| MIC5822BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin Plastic DIP |
| MIC5823BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin Plastic DIP |

## Functional Diagram



## Pin Configuration



## Typical Input Circuits



Absolute Maximum Ratings (Note 1)
at $25^{\circ} \mathrm{C}$ Free-Air Temperature and $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$
Output Voltage, VCE (MIC5821) 50V
(MIC5822) 80 V
(MIC5823) 100 V
Logic Supply Voltage, VDD 15 V
Input Voltage Range, $\mathrm{V}_{\mathrm{IN}} \quad-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ Continuous Output Current, IOUT 500 mA
Package Power Dissipation, $\mathrm{PD}($ Note 1) $\quad 1.67 \mathrm{~W}$
Operating Temperature Range, $\mathrm{T}_{\mathrm{A}} \quad-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range, Ts $\quad-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Note 1: Derate at the rate of $16.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 2: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

## Typical Output Driver



## Maximum Allowable Duty Cycle

| Number of Outputs ON$\begin{gathered} \left(\mathrm{l}_{\mathrm{OUT}}=200 \mathrm{~mA}\right. \\ \left.\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\right) \end{gathered}$ | Max.Allowable Duty Cycle at Ambient Temperature of |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ | $40^{\circ} \mathrm{C}$ | $50^{\circ} \mathrm{C}$ | $60^{\circ} \mathrm{C}$ | $70^{\circ} \mathrm{C}$ |
| 8 | 73\% | 62\% | 55\% | 47\% | 40\% |
| 7 | 83\% | 71\% | 62\% | 54\% | 46\% |
| 6 | 97\% | 82\% | 72\% | 63\% | 53\% |
| 5 | 100\% | 98\% | 87\% | 75\% | 63\% |
| 4 | 100\% | 100\% | 100\% | 93\% | 79\% |
| 3 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 2 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 1 | 100\% | 100\% | 100\% | 100\% | -100\% |

Electrical Characteristics at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ (unless otherwise specified)

| Characteristic | Symbol | Applicable Devices | Test Conditions | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Unit |
| Output Leakage Current | ICEX | MIC5821A | $\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}, \mathrm{~T}_{\text {A }}=+70^{\circ} \mathrm{C}$ |  | 100 |  |
|  |  | MIC5822A | $\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}$ |  | 50 |  |
|  |  |  | $\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}, \mathrm{~T}_{\text {A }}=+70^{\circ} \mathrm{C}$ |  | 100 |  |
|  |  | MIC5823A | $\mathrm{V}_{\text {OUT }}=100 \mathrm{~V}$ |  | 50 |  |
|  |  |  | $\mathrm{V}_{\text {OUT }}=100 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  | 100 |  |
| Collector-Emitter <br> Saturation Voltage | $V_{\text {CE(SAT }}$ | ALL | lout $=100 \mathrm{~mA}$ |  | 1.1 | V |
|  |  |  | l $\mathrm{OUT}=200 \mathrm{~mA}$ |  | 1.3 |  |
|  |  |  | l OUT $=350 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=7.0 \mathrm{~V}$ |  | 1.6 |  |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}(0)}$ <br> $\mathrm{V}_{\mathrm{IN}(1)}$ | $\frac{\mathrm{ALL}}{\mathrm{ALL}}$ |  |  | 0.8 | V |
|  |  |  | $V_{D D}=12 \mathrm{~V}$ | 10.5 |  |  |
|  |  |  | $V_{D D}=10 \mathrm{~V}$ | 8.5 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 3.5 |  |  |
| Input Resistance | $\mathrm{R}_{\mathrm{IN}}$ | ALL | $V_{D D}=12 \mathrm{~V}$ | 50 |  | k $\Omega$ |
|  |  |  | $V_{D D}=10 \mathrm{~V}$ | 50 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 50 |  |  |
| Supply Current | $\operatorname{IDD}(\mathrm{ON})$$\operatorname{lDD(OFF)}$ | ALL | One Driver ON, $\mathrm{V}_{\text {DD }}=12 \mathrm{~V}$ |  | 4.5 | mA |
|  |  |  | One Driver ON, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 3.9 |  |
|  |  |  | One Driver ON, VDD $=5.0 \mathrm{~V}$ |  | 2.4 |  |
|  |  | ALL | All Drivers OFF, VDD $=5.0 \mathrm{~V}$, All Inputs = OV |  | 1.6 |  |
|  |  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, All Inputs $=0 \mathrm{~V}$ |  | 2.9 |  |

## MIC5840 Family Truth Table

| Serial <br> Data <br> Input | Clock Input | Shift Register Contents |  |  |  |  | Serial <br> Data Output | Strobe Input | Latch Contents |  |  |  |  | Output Enable | Output Contents |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | ...... | $\mathrm{I}_{8}$ |  |  | $\mathrm{l}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ |  | $\mathrm{I}_{8}$ |  | $\mathrm{l}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | ...... | 18 |
| H | 」 | H | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | ....... | $\mathrm{R}_{7}$ | $\mathrm{R}_{7}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| L | $\bigcirc$ | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | ...... |  | $\mathrm{R}_{7}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| X | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | $\mathrm{R}_{3}$ | ...... | $\mathrm{R}_{8}$ | $\mathrm{R}_{8}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | X | X | X | ...... | X | X | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | $\mathrm{R}_{3}$ | ...... |  |  |  |  |  |  |  |
|  |  | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | ...... | $\mathrm{P}_{8}$ | $\mathrm{P}_{8}$ | H | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | ...... | $\mathrm{P}_{8}$ | L | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | ...... | $\mathrm{P}_{8}$ |
|  |  |  |  |  |  |  |  |  | X | X | X | ...... | X | H | H | H | H | .... | H |

[^5]$H=$ High Logic Level
$X=$ Irrelevant
$P=$ Present State
$R=$ Previous State


## Timing Conditions

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Logic Levels are $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ )

$$
V_{D D}=5.0 \mathrm{~V}
$$

A. Minimum Data Active Time Before Clock Pulse (Data Set-Up Time) ................................................................... 75 nS
B. Minimum Data Active Time After Clock Pulse (Data Hold Time) ........................................................................ 75 nS
C. Minimum Data Pulse Width ............................................................................................................................ 150 nS
D. Minimum Clock Pulse Width .......................................................................................................................... 150 nS
E. Minimum Time Between Clock Activation and Strobe ...................................................................................... 300 nS
F. Minimum Strobe Pulse Width .......................................................................................................................... 100 nS
G. Typical Time Between Strobe Activation and Output Transition ........................................................................ 500 nS

SERIAL DATA present at the input is transferred to the shift register on the logic " 0 " to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high during serial entry.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.

## 8-Bit Serial-Input, Latched Driver Family

Preliminary Information

## General Description

Using BiCMOS technology, the MIC5840 integrated circuits were fabricated to be used in a wide variety of peripheral power driver applications. The three devices in this series each have an eight-bit CMOS shift register and CMOS control circuitry, eight CMOS data latches, and eight bipolar currentsink Darlington output drivers.

These three devices differ only in maximum voltage ratings. The MIC5843 offers premium performance with a minimum output-breakdown voltage rating of 100 V ( 50 V sustaining). The drivers can be operated with a split supply where the negative supply is up to -20 V .
The 500 mA outputs, with integral transient-suppression diodes, are suitable for use with relays, solenoids and other inductive loads.

These devices have improved speed characteristics. With a 5 V logic supply, they will typically operate at better than 5 MHz . With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS logic levels. TTL or DTL circuits may require the use of appropriate pull-up resistors. By using the serial data output, the drivers can be cascaded for interface applications requiring additional drive lines.

These devices are supplied in 18 -pin dual in-line plastic packages for operation over the temperature range of $-40^{\circ} \mathrm{C}$
to $+85^{\circ} \mathrm{C}$. Because of limitations on package power dissipation, the simultaneous operation of all drivers at maximum rated current might require a reduction in duty cycle. A copper-alloy lead frame provides for maximum package power dissipation.

## Features

- 3.3 MHz Minimum Data-Input Rate
- CMOS, PMOS, NMOS, TTL Compatible
- Internal Pull-Up/Pull-Down Resistors
- Low-Power CMOS Logic and Latches
- High-Voltage Current-Sink Outputs
- Output Transient-Protection Diodes
- Single or Split Supply Operation
- 18-Pin Dual In-Line Plastic Package


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC5841BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18-pin Plastic DIP |
| MIC5842BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18-pin Plastic DIP |
| MIC5843BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18 -pin Plastic DIP |

## Pin Configuration



## Absolute Maximum Ratings (Note 1, 2, 3) Typical Output Driver

at $25^{\circ} \mathrm{C}$ Free-Air Temperature and $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Output Voltage, VCE (MIC5841) 50V |  |
| :---: | :---: |
| (MIC5842) | 80 V |
| (MIC5843) | 100 V |
| Output Voltage, $\mathrm{V}_{\text {CE(SUS }}$ (MIC5841) ( | 1) 35 V |
| (MIC5842) | 50 V |
| (MIC5843) | 50 V |
| Logic Supply Voltage Range, $\mathrm{V}_{\text {DD }}$ | 4.5 V to 15 V |
| $\mathrm{V}_{\mathrm{DD}}$ with Reference to $\mathrm{V}_{\mathrm{EE}}$ | 25V |
| Emitter Supply Voltage, $\mathrm{V}_{\mathrm{EE}}$ | -20V |
| Input Voltage Range, $\mathrm{V}_{\text {IN }}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Continuous Output Current, lout | 500 mA |
| Package Power Dissipation, PD ( Note 2) | 1.82W |
| Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range, $T_{S}$ | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

Note 1: For Inductive load applications.
Note 2: Derate at the rate of $18.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 3: CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

## Typical Input Circuits



## Maximum Allowable Duty Cycle

$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$

| Number of Outputs ON$\begin{aligned} (\text { IOUT } & =200 \mathrm{~mA} \\ V_{D D} & =5.0 \mathrm{~V}) \end{aligned}$ | Max. Allowable Duty Cycle at Ambient Temperature of |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ | $40^{\circ} \mathrm{C}$ | $50^{\circ} \mathrm{C}$ | $60^{\circ} \mathrm{C}$ | $70^{\circ} \mathrm{C}$ |
| 8 | 85\% | 72\% | 64\% | 55\% | 46\% |
| 7 | 97\% | 82\% | 73\% | 63\% | 53\% |
| 6 | 100\% | 96\% | 85\% | 73\% | 62\% |
| 5 | 100\% | 100\% | 100\% | 88\% | 75\% |
| 4 | 100\% | 100\% | 100\% | 100\% | 93\% |
| 3 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 2 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 1 | 100\% | 100\% | 100\% | 100\% | 100\% |

$V_{D D}=12 \mathrm{~V}$

| Number of Outputs ON <br> (Iout = 200mA <br> $\mathbf{V}_{\text {DD }}=\mathbf{1 2 V}$ ) | Max. Allowable Duty Cycle at Ambient Temperature of |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{2 5}{ }^{\circ} \mathbf{C}$ | $\mathbf{4 0}{ }^{\circ} \mathbf{C}$ | $\mathbf{5 0}{ }^{\circ} \mathbf{C}$ | $\mathbf{6 0}{ }^{\circ} \mathbf{C}$ | $\mathbf{7 0}^{\circ} \mathbf{C}$ |
| 8 | $80 \%$ | $68 \%$ | $60 \%$ | $52 \%$ | $44 \%$ |
| 7 | $91 \%$ | $77 \%$ | $68 \%$ | $59 \%$ | $50 \%$ |
| 6 | $100 \%$ | $90 \%$ | $79 \%$ | $69 \%$ | $58 \%$ |
| 5 | $100 \%$ | $100 \%$ | $95 \%$ | $82 \%$ | $69 \%$ |
| 4 | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ | $86 \%$ |
| 3 | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ |
| 2 | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ |
| 1 | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ |

Electrical Characteristics at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ (unless otherwise noted)

| Characteristic | Symbol | Applicable Devices | Test Conditions | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Unit |
| Output Leakage Current | ICEX | MIC5841 | $\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  | 100 |  |
|  |  | MIC5842 | $\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}$ |  | 50 |  |
|  |  |  | $\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}, \mathrm{~T}_{\text {A }}=+70^{\circ} \mathrm{C}$ |  | 100 |  |
|  |  | MIC5843 | $\mathrm{V}_{\text {OUT }}=100 \mathrm{~V}$ |  | 50 |  |
|  |  |  | $\mathrm{V}_{\text {OUT }}=100 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  | 100 |  |
| Collector-Emitter Saturation Voltage | $V_{\text {CE(SAT }}$ | ALL | l |  | 1.1 | V |
|  |  |  | $\mathrm{lOUT}=200 \mathrm{~mA}$ |  | 1.3 |  |
|  |  |  | l OUT $=350 \mathrm{~mA}, \mathrm{~V}_{\text {DD }}=7.0 \mathrm{~V}$ |  | 1.6 |  |
| Collector-Emitter Sustaining Voltage | $\mathrm{V}_{\text {CE }}(\mathrm{SUS}$ ) | MIC5841 | IOUT $=350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}$ | 35 |  | V |
|  |  | MIC5842 | $\mathrm{l} U \mathrm{U}$ I $=350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}$ | 50 |  |  |
|  |  | MIC5843 | l OUT $=350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}$ | 50 |  |  |
| Input Voltage | $\mathrm{V}_{\operatorname{IN}(0)}$ | ALL |  |  | 0.8 | V |
|  | $V_{I N(1)}$ | ALL | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 |  |  |
|  |  |  | $V_{D D}=10 \mathrm{~V}$ | 8.5 |  |  |
|  |  |  | $V_{D D}=5.0 \mathrm{~V}$ | 3.5 |  |  |
| Input Resistance | $\mathrm{R}_{\text {IN }}$ | ALL | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 50 |  | k $\Omega$ |
|  |  |  | $V_{D D}=10 \mathrm{~V}$ | 50 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 50 |  |  |
| Supply Current | $\mathrm{IDD}(\mathrm{ON})$ | ALL | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 16 | mA |
|  |  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 14 |  |
|  |  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 8.0 |  |
|  | IDD(OFF) | ALL | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 2.9 |  |
|  |  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 2.5 |  |
|  |  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 1.6 |  |
| Clamp Diode Leakage Current | $\mathrm{I}_{\mathrm{R}}$ | MIC5841 | $\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
|  |  | MIC5842 | $\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}$ |  | 50 |  |
|  |  | MIC5843 | $\mathrm{V}_{\mathrm{R}}=100 \mathrm{~V}$ |  | 50 |  |
| Clamp Diode Forward Voltage | $V_{F}$ | ALL | $\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}$ |  | 2.0 | V |



## Timing Conditions

( $T_{A}=+25^{\circ} \mathrm{C}$, Logic Levels are $V_{D D}$ and $V_{S S}$ )
A. Minimum Data Active Time Before Clock Pulse (Data Set-Up Time) ................................................................... 75 nS
B. Minimum Data Active Time After Clock Pulse (Data Hold Time) ........................................................................ 75 nS
C. Minimum Data Pulse Width ............................................................................................................................. 150 nS
D. Minimum Clock Pulse Width ........................................................................................................................... 150 nS
E. Minimum Time Between Clock Activation and Strobe....................................................................................... 300 nS
F. Minimum Strobe Pulse Width .......................................................................................................................... 100 nS
G. Typical Time Between Strobe Activation and Output Transition ......................................................................... 500 nS

SERIAL DATA present at the input is transferred to the shift register on the logic " 0 " to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.
Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high during serial data entry.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.

## MIC5840 Family Truth Table

| Serial Data Input | Clock Input | Shift Register Contents |  |  |  |  | Serlal Data Output | Strobe Input | Latch Contents |  |  |  |  | Output Enable | Output Contents |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | ...... | $\mathrm{I}_{8}$ |  |  | $l_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | ...... | 18 |  | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | ...... | 18 |
| H | - | H | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | ....... | $\mathrm{R}_{7}$ | $\mathrm{R}_{7}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| L | $\checkmark$ | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | ...... |  | $\mathrm{R}_{7}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| X | L | R1 | R2 | $\mathrm{R}_{3}$ | ...... | $\mathrm{R}_{8}$ | $\mathrm{R}_{8}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | X | X | X | ...... | X | X | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | $\mathrm{R}_{3}$ | ...... | $\mathrm{R}_{8}$ |  |  |  |  |  |  |
|  |  | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | ....... | $\mathrm{P}_{8}$ | $\mathrm{P}_{8}$ | H | $P_{1}$ | $\mathrm{P}_{2}$ | P3 | ...... | $\mathrm{P}_{8}$ | L | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | $\ldots$ | $\mathrm{P}_{8}$ |
|  |  |  |  |  |  |  |  |  | X | X | X | ...... | X | H | H | H | H | ...... | H |

[^6]$\mathrm{H}=$ High Logic Level
$X=$ Irrelevant
$\mathrm{P}=$ Present State
$R=$ Previous State

## Typical Application



## MIC58P42



## 8-Bit Serial-Input Latched Driver

## Preliminary Information

## General Description

The MIC58P42 is fabricated using BiCMOS technology for use in a wide variety of peripheral power driver applications. This device has an eight-bit CMOS shift register and CMOS control circuitry, eight CMOS data latches, and eight bipolar current-sink Darlington output drivers, with transient protection diodes.

This device, which is similar to the MIC5842, has added features such as thermal shutdown, undervoltage lockout (UVLO), and overcurrent shutdown which makes it "bullet proof", ideal for automotive and industrial applications. During thermal shutdown all channels are disabled. Anovercurrent condition shuts down only the affected channel, and must be $1 \mu \mathrm{~S}$ long before shutdown occurs. To turn the channel back on, the OUTPUT ENABLE/RESET pin must be pulsed high. The drivers can be operated with a split supply where the negative supply is up to -20 V . Thermal shutdown occurs at a junction temperature of $165^{\circ} \mathrm{C}$. UVLO prevents operation below 4.5 V with 0.5 V hysteresis.

The 500 mA outputs, with integral transient-suppression diodes, are suitable for use with relays, solenoids and other inductive loads.

These devices have improved speed characteristics. With a 5 V logic supply, they will typically operate at better than 5 MHz . With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS logic levels. TTL or DTL circuits

## Features

- 3.3 MHz Minimum Data-Input Rate
- CMOS, PMOS, NMOS, TTL Compatible
- Internal Pull-Up/Pull-Down Resistors
- Low-Power CMOS Logic and Latches
- High-Voltage Current-Sink Outputs
- Output Transient-Protection Diodes
- Single or Split Supply Operation
- 18-Pin Dual In-Line Plastic Package
- Thermal Shutdown
- Undervoltage Lockout
- Output Current Limit


## Ordering Information

| Part Number | Temperature Range | Package |
| :---: | :---: | :---: |
| MIC58P42BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18 -pin Plastic DIP |

## Functional Diagram



## Pin Configuration


may require the use of appropriate pull-up resistors. By using the serial data output, the drivers can be cascaded for interface applications requiring additional drive lines.

These devices are supplied in 18 -pin dual in-line plastic packages for operation over the temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Because of limitations on package power dissipation, the simultaneous operation of all drivers at maximum rated current might require a reduction in duty cycle. A copper-alloy lead frame provides for maximum package power dissipation.
Absolute Maximum Ratings (Note 1, 2, 3)at $25^{\circ} \mathrm{C}$ Free-Air Temperature and $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$
Output Voltage ..... 70 V
Output Voltage, $\mathrm{V}_{\text {CE(SUS }}$ (Note 1) ..... 50 V
Logic Supply Voltage Range, VDD ..... 4.5 V to 15 V
$V_{D D}$ with Reference to $\mathrm{V}_{\mathrm{EE}}$ ..... 25 V
Emitter Supply Voltage, VEE ..... $-20 \mathrm{~V}$
Input Voltage Range, $\mathrm{V}_{\mathrm{IN}}$

$$
-0.3 V \text { to } V_{D D}+0.3 V
$$

Continuous Output Current, lout ..... 500 mA
Package Power Dissipation, $\mathrm{PD}_{\mathrm{D}}$ (Note 2) ..... 1.82W
Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}$ ..... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range, Ts ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Note 1: For Inductive load applications.

Note 2: Derate at the rate of $18.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 3: CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

## Typical Output Driver



## Typical Input Circuits



## Maximum Allowable Duty Cycle

$V_{D D}=5.0 \mathrm{~V}$

| Number of Outputs ON <br> (lout = 200mA <br> $V_{\text {DD }}=\mathbf{5 . 0 V}$ ) | Max. Allowable Duty Cycle at Ambient Temperature of |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{2 5}{ }^{\circ} \mathbf{C}$ | $\mathbf{4 0}{ }^{\circ} \mathbf{C}$ | $\mathbf{5 0}{ }^{\circ} \mathrm{C}$ | $\mathbf{6 0}{ }^{\circ} \mathrm{C}$ | $\mathbf{7 0}{ }^{\circ} \mathbf{C}$ |
| 8 | $85 \%$ | $72 \%$ | $64 \%$ | $55 \%$ | $\mathbf{4 6 \%}$ |
| 7 | $97 \%$ | $82 \%$ | $73 \%$ | $63 \%$ | $53 \%$ |
| 6 | $100 \%$ | $96 \%$ | $85 \%$ | $73 \%$ | $62 \%$ |
| 5 | $100 \%$ | $100 \%$ | $100 \%$ | $88 \%$ | $75 \%$ |
| 4 | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ | $93 \%$ |
| 3 | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ |
| 2 | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ |
| 1 | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ |

$V_{D D}=12 V$

| Number of Outputs ON <br> (IOUT = 200mA <br> $\mathbf{V}_{\mathrm{DD}}=\mathbf{1 2 V}$ ) | Max. Allowable Duty Cycle at Ambient Temperature of |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{2 5}{ }^{\circ} \mathrm{C}$ | $\mathbf{4 0}{ }^{\circ} \mathrm{C}$ | $\mathbf{5 0}{ }^{\circ} \mathrm{C}$ | $\mathbf{6 0}{ }^{\circ} \mathrm{C}$ | $\mathbf{7 0}{ }^{\circ} \mathbf{C}$ |
| 8 | $80 \%$ | $68 \%$ | $60 \%$ | $52 \%$ | $44 \%$ |
| 7 | $91 \%$ | $77 \%$ | $68 \%$ | $59 \%$ | $50 \%$ |
| 6 | $100 \%$ | $90 \%$ | $79 \%$ | $69 \%$ | $58 \%$ |
| 5 | $100 \%$ | $100 \%$ | $95 \%$ | $82 \%$ | $69 \%$ |
| 4 | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ | $86 \%$ |
| 3 | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ |
| 2 | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ |
| 1 | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ | $100 \%$ |

Electrical Characteristics at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ (unless otherwise noted)

| Characteristic | Symbol | Test Conditions | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Unit |
| Output Leakage Current | ICEX |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  | 100 |  |
| Collector-Emitter Saturation Voltage | $V_{\text {CE(SAT }}$ | lout $=100 \mathrm{~mA}$ |  | 1.1 | V |
|  |  | lout $=200 \mathrm{~mA}$ |  | 1.3 |  |
|  |  | l OUT $=350 \mathrm{~mA}, \mathrm{~V}_{\text {DD }}=7.0 \mathrm{~V}$ |  | 1.6 |  |
| Collector-Emitter Sustaining Voltage | $V_{\text {CE }}$ (SUS) | l $\mathrm{OUT}=350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}$ | 50 |  | V |
| Input Voltage | $\frac{V_{\operatorname{IN}(0)}}{V_{\operatorname{IN}(1)}}$ |  |  | 0.8 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 |  |  |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 8.5 |  |  |
|  |  | $V_{D D}=5.0 \mathrm{~V}$ | 3.5 |  |  |
| Input Resistance | RIN | $V_{D D}=12 \mathrm{~V}$ | 50 |  | k $\Omega$ |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 50 |  |  |
|  |  | $\mathrm{V} D \mathrm{LD}=5.0 \mathrm{~V}$ | 50 |  |  |
| Supply Current | $\mathrm{IDD(ON)}$ | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 16 | mA |
|  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 14 |  |
|  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 8.0 |  |
|  | $\mathrm{IDD}(\mathrm{OFF})$ | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 2.9 |  |
|  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 2.5 |  |
|  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 1.6 |  |
| Clamp Diode Leakage Current | IR | $\mathrm{V}_{\mathrm{R}}=70 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
| Clamp Diode Forward Voltage | $V_{F}$ | $\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}$ |  | 2.0 | V |
| Current Limit |  |  | 500 |  | mA |
| Undervoltage Lockout |  |  |  | 4.5 | V |
| Thermal Shutdown |  |  | 160 |  | ${ }^{\circ} \mathrm{C}$ |


Timing Conditions
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Logic Levels are $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ ) $V_{D D}=5 \mathrm{~V}$
A. Minimum Data Active Time Before Clock Pulse (Data Set-Up Time) ..... 75 nS
B. Minimum Data Active Time After Clock Pulse (Data Hold Time) ..... 75 nS
C. Minimum Data Pulse Width ..... 150 nS
D. Minimum Clock Pulse Width ..... 150 nS
E. Minimum Time Between Clock Activation and Strobe ..... 300 nS
F. Minimum Strobe Pulse Width ..... 100 nS
G. Typical Time Between Strobe Activation and Output Transition ..... 500 nS
SERIAL DATA present at the input is transferred to the shift register on the logic " 0 " to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.
Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high during serial data entry.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.

## MIC5840 Family Truth Table

| Serial Data Input | Clock Input | Shift Register Contents |  |  |  |  | Serial Data Output | Strobe Input | Latch Contents |  |  |  |  | Output Enable | Output Contents |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | ...... | $\mathrm{I}_{8}$ |  |  | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $I_{3}$ | ...... | $\mathrm{I}_{8}$ |  | $\mathrm{l}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | ...... | 18 |
| H | - | H | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | ....... | $\mathrm{R}_{7}$ | $\mathrm{R}_{7}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| L | $\checkmark$ | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | ...... | $\mathrm{R}_{7}$ | $\mathrm{R}_{7}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| X | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | $\mathrm{R}_{3}$ | $\ldots$ | $\mathrm{R}_{8}$ | $\mathrm{R}_{8}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | X | X | X | ...... | X | X | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | ${ }_{3}$ | ...... | $\mathrm{R}_{8}$ |  |  |  |  |  |  |
|  |  | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | ....... | $\mathrm{P}_{8}$ | $\mathrm{P}_{8}$ | H | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | ...... | $\mathrm{P}_{8}$ | L | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | ...... | $\mathrm{P}_{8}$ |
|  |  |  |  |  |  |  |  |  | X | X | X | ...... | X | H | H | H | H | $\ldots$ | H |

[^7]
## Latched Driver

## Preliminary Information

## General Description

The MIC59P50 latched driver is a high-voltage, high-current integrated circuit comprised of eight CMOS data latches, a bipolar Darlington transistor driver for each latch, and CMOS control circuitry for the common CLEAR, STROBE, and OUTPUTENABLE functions. Although similarto the MIC5801, additional protection circuitry supplied on this device includes thermal shutdown, undervoltage lockout (UVLO), and short circuit current limit.

The bipolar/MOS combination provides an extremely lowpower latch with maximum interface flexibility. The driver can be operated with a split supply, where the negative supply is down to -20V.

Data input rates are greatly improved in these devices. With a 5 V supply, they will typically operate at better than 5 MHz . With a 12 V supply, significantly higher speeds are obtained.

The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull-up resistors. The bipolar outputs are suitable for use with relays, solenoids, stepping motors, LED or incandescent displays, and other high-power loads.
The MIC59P50 has open-collector outputs and integral

## Features

- 4.4 MHz Minimum Data Input Rate
- High-Voltage, High-Current Outputs
- Output Transient Protection Diodes
- CMOS, PMOS, NMOS, TTL Compatible Inputs
- Internal Pull-Down Resistors
- Low-Power CMOS Latches
- Output Current Limit ( 500 mA minimum)
- Undervoltage Lockout
- Thermal Shutdown

Ordering Information

| Part Number | Temperature Range | Package |
| :---: | :---: | :---: |
| MIC59P50BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-pin Plastic DIP |

## Pin Configurations

Functional Diagram



MIC59P50
diodes for inductive load transient suppression. The output transistors are capable of sinking 500 mA and will sustain at least 70 V in the OFF state. Because of limitations on power package dissipation, the simultaneous operation of all drivers at maximum rated current can only be accomplished by a reduction in duty cycle. Outputs may be paralleled for higher load current capability.

Each of these eight outputs has an independent current limit of 500 mA minimum. Upon current limit, the affected channel will shut down until $V_{D D}$ is cycled low or the ENABLE/RESET pin is pulsed high. Current pulses less than $1 \mu \mathrm{~S}$ will not activate current limiting. Temperatures above $165^{\circ} \mathrm{C}$ will shut down the device and activate the open collector FLAG output at pin 1. The UVLO circuit prevents operation below 4.5 V ; hysterisis of 0.5 V is provided.

The MIC59P50 is supplied in a 24 -pin dual in-line plastic package with lead spacing on $0.400^{\prime \prime}(10.16 \mathrm{~mm})$ centers. To simplify circuit board layout, all outputs are opposite their respective inputs.

| Absolute Maximum Ratings: (Notes 1, 2) |  |
| :--- | ---: |
| at $+25^{\circ} \mathrm{C}$ Free-Air Temperature |  |
| Output Voltage, $\mathrm{V}_{\mathrm{CE}}$ |  |
| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | 70 V |
| Input Voltage Range, $\mathrm{V}_{\mathrm{IN}}$ | 15 V |
| Continuous Collector Current, IC | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Package Power Dissipation | 500 mA |
| MIC59P50 (Note 1) |  |
| Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}$ | $-40^{\circ} \mathrm{C}$ to $+855^{\circ} \mathrm{C}$ |
| Storage Temperature Range, $\mathrm{T}_{\mathrm{S}}$ | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

Note 1: Derate at the rate of $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 2: Micrel CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

## Typical Input



## Allowable Output Current As A Function of Duty Cycle

MIC59P50


Electrical Characteristics: at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (unless otherwise noted)

| Characteristic | Symbol | Test Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Output Leakage Current | ICEX | $\mathrm{V}_{\mathrm{CE}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CE}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  | 100 |  |
| Collector-Emitter <br> Saturation Voltage | $V_{\text {CE(SAT }}$ | $\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}$ |  | 0.9 | 1.1 | V |
|  |  | $\mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}$ |  | 1.1 | 1.3 |  |
|  |  | $\mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=7.0 \mathrm{~V}$ |  | 1.3 | 1.6 |  |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}(0)}$ |  |  |  | 1.0 | V |
|  | $\mathrm{V}_{\mathrm{IN}(1)}$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 8.5 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ (See Note) | 3.5 |  |  |  |
| Input Resistance | $\mathrm{R}_{\mathrm{IN}}$ | $\mathrm{V}_{D D}=12 \mathrm{~V}$ | 50 | 200 |  | $\mathrm{k} \Omega$ |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 50 | 300 |  |  |
|  |  | $V_{\text {DD }}=5.0 \mathrm{~V}$ | 50 | 600 |  |  |
| Supply Current | $\operatorname{IDD}(\mathrm{ON})$ <br> (Each <br> Stage) | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, Outputs Open |  | 1.0 | 2.0 | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$, Outputs Open |  | 0.9 | 1.7 |  |
|  |  | $V_{D D}=5.0 \mathrm{~V}$, Outputs Open |  | 0.7 | 1.0 |  |
|  | IDD(OFF) <br> (Total) | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, Outputs Open, Inputs $=0 \mathrm{~V}$ |  |  | 200 | $\mu \mathrm{A}$ |
|  |  | $V_{D D}=5.0 \mathrm{~V}$, Outputs Open, Inputs $=0 \mathrm{~V}$ |  | 50 | 100 |  |
| Clamp Diode Leakage Current | ${ }^{\text {IR }}$ | $\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  | 100 |  |
| Current Limit | ILIM | $\mathrm{R}_{\mathrm{L}}=0 \Omega$ | 500 |  |  | mA |
| Under Voltage Lockout | V LO |  |  | 4.5 |  | V |
| UVLO Hysteresis | $\mathrm{V}_{\mathrm{LOH}}$ |  |  | 0.5 |  | V |
| Clamp Diode Forward Voltage | $\mathrm{V}_{\mathrm{F}}$ | $\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}$ |  | 1.7 | 2.0 | V |
| Thermal Shutdown |  |  | 160 | 165 |  | ${ }^{\circ} \mathrm{C}$ |

NOTE 1: Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure a minimum logic "1".


## Timing Conditions

## (Logic Levels are VDD and Ground)

A. Minimum data active time before strobe enabled (data set-up time) .................................................................. 50 nS
B. Minimum data active time after strobe disabled (data hold time) ...................................................................... 50 nS
C. Minimum strobe pulse width ................................................................................................................................... 125 nS
D. Typical time between strobe activation and output on to off transition ................................................................. 500 nS
E. Typical time between strobe activation and output off to on transition ................................................................. 500 nS
F. Minimum clear pulse width .................................................................................................................................. 300 nS
G. Minimum data pulse width .................................................................................................................................. 225 nS

Information present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the off condition, regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches. If current limit is activated, the OUTPUT ENABLE must be pulsed high to restore operation.

Truth Table

|  |  |  | Output | OUT $_{N}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbb{N}_{N}$ | Strobe | Clear | Enable | $\mathrm{t}-1$ | t |
| 0 | 1 | 0 | 0 | X | OFF |
| 1 | 1 | 0 | 0 | X | ON |
| X | X | 1 | X | X | OFF |
| X | X | X | 1 | X | OFF |
| X | 0 | 0 | 0 | ON | ON |
| X | 0 | 0 | 0 | OFF | OFF |

$X=$ Irrelevant
$\mathrm{t}-1=$ previous output state
$t=$ present output state

# MIC59P60 

## General Description

Using BiCMOS technology, the MIC59P60 is fabricated for a wide variety of peripheral power driver applications. This device has an eight-bit CMOS shift register and CMOS control circuitry, eight CMOS data latches, and eight bipolar current-sink Darlington output drivers.

This device, which is similar to the MIC5842, has additional features such as thermal shutdown, undervoltage lockout, and short circuit current limit. These features serve to "bullet proof" this device, making it ideal for automotive or industrial applications.

The MIC59P60 offers a minimum output-breakdown voltage rating of 70 V ( 50 V sustaining). The drivers can be operated with a split supply where the negative supply, $\mathrm{V}_{\mathrm{EE}}$, is up to -20 V .

The 500 mA outputs, with integral transient-suppression diodes, are suitable for use with relays, solenoids and other inductive loads.

This device offers improved speed characteristics. With a 5 V logic supply, it will typically operate at better than 5 MHz . With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS logic levels. TTL or DTL circuits may require the use of appropriate pull-up resistors. By using the serial data output, the drivers can be cascaded for interface applications requiring additional drive lines.

## Features

- 3.3 MHz Minimum Data-Input Rate
- CMOS, PMOS, NMOS, TTL Compatible
- Internal Pull-Up/Pull-Down Resistors
- Low-Power CMOS Logic and Latches
- High-Voltage Current-Sink Outputs
- Output Transient-Protection Diodes
- Single or Split Supply Operation
- 20-Pin Dual In-Line Plastic Package
- Output Current Limit ( 500 mA min)
- Under Voltage Lockout
- Thermal Shutdown


## Ordering Information

| Part Number | Temperature Range | Package |
| :---: | :---: | :---: |
| MIC59P60BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-pin Plastic DIP |

## Functional Diagram



## Pin Configuration



The MIC59P60 is supplied in 20-pin dual in-line plastic packages for operation over the temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Because of limitations on package power dissipation, the simultaneous operation of all drivers at maximum rated current might require a reduction in duty cycle. A copper-alloy lead frame provides for maximum package power dissipation.
Absolute Maximum Ratings (Note 1, 2, 3)at $25^{\circ} \mathrm{C}$ Free-Air Temperature and $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$
Output Voltage, VCE ..... 70 V
Output Voltage, VCE(SUS) (Note 1) ..... 50 V
$V_{D D}$ with Reference to $V_{E E}$ ..... 25 V
Emitter Supply Voltage, VEE ..... $-20 \mathrm{~V}$
Input Voltage Range, $\mathrm{V}_{\mathrm{IN}}$ ..... -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Continuous Output Current, lout 500 mA
Package Power Dissipation, $\mathrm{PD}_{\mathrm{D}}$ (Note 2) ..... 2.0W
Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}$ ..... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range, Ts

$$
-65^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

Note 1: For Inductive load applications.
Note 2: Derate at the rate of $18.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 3: CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

## Typical Output Driver



## Typical Input Circuits



## Maximum Allowable Duty Cycle

$V_{D D}=5.0 \mathrm{~V}$

| $\begin{gathered} \text { Number of Outputs ON } \\ \text { (IOUT }=200 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \text { ) } \\ \hline \end{gathered}$ | Max. Allowable Duty Cycle at Ambient Temperature of |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ | $40^{\circ} \mathrm{C}$ | $50^{\circ} \mathrm{C}$ | $60^{\circ} \mathrm{C}$ | $70^{\circ} \mathrm{C}$ |
| 8 | 85\% | 72\% | 64\% | 55\% | 46\% |
| 7 | 97\% | 82\% | 73\% | 63\% | 53\% |
| 6 | 100\% | 96\% | 85\% | 73\% | 62\% |
| 5 | 100\% | 100\% | 100\% | 88\% | 75\% |
| 4 | 100\% | 100\% | 100\% | 100\% | 93\% |
| 3 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 2 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 1 | 100\% | 100\% | 100\% | 100\% | 100\% |

$V_{D D}=12 V$

| $\begin{gathered} \text { Number of Outputs ON } \\ \text { (louT }=200 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V} \text { ) } \end{gathered}$ | Max. Allowable Duty Cycle at Ambient Temperature of |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ | $40^{\circ} \mathrm{C}$ | $50^{\circ} \mathrm{C}$ | $60^{\circ} \mathrm{C}$ | $70^{\circ} \mathrm{C}$ |
| 8 | 80\% | 68\% | 60\% | 52\% | 44\% |
| 7 | 91\% | 77\% | 68\% | 59\% | 50\% |
| 6 | 100\% | 90\% | 79\% | 69\% | 58\% |
| 5 | 100\% | 100\% | 95\% | 82\% | 69\% |
| 4 | 100\% | 100\% | 100\% | 100\% | 86\% |
| 3 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 2 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 1 | 100\% | 100\% | 100\% | 100\% | 100\% |

Electrical Characteristics at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ (unless otherwise noted)

| Characteristic | Symbol | Test Conditions | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Unit |
| Output Leakage Current | Icex | $\mathrm{V}_{\text {OUT }}=70 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {OUT }}=70 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  | 100 |  |
| Collector-Emitter Saturation Voltage | $\mathrm{V}_{\text {CE(SAT }}$ | IOUT $=100 \mathrm{~mA}$ |  | 1.1 | v |
|  |  | lout $=200 \mathrm{~mA}$ |  | 1.3 |  |
|  |  | lout $=350 \mathrm{~mA}, \mathrm{~V}_{\text {DD }}=7.0 \mathrm{~V}$ |  | 1.6 |  |
| Collector-Emitter | $\mathrm{V}_{\text {CE, }}$ SUS) | IOUT $=350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}$ | 50 |  | V |
| Input Voltage | $\frac{\mathrm{V}_{\operatorname{lN}(0)}}{\mathrm{V}_{\operatorname{IN}(1)}}$ |  |  | 0.8 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 8.5 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 3.5 |  |  |
| Input Resistance | RIN | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 50 |  | k $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 50 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 50 |  |  |
| Supply Current | IDD(ON) | All Drivers $\mathrm{ON}, \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 16 | mA |
|  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 14 |  |
|  | IDD(OFF) | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 8.0 |  |
|  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 2.9 |  |
|  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 2.5 |  |
|  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 1.6 |  |
| Clamp Diode Leakage Current | IR | $\mathrm{V}_{\mathrm{R}}=70 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
| Clamp Diode Forward Voltage | $V_{F}$ | $\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}$ |  | 2.0 | V |
| Output Current Limit | lim |  | 500 |  | mA |
| UVLO Level | $\mathrm{V}_{\text {DD MIN }}$ |  |  | 4.5 | V |
| UVLO Hysteresis | UVLO (hyst) |  | 0.2 |  | V |
| Thermal Shutdown |  |  | 160 |  | ${ }^{\circ} \mathrm{C}$ |



## Timing Conditions

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Logic Levels are $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ )
A. Minimum Data Active Time Before Clock Pulse (Data Set-Up Time) .................................................................... 75 nS
B. Minimum Data Active Time After Clock Pulse (Data Hold Time) ........................................................................ 75 nS
C. Minimum Data Pulse Width ............................................................................................................................. 150 nS
D. Minimum Clock Pulse Width ........................................................................................................................... 150 nS
E. Minimum Time Between Clock Activation and Strobe....................................................................................... 300 nS
F. Minimum Strobe Pulse Width .......................................................................................................................... 100 nS
G. Typical Time Between Strobe Activation and Output Transition........................................................................ 500 nS

SERIAL DATA present at the input is transferred to the shift register on the logic " 0 " to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform. Holding CLEAR high results in a data logic " 0 " being clocked into the shift register, turning off respective channels.

Information present at any register is transferred to its respective latch whenthe STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high during serial data entry.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.

## MIC59P60 Family Truth Table

| $\begin{aligned} & \text { Serial } \\ & \text { Data } \\ & \text { Input } \end{aligned}$ | Clear Input | Clock Input | Shift Register Contents |  |  |  | Serlal Data Output | Strobe Input | Latch Contents |  |  |  |  | Output Enable | Output Contents |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1 | $\mathrm{I}_{2}$ | 13 ...... | $\mathrm{I}_{8}$ |  |  | $\mathrm{l}_{1}$ | $\mathrm{l}_{2}$ | $I_{3}$ | ...... | $\mathrm{I}_{8}$ |  | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $I_{3}$ | ...... $\mathrm{I}_{8}$ |
| H |  | 」 | H | $\mathrm{R}_{1}$ | $\mathrm{R}_{2} \ldots \ldots .$. | $\mathrm{R}_{7}$ | $\mathrm{R}_{7}$ |  |  |  |  |  |  |  |  |  |  |  |
| L |  | - | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2} \ldots \ldots$ | $\mathrm{R}_{7}$ | $\mathrm{R}_{7}$ |  |  |  |  |  |  |  |  |  |  |  |
| K |  | L | R1 | R2 | $\mathrm{R}_{3} \ldots \ldots$ | $\mathrm{R}_{8}$ | $\mathrm{R}_{8}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | H | - | L | L | L ...... | L |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | X | X | X ...... | X | X | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | $\mathrm{R}_{3}$ | ...... |  |  |  |  |  |  |
|  |  |  | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3} \ldots \ldots .$. | $\mathrm{P}_{8}$ | $\mathrm{P}_{8}$ | H | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | ...... | $\mathrm{P}_{8}$ | L | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | $\ldots . . . \mathrm{P}_{8}$ |
|  |  |  |  |  |  |  |  |  | X | X | X |  | X | H | H | H | H | ...... H |

L = Low Logic Level
$H=$ High Logic Level
$X=$ Irrelevant
$P=$ Present State
R = Previous State

## Display Drivers

## SECTION 4: DISPLAY DRIVERS

Page
Display Driver Selection Guide ..... 4-2
MIC4350 Counter/Latch Decoder and Driver ..... 4-4
MIC5002/5005/5007 4 Digit Counter/Display Decoder ..... 4-8
MIC50395/50396/50397 Six Decoder Counter/Display Decoder ..... 4-15
MIC50398/50399 Six Decade Counter/Display Decoder ..... 4-21
MIC7233 Triplex LCD Decoder/Driver ..... 4-27
MIC8010 Dichroic Liquid Crystal Display Driver ..... 4-28
MIC8011 Dichroic LCD Driver ..... 4-34
MIC8012 Dichroic LCD Driver with Switching Regulator ..... 4-40
MIC8013 Dichroic LCD Driver ..... 4-47
MIC8014 Dichroic LCD Driver ..... 4-54
MIC8030/8031 High Voltage Display Driver ..... 4-61
AH-2 MIC8030/MIC8031 Applications Hint ..... 4-66
MM5450/5451 LED Display Driver ..... 4-67

## Display Driver Selection Guide

## If your product's <br> display is: <br> 



Consider:
MIC7233 MIC8013
MIC8010 MIC8014
MIC8011 MIC8030
MIC8012 MIC8031

MIC4350 MIC50396
MIC4807 MIC50397
MIC5002 MIC50398
MIC5005 MIC50399
MIC5007 MM5450
MIC50395
MIC4807
MIC8010 MIC8030
MIC8012 MIC8031

NUMERICAL
MIC4350
MIC4807
MIC5002
MIC5005
MIC5007
MIC50395
MIC50396
MIC50397
MIC50398
MIC50399

ALPHANUMERIC
MIC7233
MIC8010
MIC8011
MIC8012
MIC8013
MIC8014
MIC8030
MIC8031
MM5450
MM5451

DOT MATRIX
MIC8010
MIC8011
MIC8012
MIC8013
MIC8014
MIC8030
MIC8031
MM5450
MM5451

## Display Driver Selection Guide

All Micrel Display Drivers are avallable in die form. Special package options are avallable on most display drivers: please contact factory for details.

| DEVICE | $\begin{aligned} & \text { 을 } \\ & \text { Z } \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{\mathbf{5}} \\ & \mathbf{5} \end{aligned}$ | $\begin{aligned} & \overline{5} \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { ס } \\ & \stackrel{\infty}{\circ} \end{aligned}$ | O | 邑 | $0$ |  | $\begin{aligned} & \frac{0}{0} \\ & \frac{0}{5} \\ & \hline \end{aligned}$ | - | PACKAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MIC4350 Counter/Latch | 7 | - | - | - |  | - |  |  | - | - | 16 Pin PDIP |
| Decoder \& Driver | 7 | - | - | - |  | - |  |  | - | - | 16 Pin CerDIP |
| MIC4807 Protected Addres- | 8 |  |  |  |  | - |  | - | - | - | See "Latched Dri- |
| sable Low Side Driver | 8 |  |  |  |  | - |  | - | - | - | ver" Section. |
| MIC5002 4 Digit Counter | $4 \times 7$ | - | - | - | - | - |  |  | - | - | 28 Pin DIP |
| MIC5005 4 Digit Counter | $4 \times 7$ | - | - | - |  | - |  |  | - | - | 24 Pin PDIP |
| Decoder |  |  |  |  |  |  |  |  |  |  |  |
| MIC5007 4 Digit Counter | $4 \times 4$ | - | - |  | - | - |  |  | - | - | 16 Pin PDIP |
| Decoder |  |  |  |  |  |  |  |  |  |  |  |
| MIC50395 6 Decade Counter | 6x7 | - | - | - | - | - |  |  | - |  | 40 Pin PDIP |
| Decoder to 9999.99 |  |  |  |  |  |  |  |  |  |  |  |
| MIC50396 6 Decade Counter | 6x7 | - | - | - | - | - |  |  | - |  | 40 Pin PDIP |
| Decoder to 99:59:59 |  |  |  |  |  |  |  |  |  |  |  |
| MIC50397 6 Decade Counter | 6x7 | - | - | - | - | - |  |  | - |  | 40 Pin PDIP |
| Decoder to 59:59.99 |  |  |  |  |  |  |  |  |  |  |  |
| MIC50398 6 Decade Counter | 6x7 |  | - | - |  | - |  |  | - |  | 28 Pin PDIP |
| Decoder |  |  |  |  |  |  |  |  |  |  |  |
| MIC50399 6 Decade Counter | 6x7 |  | - |  | - | - |  |  | - |  | 28 Pin PDIP |
| Decoder |  |  |  |  |  |  |  |  |  |  |  |
| MIC7233 Alphanum. LCD Dr. | 4×18 | - |  |  |  |  | - |  | - |  | 40 Pin PDIP |
| MIC8010 Dichroic LCD Driver | 30 | - |  |  |  |  | - | - | - | - | 40 Pin PDIP |
|  | 30 | - |  |  |  |  | - | - | - | - | 40 Pin LCC |
| MIC8011 Dichroic LCD Driver | 38 | - |  |  |  |  | - | - | - | - | 48 Pin PDIP |
|  | 38 | - |  |  |  |  | - | - | - | - | 52 Pin QFP |
| MIC8012 Dichroic LCD Driver | 30 | - |  |  |  |  | - | - | - | - | 40 Pin PDIP |
| With Switching Regulator | 30 | - |  |  |  |  | - | - | - | - |  |
| MIC8013 Dichroic LCD Driver | 30 | - |  |  |  |  | - | - | - | - | 40 Pin DIP /LCC |
| MIC8014 Dichroic LCD Driver | 32 | - |  |  |  |  | - | - | - | - | 44 Pin PLCC |
|  | 32 | - |  |  |  |  | - | - | - | - | 44 Pin Cer Quad |
| MIC8030 50V LCD Driver | 32 | - |  |  |  |  | - | - |  | - | 44 Pin LCC/PLCC |
|  | 38 | - |  |  |  |  | - | - |  | - | 48 Pin PDIP |
| MIC8031 100V LCD Driver | 32 | - |  |  |  |  | - | - |  | - | 44 Pin LCC/PLCC |
|  | 38 | - |  |  |  |  | - | - |  | - | 48 Pin PDIP |
| MM5450 LED Display Driver | 34 | - |  |  |  | - |  |  | - |  | 40 Pin PDIP |
|  | 34 | - |  |  |  | - |  |  | - |  | 44 Pin PLCC |
| MM5451 LED Display Driver | 35 | - |  |  |  | - |  |  | - |  | 40 Pin PDIP |
|  | 35 | - |  |  |  | - |  |  | - |  | 44 Pin PLCC |

## General Description

The MIC4350 is a CMOS device combining the functions of an NBCD counter, four-bit latch, and a seven-segment decoder/driver. It provides up to 25 mA drive/segment capability for displays which require current sinking in the active mode. A lamp blanking input is provided for intensity modulation. A lamp test feature is also available. Synchronous or asynchronous operation is available when the high driving serial output is used in conjunction with the Enable input and some external gating. Automatic suppression of leading zeros in the display is provided by the counter Reset.

## Features

- CMOS version of TTL equivalent MC4350L, 4350P
- 25 mA driver/segment for current sinking
- Synchronous or asynchronous operation
- Lamp blanking for intensity modulation
- Leading zero suppression


## Applications

- Incandescent lamp drivers
- Panel displays
- Modulated intensity functions


Ordering Information*

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC4350AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 -pin Ceramic DIP |
| MIC 4350 CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 -pin Plastic DIP |

[^8]Absolute Maximum Ratings
VCC, DC Supply Voltage
$V_{\text {IN }}$, Input Voltage Range
loL2, (Continuous), Low Level Output Driver Current
PD, Power Dissipation
$\mathrm{T}_{\mathrm{A}}$, Operating Temperature Range
TSTG, Storage Temperature Range
-0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
25 mA
300 mW
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## Pin Function

| 1. | $\overline{\mathrm{CLK}}$ | If $\overline{\mathrm{CE}}$ and CR are both at "0" the counter adv- <br> ances one state when clock changes "1" to "0". |
| :--- | :--- | :--- |
| 2. | $\overline{\mathrm{CE}}$ | Logic "0" enables count. |
|  |  | Logic "1" inhibits count. |
| 3. | LB | No effect if LT at "1". With LT at "0", a "1" at LB <br> turns off outputs $\overline{\mathrm{a}}$ to $\overline{\mathrm{g}}$; a " 0 " allows $\overline{\mathrm{a}}$ to $\overline{\mathrm{g}}$ to <br> display normally. |
| 4. | $\overline{\mathrm{e}}$ | Segment identification. |
| 5. | $\overline{\mathrm{~d}}$ | Segment identification. |
| 6. | $\overline{\mathrm{f}}$ | Segment identification. |
| 7. | $\overline{\mathrm{~g}}$ | Segment identification. |
| 8. | GND | Ground. |
| 9. | $\overline{\mathrm{c}}$ | Segment identification. |
| 10. | $\overline{\mathrm{a}}$ | Segment identification. |
| 11. | $\overline{\mathrm{~b}}$ | Segment identification. |
| 12. | TC | High only when counter is in 1001 (nine) state. <br> LB, LT, LST have no effect. |
| 13. | LT | "1" turns outputs $\overline{\mathrm{a}}$ to $\overline{\mathrm{g}}$ on regardless of other <br> inputs. |
| 14. | $\overline{\mathrm{LST}}$ | "0" stores counter output data as it was prior to <br> "1" to "0" transition. "1" allows decoder to be <br> driven directly from counter outputs. |
| 15. | CR | "1" resets counter to 1010 (ten). This turns all <br> transistors off on next latch strobe providing <br> automatic zero suppression. Next enabled clock <br> pulse advances counter to 0001. |
| 16. | VCC | Supply voltage. |

## Recommended Operating Conditions

Vcc, DC Supply Voltage
4.5 V to 5.5 V
$\mathrm{V}_{\mathrm{IN}}, \mathrm{DC}$ Input Voltage
$\mathrm{T}_{\mathrm{A}}$, Operating Temperature

| A version: | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | ---: |
| C version: | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

## Functional Description

Count Enable ( $\overline{\mathrm{CE}}$ ) may be changed with ( $\overline{\mathrm{CLK}}$ ) either high or low.
Counter reset ( $\overline{\mathrm{CR}}$ ) overrides count enable ( $\overline{\mathrm{CE}}$ ) and clock ( $\overline{C L K}$ ). It may be changed regardless of levels present at count enable ( $\overline{\mathrm{CE}}$ ) and clock (CLK).
Latch strobe ( $\overline{\mathrm{LST}}$ ), lamp blanking (LB) and lamp test (LT) may be changed regardless of levels at count enable (CE), clock (CLK) and counter reset (CR).

Refer to timing diagram if a logic " 1 " to " 0 " transition on clock (CLK) can occur while levels are changing on count enable (CE) or latch strobe ( $\overline{\mathrm{LST}}$ ), or if a logic " 0 " to " 1 " transition of counter reset (CR) can occur simultaneously with a " 0 " to " 1 " transition of latch strobe (LST).
Tie all unused inputs to ground except for latch strobe ( $\overline{\mathrm{LST}}$ ), which must be returned to a logic " 1 " level if not used.


Electrical Characteristics: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted

| Symbol | Parameter | Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Low level input voltage | $\mathrm{V}_{\mathrm{O}}=0.1 \mathrm{~V}$ or ( $\mathrm{V}_{\text {cc }}-0.1 \mathrm{~V}$ ) |  | 1.0 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High level input voltage | $\mathrm{V}_{\mathrm{O}}=0.1 \mathrm{~V}$ or ( $\left.\mathrm{V}_{\text {cc }}-0.1 \mathrm{~V}\right)$ | 3.5 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage Logic Output Driver Output | $\begin{aligned} & V_{\text {PIN12 }}=V_{I H}, I_{0}=1 \mathrm{~mA} \\ & V_{P N 13}=V_{H}, I_{0}=25 \mathrm{~mA} \\ & T_{A}=25^{\circ} \mathrm{C} \\ & T_{A}=15^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & 0.2 \\ & 0.4 \end{aligned}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Logic Logic Output Driver Output | $\begin{aligned} & \mathrm{I}_{0}=-1 \mathrm{~mA} \\ & \mathrm{I}_{0}=0.25 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 8.0 \end{aligned}$ |  | V |
| In | Input Leakage Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {CC }}$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| los | Output Short Circuit Current Driver Output | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | -20 | -73 | mA |
| Icc | Quiescent Supply Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {CC }}$, lout $=0 \mu \mathrm{~A}$ |  | 100 | $\mu \mathrm{A}$ |
| Icex | Leakage Current Driver Output | V O $=8 \mathrm{~V}$ |  | 0.25 | mA |

## Timing Diagram

Conditions: $\quad V_{C C}=5 \mathrm{~V} \pm 10 \%,-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$
Clock Frequency ( $\mathrm{F}_{\mathrm{CL}}$ ) $=1 \mathrm{MHz}$
Propagation Delay, Clock to $T_{C}(t c L T C)=150 \mathrm{nS}$


NOTE 1: To store counter information the latch strobe may go as low at any time up to 50 nS before the positive going transition of counter resets.

Functional Truth Table

|  | Input |  |  |  |  |  | Output |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Function | CLOCK | $\overline{\mathbf{C E}}$ | CR | $\overline{\text { LST }}$ | LT | LB | TC | $\overline{\mathbf{a}}$ | $\overline{\text { b }}$ | $\overline{\mathbf{c}}$ | $\overline{\mathrm{d}}$ | $\overline{\mathbf{e}}$ | $\overline{\mathrm{f}}$ | $\overline{\mathrm{g}}$ |
| Lamp Test | X | X | X | X | 1 | X | - | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Lamp Blanking | X | X | X | X | 0 | 1 | - | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Reset | X | X | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Enable | P | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  | P1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
|  | P2 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
|  | P3 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
|  | P4 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
|  | P5 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
|  | P6 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
|  | P7 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
|  | P8 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | P9 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
|  | P10 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
|  | P11 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
|  | P | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |

$P=$ Any number of pulses may be applied
$P_{N}=n$ pulses on the clock input
X = Don't Care

## General Description

The MIC5002/5/7 is an ion-implanted, P-channel MOS, fourdecade synchronous counter with latches, multiplexing circuits, and a read-only memory programmed for sevensegment outputs and BCD outputs. In addition, many on-chip control circuits provide flexibility of use with a minimum of external components.

The MIC5002/5/7 provides a means of counting up to 9999, transferring the count into latches without interrupting the counting operation, and supplying the latched information to the outputs one decade at a time. Scanning is controlled by the SCAN input which increments a one-of-four counter on its negative edge, thereby scanning the latches from MSD (Most Significant Digit) to LSD (Least Significant Digit).
Low-threshold voltages for input DTL/TTL compatibility are achieved through an ion-implementation process. Enhancement mode devices, as well as depletion-mode devices, are fabricated on the chip, allowing it to operate from a single +5 V power supply. Depletion-mode technology also allows the entire circuit to operate on less than 25 mW of power.

The block diagram, Figure 1, shows all options available on the MIC5002 MOS/LSI. Other members of this family which

## Features

- Single-supply operation or double-supply for higher output drive
- Multiplexed seven-segment and/or BCD outputs
- TTL-compatible inputs
- Four decades of synchronous counting
- Minimum external component count
- Low power consumption


## Ordering Information

| Part Number | Temperature Range | Package |
| :---: | :---: | :---: |
| MIC5002CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 -Pin Plastic DIP |
| MIC5005CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 -Pin Plastic DIP |
| MIC5007CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 -Pin Plastic DIP |

## Functional Diagram



Figure 1


Figure 2
are different versions of this same chip are the MIC5005 and MIC5007. The MIC5005 is supplied in a 24 -pin package and does not include the BCD outputs. The MIC5007 is supplied in a 16-pin package. (See Figure 2 for these members of the display counter/decoder family.)

## Functional Description (MIC5002)

## $\mathrm{V}_{\mathrm{GG}}$, Pin 1

$V_{G G}$ is the output gate drive voltage supply. It must be tied to a supply which is no greater than $V_{D D}$ and no less than $V_{D D}$ -13.2 V . Higher output drive capability is realized when $\mathrm{V}_{\mathrm{GG}}$ is maintained at the recommended level of $\mathrm{V}_{\mathrm{DD}}-12 \mathrm{~V}$. (See Figure 3 for typical output characteristics.)

## TRANSFER, Pin 2

While TRANSFER is at logic 0 , data in the decade counters is continuously transferred to the latches. This input may be left at 0 for a continuous transfer and display mode or may be driven high to subsequently cause the latches to store the current counter contents.
Storage occurs internally when TRANSFER is taken to a 1 and the next negative edge of COUNT INPUT occurs. This allows asynchronous COUNT and TRANSFER operation since the transfer is terminated internally prior to incrementing the counters. This means that a COUNT negative edge must follow a TRANSFER command before a reset is applied to assure transfer of data. An external reset command must be delayed at least one COUNT negative edge following a transfer. External transfer should terminate at least $1 \mu \mathrm{~S}$ prior to this COUNT negative edge and RESET should occur no sooner than $1 \mu \mathrm{~S}$ following that edge.

## Output Drive Characteristics


(loL @ $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{SS}}-0.75 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{A}}=75^{\circ} \mathrm{C}$
$\mathrm{IOH} @ \mathrm{~V}_{0}=\mathrm{V}_{\mathrm{DD}}+0.75 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$ )

RESET, Pin 3
The decade counters are reset to 0000 when RESET is at logic 0 . The RESET input at logic 0 also forces the scan counter to the MSD output and resets the OVERFLOW latch output to a logic 1. It maintains this condition as long as a logic 0 is present at RESET and overrides all other associated inputs. As indicated previously, the decade counter should not be reset until a transfer has been terminated.
Since the RESET input resets the scan counter to the MSD, the scan rate must be much faster than the reset rate to allow the lesser significant digits to be enabled. Therefore, FSCAN should be much greater than four times FRESET.

Ideally, the reset pulse should also be made narrow to prevent its duration from causing the MSD to be on much longer than the other digits and thus appear to be brighter.

## COUNT, Pin 4

The decade counters are synchronously incremented on the negative edge of the COUNT input. The internal oscillator on this input may be overridden by an external signal source or may be allowed to oscillate at a frequency set by a single capacitor tied to this input from the $V_{S S}$ or $V_{D D}$ supply. In systems with considerable noise, better oscillator stability exists when the capacitor is tied to $\mathrm{V}_{\mathrm{SS}}$. (See Table 1.)

## COUNT EXTEND, Pin 5

COUNT EXTEND is a feature provided to enable MIC5002s to be cascaded. Whenever the counter state attains 9999 count, the COUNT EXTEND output goes high. This output remains logical 1 only until the next negative transition of COUNT occurs or a RESET signal is applied.

## Typical Count Oscillator Frequencies vs. Capacitance Between VSS and COUNT

| Capacitance | Typical Frequency |
| :---: | :---: |
| 470 pF | 135 kHz |
| 1000 pF | 90 kHz |
| 4700 pF | 33 kHz |
| 20000 pF | 9.5 kHz |

$\left(\mathrm{V}_{\mathrm{SS}}=5.75 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{GG}}=-12 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$
Table 1
Typical Scan Oscillator Frequencies vs. Capacitance Between VSS and SCAN Input

| Capacitance | Typical Frequency |
| :---: | :---: |
| 470 pF | 17 kHz |
| 1000 pF | 11.2 kHz |
| 4700 pF | 4.0 kHz |
| 20000 pF | 1.33 kHz |

$\left(V_{S S}=5.75 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{GG}}=-12 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

Table 2

## OVERFLOW, Pin 6 (N/A on MIC5007)

$\overline{\text { OVERFLOW }}$ occurs on the 10,000 th count input following a reset. It is normally high and, when activated, goes low to indicate that the decade counters have gone from 9999 to 0000 without encountering a reset. Once activated, the OVERFLOW latch will remain low until RESET is pulled low.

## DECIMAL POINT IN, Pin 7 (N/A on MIC5007)

With DECIMAL POINT IN held high, the device employs leading zero blanking. This causes any leading zeros in the display latches to be blanked when their DIGITSELECT goes high. At the start of each MSD to LSD scan, blanking of leading zeros occurs until the first non-zero number occurs in the display or DECIMAL POINT IN is clocked to a 0 . Any number following will be displayed. Leading zero blanking does not affect the $\overline{B C D}$ outputs or the LSD in the display which is displayed even if zero. The LSD output resets the blanking circuitry to begin blanking zeros in the next scan cycle.
Leading zero blanking may be inhibited by wiring $\overline{\mathrm{DECIMAL}}$ POINT IN to ground. The MIC5007 does not have a pin for DECIMAL POINT IN and therefore does not have leading zero blanking.
In the DECIMAL POINT RIGHT mode, even though the DECIMAL POINT IN is clocked, unblanking is delayed until the following digit is enabled.

DECIMAL POINT LEFT OR RIGHT, Pin 8 (N/A on MIC5007)
Bringing this control to logic 1 allows the use of displays with the decimal point physically located on the left side of the numeral. Logic 0 on this input allows for a right-handed decimal point.

## BLANKING, Pin 9

The BLANKING input at logic 0 forces the 7 -segment outputs to the off-state and $\overline{\mathrm{BCD}}$ to the equivalent of the number zero. This condition is maintained on a dc basis as long as the BLANKING input is zero. The DIGIT SELECT outputs continue to operate at the scan rate as described.

## SCAN INPUT, Pin 10

The DIGIT SELECT COUNTER is incremented by a negative edge on the SCAN INPUT. During the time the SCAN INPUT is at 0 , the SEGMENT and DIGIT SELECT outputs are forced off and the complement $\overline{B C D}$ outputs are forced to logic 1. The off level of the 7 -segment and BCD outputs is determined by the state of the TRUE/COMPLEMENT input. This remains until the SCAN INPUT returns to logic 1 .

The DIGIT SELECT COUNTER is a one-of-four counter, scanning from MSD to LSD, enabling one quad latch output at a time, and presenting a logic 1 to the corresponding DIGIT SELECT output.

The internal oscillator on this input may be overridden by an external signal source or may be allowed to oscillate at a frequency set by a single capacitor tied to this input from the $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$ supply. In systems with considerable noise, better oscillator stability exists when the capacitor is tied to Vss. (See Table 2.)

## TRUE/COMPLEMENT, Pin 11 (N/A on MIC5007)

When this control is driven to 0 , inversion of both the $\overline{B C D}$ and 7 -segment outputs occurs. Depending upon the display used, combinations of the BLANKING input and TRUE/ COMPLEMENT control can be chosen to give a lamp test.

## $\overline{B C D}$ OUT, Pins 12 through 15 (N/A on MIC5005)

The $\overline{B C D}$ outputs are push-pull and are designed to drive directly to the base of common emitter transistors. Output characteristics are shown in Figure 3.
$V_{D D}$, Pin 16
$V_{D D}$ is the negative supply and is nominally ground.
SEGMENT OUTPUTS, Pins 17 through 23 (N/A on MIC5007)
The SEGMENT OUTPUT buffers are identical to the $\overline{B C D}$ output buffers.

## DIGIT SELECT OUTPUTS, Pins 24 through 27

The DIGIT SELECT OUTPUTS are push-pull and go high during their appropriate times to accomplish the multiplexing of the digits.
$V_{S S}$, Pin 28
$V_{S S}$ is the positive supply voltage and is nominally maintained at 5 Vdc with respect to $\mathrm{V}_{\mathrm{DD}}$.

## Absolute Maximum Ratings* (See Notes 1 and 2 )

Absolute Maximum $V_{S S}$
$V_{G G}$ Supply Range
Operating Temperature Range
Storage Temperature Range

$$
\begin{array}{r}
7.5 \mathrm{~V} \\
0 \mathrm{~V} \geq \mathrm{V}_{\mathrm{GG}} \geq-13.2 \mathrm{~V} \\
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\end{array}
$$

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Electrical Operating Characteristics

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units | Notes |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{SS}}$ | Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-\mathrm{V}_{\mathrm{DD}}$ | 4.5 | 5.0 | 7.5 | V | 1,2 |
| $\mathrm{~V}_{\mathrm{GG}}$ | Supply Voltage | $\mathrm{V}_{\mathrm{GG}}-\mathrm{V}_{\mathrm{DD}}$ | -13.2 | -12 | $\mathrm{~V}_{\mathrm{DD}}$ | V | 1,2 |
| $\mathrm{~F}_{\mathrm{C}}$ | Count Frequency |  | dc |  | 250 | kHz |  |

## DC Characteristics

( $\mathrm{V}_{\mathrm{SS}}=+5 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{GG}}=\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V} ; 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Parameter | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Voltage, Logic 0 (Low) |  | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}+0.8$ | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage, Logic 1 (High) | $\mathrm{V}_{\text {SS }}$-1 | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{SS}}+0.3$ | V | 3 |
| Iss | Supply Current, $\mathrm{V}_{\text {SS }}$ |  | 2.5 | 5.0 | mA | 4, Inputs open |
| $\mathrm{I}_{\mathrm{GG}}$ | Supply Current, $\mathrm{V}_{\mathrm{GG}}$ |  | 0.2 | 0.5 | mA | $\mathrm{V}_{\mathrm{GG}}=-12 \mathrm{~V}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 3 | 10 | pF | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{SS}}$ |
| IIL | Input Current, Logic 0, Count Input <br> Scan Input <br> Decimal Point Input <br> Other Logic Inputs |  |  | $\begin{aligned} & 1.6 \\ & 1.6 \\ & 1.0 \\ & 1.0 \end{aligned}$ | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ |
| lOL | Output Current, Logic 0 | 0.5 |  |  | mA | 6, $\mathrm{V}_{\mathrm{GG}}=-12 \mathrm{~V}$ |
| IOH | Output Current, Logic 1 | 0.5 |  |  | mA | $6, \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Voltage, Logic 0 |  |  | $\mathrm{V}_{\mathrm{DD}}+0.2$ | V | 4 |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage, Logic 1 | $\mathrm{V}_{\mathrm{DD}}-0.2$ |  |  | V | 4 |

## NOTES:

1. $V_{D D}=O V$.
2. $\mathrm{V}_{\mathrm{SS}}-\mathrm{V}_{\mathrm{GG}}$ no more than 20.7 V .
3. Internal pull-up resistors (approx. 10k) are provided at all inputs other than Count Input, Scan Input and Decimal Point Input.
4. $V_{G G}=-12 \mathrm{~V} \pm 10 \%$. Outputs open.
5. Measurement made at $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}+0.4 \mathrm{~V}$. This condition is sufficient to represent a logic 0 and hold off or override the internal oscillators. Maximum current at $\mathrm{V}_{1}=+0.4 \mathrm{~V}$ is 1.6 mA . $400 \mu \mathrm{~A}$ source current is sufficient to represent a logic 1 and hold off or override the internal oscillators.
6. loL measured at $\mathrm{V}_{0}=\mathrm{V}_{S S}-0.75 \mathrm{~V}$. (Direct driving base pnp emitter to $\mathrm{V}_{S S}$.) $l_{\mathrm{OH}}$ measured at $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{DD}}+0.75 \mathrm{~V}$. (Direct driving base npn emitter to $V_{D D}$.)

## AC Characteristics

( $\mathrm{V}_{\mathrm{SS}}=+5 \mathrm{~V} \pm \% ; \mathrm{V}_{\mathrm{GG}}=\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V} ; 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Parameter | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{Cl}}$ | Count Input Frequency | dc |  | 250 | kHz |  |
| ${ }_{\text {f }}$ | Scan Input Frequency | dc |  | 50 | kHz |  |
| $\mathrm{t}_{\mathrm{RD}}$ | Reset to Any Output Delay |  |  | 15 | $\mu \mathrm{S}$ |  |
| $t_{\text {PW }}$ | Logic 0 Pulse Width, $\frac{\overline{\text { Reset Input }}}{\text { Count Input }}$ <br>  Scan Input <br> Transfer Input <br>   | $\begin{gathered} 1.0 \\ 1.0 \\ 10.0 \\ 2.5 \end{gathered}$ |  |  | $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ |  |
| $\mathrm{t}_{\mathrm{PH}}$ | Logic 1 Time Count Input <br> Scan Input | $\begin{gathered} 3.0 \\ 10.0 \end{gathered}$ |  |  | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \end{aligned}$ |  |
| ${ }^{\text {tSD }}$ | Scan to Output Disable Time Digit Select Outputs All Data Outputs |  |  | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \end{aligned}$ | $\begin{aligned} & 7 \\ & 7 \end{aligned}$ |
| $\mathrm{t}_{\text {SE }}$ | Scan to Output Enable Time Digit Select Outputs All Data Outputs |  |  | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \end{aligned}$ | $\begin{aligned} & 8 \\ & 8 \end{aligned}$ |
| $\mathrm{t}_{\mathrm{CE}}$ | Count Input to Count Extend Delay to 1 or 0 |  |  | 15 | $\mu \mathrm{S}$ | 9 |
| $\mathrm{t}_{\mathrm{OF}}$ | Count Input to Overflow Delay (On) |  |  | 15 | $\mu \mathrm{S}$ | 9 |
| $\mathrm{t}_{\text {ROF }}$ | Reset Input to Overflow Delay (Off) |  |  | 5 | $\mu \mathrm{S}$ |  |

## NOTES:

1. $\mathrm{V}_{\mathrm{DD}}=\mathrm{OV}$.
2. $\mathrm{V}_{\mathrm{SS}}-\mathrm{V}_{\mathrm{GG}}$ no more than 20.7 V .
3. Internal pull-up resistors (approx. 10k) are provided at all inputs other than Count Input, Scan Input and Decimal Point Input.
4. $\mathrm{V}_{\mathrm{GG}}=-12 \mathrm{~V} \pm 10 \%$. Outputs open.
5. Measurement made at $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}+0.4 \mathrm{~V}$. This condition is sufficient to represent a logic 0 and hold off or override the internal oscillators. Maximum current at $V_{1}=+0.4 \mathrm{~V}$ is $1.6 \mathrm{~mA} .400 \mu \mathrm{~A}$ source current is sufficient to represent a logic 1 and hold off or override the internal oscillators.
6. loL measured at $\mathrm{V}_{0}=\mathrm{V}_{S S}-0.75 \mathrm{~V}$. (Direct driving base pnp emitter to $\mathrm{V}_{\mathrm{SS}}$.) loH measured at $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{DD}}+0.75 \mathrm{~V}$. (Direct driving base npn emitter to $V_{D D}$.)
7. Delay measured from the negative edge of the SCAN input.
8. Delay measured from the rising edge of the SCAN input.
9. Delay measured from the negative edge of the COUNT input.

Typical Application：Revolution Counter


Figure 5

## General Description

The MIC50395 is an ion-implanted, P-channel MOS sixdecade synchronous up/down-counter/display driver with compare-register and storage-latches. The counter as well as the register can be loaded digit-by-digit with BCD data. The counter has an asynchronous-clear function.

Scanning is controlled by the scan oscillator input which is self-oscillating or can be driven by an external signal. The six-decade register is constantly compared to the state of the six-decade counter and when both the register and the counter have the same content, an EQUAL signal is generated. The contents of the counter can be transferred into the 6 -digit latch which is then multiplexed from MSD to LSD in BCD and 7-segment format to the output. The sevensegment decoder incorporates a leading-zero blanking circuit which can be disabled by an external signal. This device is intended to interface directly with the standard CMOS logic families.

The MIC50396 and MIC50397 operate identically to the MIC50395 except that two digits in each were reprogrammed to provide divide by six circuitry instead of divide by ten. The MIC50396 is well suited for industrial timer applications while the MIC50397 is best suited for stop watch or real time computer clock applications.

## Features

- Single power supply
- Schmitt-Trigger on the count-input
- Drives common anode or cathode displays (CA with buffer)
- Six decades of synchronous up/down counting
- Look-ahead carry or borrow
- Loadable counter
- Loadable compare-register with comparator output
- Multiplexed BCD and seven-segment outputs
- Internal scan oscillator
- Direct LED segment drive
- Interfaces directly with CMOS logic
- Leading zero blanking
- MIC50396 programmed to count time:
- 99 hrs. 59 min. 59 sec.
- MIC50397 programmed to count time:
- 59 hrs. $59 \mathrm{~min} .99 / 100 \mathrm{sec}$.


## Ordering Information

| Part Number | Temp. Range | Package |
| :---: | :---: | :---: |
| MIC50395CN | $0-70^{\circ} \mathrm{C}$ | 40 -pin Plastic DIP |
| MIC50396CN | $0-70^{\circ} \mathrm{C}$ | 40 -pin Plastic DIP |
| MIC50397CN | $0-70^{\circ} \mathrm{C}$ | 40 -pin Plastic DIP |

## Pin Connection



Segment Identification


## Operations:

## Six Decade Counter, Latch

The six decade counter is synchronously incremented or decremented on the positive edge of the count input signal. A Schmitt trigger on this input provides hysteresis for protection against both a noisy environment and double triggering due to a slow rising edge at the count input.

The count inhibit can be changed in coincidence with the positive transition of the count input; the count input is inhibited when the count inhibit is high.

The counter will increment when up/down input is high $\left(\mathrm{V}_{\mathrm{SS}}\right)$ and will decrement when up/down input is low. The up/down input can be changed $0.75 \mu \mathrm{~S}$ prior to the positive transition of the count input.

The clear input is asynchronous and will reset all decades to zero when brought high but does not affect the six digit latch or the scan counter.

As long as store input is low, data is continuously transferred from the counter to the display. Data in the counter will be latched and displayed when store input is high. Store can be changed in coincidence with the positive transition of the count input.

The counter is loaded digit by digit corresponding to the digit strobe outputs. BCD thumb wheel switches with four diodes per decade connected between the digit strobe outputs and the BCD inputs is one method to supply BCD data for loading the counter decades.
The load counter pulse must be at $V_{S S} 2 \mu \mathrm{~S}$ prior to the positive transition of the digit strobe of the digit to be loaded. The load counter pulse may be removed after the positive transition of the digit strobe since the chip internally latches this signal. The BCD data to be loaded must be valid through the negative transition of the digit strobe.

## Inputs, Outputs

The seven segment outputs are open drain capable of sourcing 10 mA average current per segment over one digit cycle. Segments are on when at $\mathrm{V}_{\text {ss }}$. The Carry, Equal, Zero, $B C D$ and digit strobe outputs are push pull and are on when at $V_{S S}$. All inputs except Counter BCD, Register BCD, and SCAN inputs are high impedance CMOS compatible.

Three basic outputs originate from the counter: zero output, equal output, and carry output. Each output goes high on the positive $\left(\mathrm{V}_{\mathrm{SS}}\right)$ going edge of the count input under the following conditions:
Zero output goes high for one count period when all decades contain zero. During a load counter operation the zero output is inhibited.

Equal output goes high for one count period when the contents of the counter and compare register are equal. The equal output is inhibited by a load counter or load register operation, which lasts until the next interdigit blanking period
following a negative transition of Load Counter or Load Register.

The carry output goes high with the leading edge of the count input at the count of 000000 when counting up or at 999999* when counting down and goes low with the negative going edge of the same count input.
A count frequency of 1 MHz can be achieved if the equal output, zero output and carry output are not used. These outputs do not respond at this frequency due to their output delay illustrated on the timing diagram.

## Six Decade Compare Register

The register is loaded identically to the load counter paragraph described previously. The register may be loaded independently of the counter, however, the clear input will not remove the register contents. Contents of the register are not displayed by the BCD or seven segment outputs.

## BCD Seven Segment Outputs

BCD or seven segment outputs are available. Digit strobes are decoded internally by a divide by six Johnson counter. This counter scans from MSD to LSD. By bringing the SET input low, this counter will be forced to the MSD decade count. During this time the segment outputs are blanked to protect against display burn out.
$B C D$ outputs are valid for MSD when $\overline{\text { SET }}$ is low. Applying $V_{S S}$ to SET allows normal scan to resume. Digit 6 output is active $\left(V_{S S}\right)$ until the next scan clock pulse brings up digit 5 output.

The segment outputs and digit strobes are blanked during the interdigit blanking time. Leading zero blanking affects only the segment outputs. This option is disabled by bringing the LZB input high. Typically the interdigit blanking time is 5 to $25 \mu \mathrm{~S}$ when using the internal scan oscillator.

BCD output data changes at the beginning of the interdigit blanking time. Therefore the BCD output data is valid when the positive transition of a digit output occurs.

## Scan Oscillator

The MIC50395 has an internal scan oscillator. The frequency of the scan oscillator is determined by an external capacitor between $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$ and scan input. The wave form present on the scan oscillator input is triangular in the self oscillate mode.

An external oscillator may also be used to drive the scan input. In either case, external capacitors of 150pF each will be required from $\mathrm{V}_{\mathrm{SS}}$ to Counter BCD inputs and register BCD inputs. This will allow asynchronous loading of the $B C D$ inputs.

In the internal drive mode the interdigit blanking time will be the sum of the negative dwell period of the external oscillator and the normal self oscillate blanking time. ( $5 \rightarrow 25 \mu \mathrm{~S}$ ). Display brightness can be controlled by the duty cycle of the external scan oscillator.

[^9]If external capacitors on the BCD inputs are undesirable, it will be necessary to synchronize the negative going edge of the load register and/or load counter command to coincide with the positive going edge of the scan input signal. Also the $\mathrm{V}_{\mathrm{SS}}$ range should be limited from 10.8 to 13.2 Volts.
Typically, the scan oscillator will oscillate at the following

| $\mathrm{C}_{\mathbf{I N}}$ | Min | Max |
| :--- | :---: | :---: |
| 820 pF | 1.4 kHz | 4.8 kHz |
| 470 pF | 2.0 kHz | 6.8 kHz |
| 120 pF | 7.0 kHz | 20 kHz | frequencies with these nominal capacitor values from $\mathrm{V}_{\mathrm{SS}}$ to scan input.

Functional Diagram
LED DISPLAY


## Absolute Maximum Ratings

Voltage on Any Terminal Relative to $\mathrm{V}_{\text {ss }} \quad+0.3 \mathrm{~V}$ to -20 V
Operating Temperature Range (Ambient) $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature Range (Ambient) $-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$
Maximum Operating Conditions

| Symbol | Parameter | Min | Max | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature | 0 | 70 | C |  |
| $\mathrm{V}_{\mathrm{SS}}$ | Supply voltage $\left(\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}\right.$ ) | 10 | 15 | V | 1 |
| $\mathrm{I}_{\mathrm{SS}}$ | Supply Current |  | 35 | mA | 2 |
| $\mathrm{~B}_{\mathrm{V}}$ | Break Down Voltage <br> (Segment only @ $10 \mu \mathrm{~A})$ |  | $\mathrm{V}_{\mathrm{SS}}-26$ | V |  |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation | 670 | mW | 3 |  |

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=+10.0 \mathrm{~V}\right.$ to $\left.+15.0,0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)$
Static Operating Conditions

| Symbol | Parameter | Min | Max | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage, "0" | $\mathrm{V}_{\mathrm{DD}}$ | $0.2 \mathrm{~V}_{\mathrm{SS}}$ | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage, "1" | $\mathrm{V}_{\mathrm{SS}}-1$ | $\mathrm{~V}_{\mathrm{SS}}$ | V | 4 |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Voltage "0" @ 30 $\mu \mathrm{A}$ |  | $0.2 \mathrm{~V}_{\mathrm{SS}}$ | V | 5 |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output Voltage "1" @ 1.5 mA | $0.8 \mathrm{~V}_{\mathrm{SS}}$ |  | V | 5 |
| $\mathrm{I}_{\mathrm{OH}}$ | Output Current "1" <br> Digit strobes <br> Segment outputs | 3.0 |  | mA | 6 |
|  | 10.0 |  | mA | 7 |  |
| $\mathrm{I}_{\text {SCAN }}$ | Scan Input Pullup Current @ 0 V |  | 5.5 | mA |  |
| $\mathrm{I}_{\text {SCAN }}$ | Scan Input Pulldown Current @ 15 V | 2 | 40 | $\mu \mathrm{~A}$ |  |
| $\mathrm{I}_{\overline{\text { SET }}}$ | $\overline{S E T}$ Input Pullup Current @ 0V | 5 | 60 | $\mu \mathrm{~A}$ |  |

Note 1: With 150 pF capacitor to $\mathrm{V}_{\text {SS }}$ from counter BCD and register BCD inputs.
Note 2: $I_{s g}$ with inputs and outputs open at $0^{\circ} \mathrm{C} .33 \mathrm{~mA}$ at $25^{\circ} \mathrm{C}$ and 28 mA at $70^{\circ} \mathrm{C}$. This does not include segment current. Total power per segment must be limited not to exceed power dissipation of package. ( $\theta_{\mathrm{JA}}=100 \mathrm{C}$ Watt)
Note 3: All outputs loaded.
Note 4: MIN $V_{I H}$ from $R_{A} R_{B} R_{C} R_{D} C_{A} C_{B} C_{C} C_{D}$ inputs is $V_{S S}-2.5 \mathrm{~V}$. Those inputs have internal pulldown resistors to $V_{D D}$.
Note 5: This applied to the push pull CMOS compatible outputs. Does not include digit strobes or segment outputs.
Note 6: For $\mathrm{V}_{\text {out }}=\mathrm{V}_{\mathrm{ss}}-2.0$ Volts. Average value over one digit cycle.
Note 7: For $\mathrm{V}_{\text {OuT }}=\mathrm{V}_{\mathrm{ss}}-3.0$ Volts. Average value over one digit cycle.

Timing


## Loading Counter, Register (1 Digit)



NOTE:
The inhibit function of the zero or equal outputs does not end when the Load Counter input goes to a " 0 " unless that transition occurs during interdigit blanking period at least $2.0 \mu \mathrm{~S}$ prior to a positive transition of a digit output. This same timing restriction holds for Equal and Load Register.

## Dynamic Operating Conditions

| Symbol | Parameter | Min | Max | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{Cl}}$ | Count Input Frequency | 0 | 1.00 | MHz | 8,9 |
| $\mathrm{f}_{\mathrm{SI}}$ | Scan Input Frequency | 0 | 20 | kHz |  |
| $\mathrm{t}_{\mathrm{CPW}}$ | Count Pulse Width | 400 |  | nS | 10 |
| $\mathrm{t}_{\mathrm{SPW}}$ | Store Pulse Width | 2.0 |  | $\mu \mathrm{~S}$ |  |
| $\mathrm{t}_{\mathrm{SS}}$ | Store Setup Time | 0 |  | $\mu \mathrm{~S}$ | 11 |
| $\mathrm{t}_{\mathrm{CIS}}$ | Count Inhibit Setup Time | 0 |  | $\mu \mathrm{~S}$ | 11 |
| $\mathrm{t}_{\mathrm{UDS}}$ | Up/Down Setup Time | -0.75 |  | $\mu \mathrm{~S}$ | 11 |
| $\mathrm{t}_{\mathrm{CPW}}$ | Clear Pulse Widh | 2.0 |  | $\mu \mathrm{~S}$ | 11 |
| $\mathrm{t}_{\mathrm{CS}}$ | Clear Setup Time | -0.5 |  | $\mu \mathrm{~S}$ | 11 |
| $\mathrm{t}_{\mathrm{OA}}$ | Zero Access Time |  | 3.0 | $\mu \mathrm{~S}$ | 11 |
| $\mathrm{t}_{\mathrm{OH}}$ | Zero Hold Time |  | 1.5 | $\mu \mathrm{~S}$ | 11 |
| $\mathrm{t}_{\mathrm{CA}}$ | Carry Access Time |  | 1.5 | $\mu \mathrm{~S}$ | 11 |
| $\mathrm{t}_{\mathrm{CH}}$ | Carry Hold Time | 0.9 |  | $\mu \mathrm{~S}$ | 12 |
| $\mathrm{t}_{\mathrm{EA}}$ | Equal Access Time | 2.0 |  | $\mu \mathrm{~S}$ | 11 |
| $\mathrm{t}_{\mathrm{EH}}$ | Equal Hold Time | 1.5 |  | $\mu \mathrm{~S}$ | 11 |
| $\mathrm{t}_{\mathrm{L}}$ | Load Time | $1 / 6 \mathrm{f}_{\mathrm{SI}}$ |  |  |  |

Note 8: Measured at $50 \%$ duty cycle.
Note 9: If carry, equal, or zero outputs are used, the count frequency will be limited by their respective output times.
Note 10: The count pulse width must be greater than the carry access time when using the carry output.
Note 11: The positive edge of the count input is the $t=0$ reference.
Note 12: Measured from negative edge of count input.

## General Description

The MIC50398/9 is an ion-implanted, P-channel MOS six-decade synchronous up/down-counter/display driver with storage latches. The counter can be loaded digit-by-digit with BCD data. The counter has an asynchronous-clear function.

Scanning is controlled by the scan oscillator input which is self-oscillating or can be driven by an external signal. The contents of the counter can be transferred into the 6 -digit latch which is then multiplexed from MSD to LSD in BCD or 7 -segment format to the output. These devices are intended to interface directly with the standard CMOS logic families.

## Features

- Single power supply
- Schmitt-Trigger on the count-input
- Six decades of synchronous up/down counting
- Look-ahead carry or borrow
- Loadable counter
- Multiplexed seven-segment outputs MIC50398N
- Multiplexed BCD outputs, MIC50399N
- Internal scan oscillator


## Pin Connection



Ordering Information

| Part Number | Temp. Range | Package |
| :---: | :---: | :---: |
| MIC50398CN | $0-70^{\circ} \mathrm{C}$ | 28-pin Plastic DIP |
| MIC50399CN | $0-70^{\circ} \mathrm{C}$ | 28-pin Plastic DIP |



Segment Identification


## Operations:

## Six Decade Counter, Latch

The six decade counter is synchronously incremented or decremented on the positive edge of the count input signal. A Schmitt trigger on this input provides hysteresis for protection against both a noisy environment and double triggering due to a slow rising edge at the count input.

The count inhibit can be changed in coincidence with the positive transition of the count input. Count inhibit must remain high while the count input is high to inhibit counting.

The counter will increment when up/down input is high ( $\mathrm{V}_{\mathrm{ss}}$ ) and will decrement when up/down input is low. The up/down input can be changed $0.75 \mu \mathrm{~S}$ prior to the positive transition of the count input.
The clear input is asynchronous and will reset all decades to zero when brought high but does not affect the six digit latch or the scan counter.
As long as store input is low, data is continuously transferred from the counter to the display. Data in the counter will be latched and displayed when store input is high. Store can be changed in coincidence with the positive transition of the count input.
The counter is loaded digit by digit corresponding to the digit strobe outputs. BCD thumb wheel switches with four diodes per decade connected between the digit strobe outputs and the BCD inputs is one method to supply BCD data for loading the counter decades.
The load counter pulse must be at $\mathrm{V}_{\mathrm{SS}} 2 \mu \mathrm{~S}$ prior to the positive transition of the digit strobe of the digit to be loaded. The load counter pulse may be removed after the positive transition of the digit strobe since the chip internally latches this signal. The BCD data to be loaded must be valid through the negative transition of the digit strobe.

## Inputs, Outputs

The seven segment outputs are open drain capable of sourcing 10 mA average current per segment over one digit cycle. Segments are on when at $\mathrm{V}_{\text {ss }}$. The Carry, Zero, BCD and digit strobe outputs are push pull and are on when at $\mathrm{V}_{\text {SS }}$. All inputs except Counter BCD and SCAN inputs are high impedance CMOS compatible.
Two basic outputs originate from the counter: zero output, and carry output. Each output goes high on the positive $\left(\mathrm{V}_{\mathrm{SS}}\right)$ going edge of the count input under the following conditions:
Zero output goes high for one count period when all decades contain zero. During a load counter operation the zero output is inhibited. Zero output is on the MIC50399 only.

The carry output goes high with the leading edge of the count input at the count of 000000 when counting up or at 999999 when counting down and goes low with the negative going edge of the same count input. During a load counter operation the carry output is inhibited.
A count frequency of 1.5 MHz can be achieved if the zero output and carry output are not used. These outputs do not respond at this frequency due to their output delay illustrated on the timing diagram.

## BCD \& Seven Segment Outputs

BCD or seven segment outputs are available. Digit strobes are decoded internally by a divide by six Johnson counter. This counter scans from MSD to LSD. By bringing the SET input low, this counter will be forced to the MSD decade count. During this time the segment outputs are blanked to protect against display burn out.
BCD outputs are valid for MSD when SET is low. Applying $V_{S S}$ to SET allows normal scan to resume. Digit 6 output is active $\left(\mathrm{V}_{\mathrm{SS}}\right)$ until the next scan clock pulse brings up digit 5 output.

The segment outputs and digit strobes are blanked during the interdigit blanking time. Typically the interdigit blanking time is 3 to 10 microseconds when using the internal scan oscillator.
BCD output data changes at the beginning of the interdigit blanking time. Therefore the BCD output data is valid when the positive transition of a digit output occurs. BCD outputs are on MIC50399 only.

## Scan Oscillator

The counters have an internal scan oscillator. The frequency of the scan oscillator is determined by an external capacitor between $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ and scan input. The wave form present on the scan oscillator input is triangular in the self oscillate mode. An external oscillator may also be used to drive the scan input.
In the external drive mode the interdigit blanking time will be the sum of the negative dwell period of the external oscillator and the normal self oscillate blanking time. ( $3 \rightarrow 10 \mu \mathrm{~S}$ ). Display brightness can be controlled by the duty cycle of the external scan oscillator.
Typically, the scan oscillator will oscillate at the following frequencies with these nominal capacitor values from $\mathrm{V}_{\mathrm{SS}}$ to scan input.

| $\mathrm{C}_{\mathbb{N}}$ | Min | Max |
| :--- | :---: | :---: |
| 820 pF | 1.4 kHz | 4.8 kHz |
| 470 pF | 2.0 kHz | 6.8 kHz |
| 120 pF | 7.0 kHz | 20 kHz |

Functional Diagram


## Absolute Maximum Ratings*

Voltage on Any Terminal Relative to $\mathrm{V}_{\text {ss }} \quad+0.3 \mathrm{~V}$ to -20 V Operating Temperature Range (Ambient) $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ Storage Temperature Range (Ambient) $-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$
*Operating above absolute maximum ratings may damage the device.

Maximum Operating Conditions

| Symbol | Parameter | Min | Max | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{V}_{\mathrm{Ss}}$ | Supply voltage $\left(\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}\right)$ | 10 | 15 | V |  |
| $\mathrm{I}_{\mathrm{SS}}$ | Supply Current |  | 40 | mA | 1 |
| $\mathrm{~B}_{\mathrm{V}}$ | Break Down Voltage <br> (Segment only @ $10 \mu \mathrm{~A})$ | $\mathrm{V}_{\mathrm{ss}}-26$ | V | MIC50398 only |  |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation | 670 | mW | 2 |  |

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=+10.0 \mathrm{~V}\right.$ to $+15.0,0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ )
Static Operating Conditions

| Symbol | Parameter | Min | Max | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage, "0" | $\mathrm{V}_{\mathrm{DD}}$ | $0.2 \mathrm{~V}_{\mathrm{SS}}$ | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage, "1" | $\mathrm{V}_{\mathrm{SS}}-1$ | $\mathrm{~V}_{\mathrm{SS}}$ | V | 3 |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Voltage "0" @ 30 $\mu \mathrm{A}$ |  | $0.2 \mathrm{~V}_{\mathrm{SS}}$ | V | 4 |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output Voltage "1" @ 1.5 mA | $0.8 \mathrm{~V}_{\mathrm{SS}}$ |  | V | 4 |
| $\mathrm{I}_{\mathrm{OH}}$ | Output Current "1" <br> Digit strobes | 3.0 |  | mA | 5 |
|  | Segment outputs | 10.0 |  | mA | 6 |
| $\mathrm{I}_{\text {SCAN }}$ | Scan Input Pullup Current @ 0 V |  | 5.5 | mA |  |
| $\mathrm{I}_{\text {SCAN }}$ | Scan Input Pulldown Current @ 15 V | 2 | 40 | $\mu \mathrm{~A}$ |  |
| $\mathrm{I}_{\overline{\text { SET }}}$ | $\overline{S E T}$ Input Pullup Current @ OV | 5 | 60 | $\mu \mathrm{~A}$ |  |

Note 1: $I_{s s}$ with inputs and outputs open at $0^{\circ} \mathrm{C} .33 \mathrm{~mA}$ at $25^{\circ} \mathrm{C}$ and 28 mA at $70^{\circ} \mathrm{C}$. This does not include segment current.
Total power per segment must be limited not to exceed power dissipation of package. ( $\theta_{\mathrm{JA}}=100^{\circ} \mathrm{C} \mathrm{Watt}$ )
Note 2: All outputs loaded.
Note 3: MIN $V_{I H}$ from $C_{A} C_{B} C_{C} C_{D}$ inputs is $V_{S S}-3.5 \mathrm{~V}$. Those inputs have internal pulldown resistors to $V_{D D}$.
Note 4: This applied to the push pull CMOS compatible outputs. Does not include digit strobes on segment outputs.
Note 5: For $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{SS}}$ - 2.0 Volts. Average value over one digit cycle.
Note 6: For $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{ss}}-3.0$ Volts. Average value over one digit cycle.

## Timing



## Loading Counter, Register (1 Digit)



## Dynamic Operating Conditions

| Symbol | Parameter | Min | Max | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{Cl}}$ | Count Input Frequency | 0 | 1.5 | MHz | 7,8 |
| $\mathrm{f}_{\mathrm{SI}}$ | Scan Input Frequency | 0 | 20 | kHz |  |
| $\mathrm{t}_{\mathrm{CPW}}$ | Count Pulse Width | 325 |  | nS | 9 |
| $\mathrm{t}_{\mathrm{SPW}}$ | Store Pulse Width | 2.0 |  | $\mu \mathrm{~S}$ |  |
| $\mathrm{t}_{\mathrm{SS}}$ | Store Setup Time | 0 |  | $\mu \mathrm{~S}$ | 10 |
| $\mathrm{t}_{\mathrm{CIS}}$ | Count Inhibit Setup Time | 0 |  | $\mu \mathrm{~S}$ | 10 |
| $\mathrm{t}_{\mathrm{UDS}}$ | Up/Down setup Time | -0.75 |  | $\mu \mathrm{~S}$ | 10 |
| $\mathrm{t}_{\mathrm{CPW}}$ | Clear Pulse Width | 2.0 |  | $\mu \mathrm{~S}$ | 10 |
| $\mathrm{t}_{\mathrm{CS}}$ | Clear Setup Time | -0.5 |  | $\mu \mathrm{~S}$ | 10 |
| $\mathrm{t}_{\mathrm{OA}}$ | Zero Access Time |  | 3.0 | $\mu \mathrm{~S}$ | $10 \mathrm{MIC50399}$ only |
| $\mathrm{t}_{\mathrm{OH}}$ | Zero Hold Time |  | 1.5 | $\mu \mathrm{~S}$ | $10 \mathrm{MIC50399}$ only |
| $\mathrm{t}_{\mathrm{CA}}$ | Carry Access Time |  | 1.5 | $\mu \mathrm{~S}$ | 10 |
| $\mathrm{t}_{\mathrm{CH}}$ | Carry Hold Time |  |  | 0.9 | $\mu \mathrm{~S}$ |
| $\mathrm{t}_{\mathrm{L}}$ | Load Time | $1 / 6 \mathrm{f}_{\mathrm{SI}}$ |  |  | 11 |

Note 7: Measured at 50\% duty cycle.
Note 8: If carry or zero outputs are used, the count frequency will be limited by their respective output times.
Note 9: The count pulse width must be greater than the carry access time when using the carry output.
Note 10: The positive edge of the count input is the $t=0$ reference.
Note 11: Measured from negative edge of count input.
Note 12: Time to load one digit.

## MIC7233

## Triplex LCD Decoder/Driver

## General Description

The MIC7233 Triplex Liquid Crystal Display Decoder/Driver accepts parallel input data which is ASCII encoded and TTL compatible. Data is decoded to drive alpha-numeric 18 segment - 4 digit Liquid Crystal Displays. Timing and voltage generation for triplex operation is performed by the MIC7233 through an internal oscillator and an internal voltage divider. Chip select input pins have internal $1 \mathrm{M} \Omega$ pull-down resistors.

Eight bit parallel input data is decoded into two address bits for digit select, and six ASCII encoded data bits which are decoded into 64 independent combinations for segment drive. MIC7233 drivers may be cascaded to drive displays with more than 4 digits.

The MIC7233 is manufactured using InCMOS process technology which is an all-implant high speed Silicon Gate CMOS process. It features shallow junction structures for superior speed/power characteristics and built in anti-latch protection.

Devices are available in die form, or in 40 lead plastic DIP packages. The MIC7233 is protected against Electrostatic Discharge.

## Features

- 4 Digit - 18 Segment Alpha-Numeric Drive
- 6 Bit ASCII Parallel Input Format
- Pin and Function Compatible with the ICM7233
- 50 nS Write Cycle Time
- Direct Interface to High Speed Microprocessors
- Data Retention
- On Chip Oscillator
- Triplex Operation
- Very Low Standby Power
- Simple Digital Interface
- TTL Compatible Inputs
- Electrostatic Discharge Protection
- Cascadable for Large Number of Digits


## Applications

- Portable Instrumentation
- Portable Data Entry Devices
- Process Control Equipment
- Test Equipment
- Industrial Instrumentation
- Panel Meters
- Computer Peripherals
- Medical Equipment
- Machine Control Systems
- Communication Systems

Block Diagram


For further information on MIC7233, please contact the factory.

Ordering Information

| PART <br> NUMBER | TEMPERATURE <br> RANGE | PACKAGE |
| :---: | :---: | :---: |
| MIC7233CN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 40 -pin Plastic DIP |
| MIC7233CX | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | Die |



## MIC8010

## Liquid Crystal Display Driver

## General Description

The MIC8010 driver is designed for use with liquid crystal displays. A serial data interface is used to load an internal register, which in turn controls the segment outputs. A FIFO output allows multiple chips to be cascaded and programmed via a single, serial interface. An on-chip backplane oscillator is included.
In addition to the package options shown, the MIC8010 is available in die form; contact the factory concerning dice and custom packaging requirements

## Ordering Information

| PART <br> NUMBER | TEMPERATURE <br> RANGE | PACKAGE |
| :---: | :---: | :---: |
| MIC8010-01BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 pin Plastic DIP |
| MIC8010-02BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 pin Plastic DIP |
| MIC8010-01AL | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 40 pin Ceramic LCC |
| MIC8010-02AL | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 40 pin Ceramic LCC |

## Features

- Pin-for-pin compatible with Holt HI8010
- Built using Micrel's proprietary rugged high voltage CMOS process for improved reliability
- Drives 30 segments
- Compatible with dichroic, midchroic, VF or TM displays
- Internal or external backplane oscillator
- 3 V to 18 V logic supply range
- 5 V to 35 V output drive swing
- Single or split power supply operation
- Mil spec or extended temperature range part available; contact factory for details
- Cascadable serial interface
- 60 V extended output swing available; contact factory for details


## Block Diagram



Note: The MIC8010 is ESD sensitive.

Absolute Maximum Ratings (Note 1, Note 2)
Supply Voltage:
$V_{D D}$
$\mathrm{V}_{\mathrm{EE}}$
Input Voltage (except LCD $\phi$ )
LCD $\phi$ Input Voltage
DC Current Drain per input pin
-0.3 V to +18 V
$\mathrm{~V}_{\mathrm{DD}}-35 \mathrm{~V}$ to +0.3 V
-0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
$\mathrm{~V}_{\mathrm{DD}}-35 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
10 mA

Operating Temperature Range:
MIC8010-01BN, -02BN
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
MIC8010-01AL, -02AL
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
250 mW

DC Electrical Characteristics (Notes 3 and 4)
$V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage | $V_{D D}$ |  | 3 |  | 18 | V |
| Supply Current | IDD | no load |  |  | 200 | $\mu \mathrm{A}$ |
|  | IEE | no load, $f_{\mathrm{BP}=100 \mathrm{~Hz}}$ |  |  | 150 |  |
| Input Low Voltage (excluding LCD ) | $\mathrm{V}_{\text {IL }}$ |  | 0 |  | 1.3 | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}-16 \mathrm{~V}$ |  |  | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Input High Voltage (excluding LCD $\phi$ ) | $\mathrm{V}_{\mathrm{IH}}$ |  | 2 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\text {DD }}=4 \mathrm{~V}-16 \mathrm{~V}$ | $0.5 \mathrm{~V}_{\text {DD }}$ |  |  | V |
| Input Low Voltage (LCD $\phi$ ) | VILX |  | $\mathrm{V}_{\mathrm{EE}}$ |  | 2 | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}-16 \mathrm{~V}$ |  |  | $0.1 V_{\text {DD }}$ | V |
| Input High Voltage (LCD $\phi$ ) | $\mathrm{V}_{\text {IHX }}$ |  | 2.5 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}-16 \mathrm{~V}$ | $0.9 \mathrm{~V}_{\text {DD }}$ |  |  | V |
| Input Current | IN | $\mathrm{V}_{\mathrm{DD}}=0$ to 5 V |  |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{Cl}_{1}$ |  |  |  | 5 | pF |
| Segment Output Impedance | RSEG | $\mathrm{I}_{\mathrm{L}}=10 \mu \mathrm{~A}$ |  |  | 10 | $\mathrm{k} \Omega$ |
| Backplane Output Impedance | $\mathrm{R}_{\mathrm{BP}}$ | $\mathrm{I}_{\mathrm{L}}=10 \mu \mathrm{~A}$ |  |  | 450 | $\Omega$ |
| Data Out Current | IDOH | Source Current, $\mathrm{V}_{\mathrm{OH}}=4.5 \mathrm{~V}$ |  |  | 0.6 | mA |
|  | IDOL | Sink Current, $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | -0.6 |  |  |  |

## AC Electrical Characteristics (Note 3)

$V_{E E}=-25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Period | tcL | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 1000 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 500 |  |  |  |
| Clock Pulse Width | tcw | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 450 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 220 |  |  |  |
| Data-In Setup | tDS | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 300 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 150 |  |  |  |
| Data-In Hold | ${ }_{\text {t }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 10 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 10 |  |  |  |
| Chip Select Setup to Clock | tcss | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 200 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 100 |  |  |  |

AC Electrical Characteristics (Continued)

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Chip Select Hold to Clock | $\mathrm{t}_{\text {CSH }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 450 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 220 |  |  |  |
| Load Setup to Clock | tLS | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 280 |  |  |  |
| Chip Select Setup to Load | tcsL |  | 0 |  |  | nS |
| Load Pulse Width | tLW | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 300 |  |  |  |
| Chip Select Hold to Load | tLCS |  | 0 |  |  | nS |
| Data Out Valid from Clock | tcDo | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  | 600 | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  |  | 300 |  |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical Characteristics do not apply when operating the device beyond its specified operating ratings.
Note 2: All voltages are referred to $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$.
Note 3: Minimum and Maximum values are guaranteed and $100 \%$ tested. Typical values represent the most likely parametric norm.
Note 4: $V_{D D}-32 V<V_{E E}<V_{D D}-5 V$ is required for proper device operation.

## Timing Diagram



## Applications Information

The MIC8010 utilizes a serial data interface as a means of programming the LCD segment outputs. The interface protocol is compatible with software written for the Holt HI8010.

An internal shift register is used to load segment data, and a latch is used to transfer this data to the segment drivers. The shift register can be loaded when chip select is held low (VSS). DATA INPUT is shifted in on the falling edges of CLOCK, and the contents of the shift register exit at SERIAL DATA OUTPUT on the rising edges of CLOCK. A high level (VDD) at LOAD enables the transfer of data from the shift register to the latch. The latch is transparent while LOAD is held high.

If data is shifted into the internal register but not immediately loaded into the latch, CLOCK should remain low. The driver may then be deselected without disturbing the contents of the shift register. If $\overline{\mathrm{CLOCK}}$ is held high while $\overline{\mathrm{CHIP}}$ SELECT is toggled, an extra clock pulse will be generated in the chip, thereby shifting the data.

A data "1" causes the associated segment output to operate $180^{\circ}$ out of phase with the backplane output, thus turning the segment on (the segment becomes opaque). If a " 0 " is loaded, the associated segment will remain off (clear).
Several chips can be cascaded by simply connecting SERIAL DATA OUTPUT from one chip to DATA INPUT of the next. LOAD, CLOCK, and CHIP SELECT are each paralleled to allow simultaneous control of all drivers with only 3 lines plus one data line.

## Power Supplies

The MIC8010 can operate from a single supply of $\mathrm{V}_{\mathrm{DD}}=4$ to 18 V , with $\mathrm{V}_{\mathrm{EE}}$ and $\mathrm{V}_{\mathrm{SS}}$ at ground, or from two supplies with $V_{D D}$ for logic voltage and $V_{E E}$ for segment/backplane voltage. $\mathrm{V}_{\mathrm{EE}}$ is then negative with respect to $\mathrm{V}_{\mathrm{SS}}$, and the potential across $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{EE}}$ must be limited to 35 V . If 5 V logic levels are used to program the display driver, then $V_{D D}$ should be 5 V . The segment and backplane drivers obtain maximum available output swing by switching from $\mathrm{V}_{\mathrm{EE}}$ to $\mathrm{V}_{\mathrm{DD}}$. For higher output voltage swing see the MIC8030 series devices.

## Internal Oscillator

The on-chip oscillator (Figure 1) is available in two configurations. Devices with the "-01" suffix feature a 1-pin oscillator (LCD $\phi$ and LCD $\phi$ Option tied together). An external resistor and capacitor set the operating frequency (see Figure 2), and the backplane frequency is $f_{\mathrm{OSC}}+256$. With $\mathrm{R}_{\mathrm{OSC}}=150 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{OSC}}=470 \mathrm{pF}$, $f_{\mathrm{OSC}}=25.6 \mathrm{kHz}$ and $f_{\mathrm{BP}}=100 \mathrm{~Hz}$.
Devices with a "-02" suffix bring out only LCD $\phi$, leaving LCD $\phi$ Option disconnected. In this case LCD $\phi$ is driven with an external clock; in a typically application several MIC8010-02 drivers would be slaved to a master MIC8010-01 to drive a large display with a common backplane. Figure 2 shows this mode of operation. The input clock signal resets the divider shown in Figure 1 on each cycle so that the backplane operates at the external clock frequency.
The oscillator may be disabled entirely, which allows the segment and backplane outputs to operate in a static, dc manner. The feature is used in driving displays other than LCD displays, such as VF or LED. LCD $\phi$ is connected to $V_{D D}$ for this mode.


Figure 1. Internal Oscillator Circuit


Figure 2. Cascading with Internal Clock Oscillator - 01 Configuration


Figure 3. Cascading with External Clocking Source - 02 Configuration

## Pin Assignments

| Function | Device Suffix |  |
| :--- | :---: | :---: |
|  | -01 | -02 |
| $V_{\text {SS }}$ (Ground) | 1 | 1 |
| Chip Select | 2 | 2 |
| Clock | 3 | 3 |
| Load | 4 | 4 |
| Data Input | 5 | 5 |
| LCD $\phi$ | 6 | 6 |
| LCD $\phi$ Option | 6 | NC |
| VDD | 7 | 7 |
| Segment 1 | 8 | 8 |
| Segment 2 | 9 | 9 |
| Segment 3 | 10 | 10 |
| Segment 4 | 11 | 11 |
| Segment 5 | 12 | 12 |
| Segment 6 | 13 | 13 |
| Segment 7 | 14 | 14 |
| Segment 8 | 15 | 15 |
| Segment 9 | 16 | 16 |
| Segment 10 | 17 | 17 |
| Segment 11 | 18 | 18 |
| Segment 12 | 19 | 19 |
| Segment 13 | 20 | 20 |


| Function | Device Suffix |  |
| :--- | :---: | :---: |
|  | $-\mathbf{0 1}$ | $-\mathbf{0 2}$ |
| Segment 14 | 21 | 21 |
| $V_{\text {EE }}$ | 22 | 22 |
| Segment 15 | 23 | 23 |
| Segment 16 | 24 | 24 |
| Segment 17 | 25 | 25 |
| Segment 18 | 26 | 26 |
| Segment 19 | 27 | 27 |
| Backplane | 28 | 28 |
| Data Output | 29 | 29 |
| Segment 20 | 30 | 30 |
| Segment 21 | 31 | 31 |
| Segment 22 | 32 | 32 |
| Segment 23 | 33 | 33 |
| Segment 24 | 34 | 34 |
| Segment 25 | 35 | 35 |
| Segment 26 | 36 | 36 |
| Segment 27 | 37 | 37 |
| Segment 28 | 38 | 38 |
| Segment 29 | 39 | 39 |
| Segment 30 | 40 | 40 |

## Connection Diagrams



40 Pin Plastic DIP


40 Pin Ceramic Chip Carrier

MIC8011

## Liquid Crystal Display Driver

## General Description

The MIC8011 driver is designed for use with liquid crystal displays. A serial data interface is used to load an internal register, which in turn controls the segment outputs. A FIFO output allows multiple chips to be cascaded and programmed via a single, serial interface. An on-chip backplane oscillator is included.

In addition to the package options shown, the MIC8011 is available in die form; contact factory concerning dice and custom packaging requirements.

## Ordering Information

| PART <br> NUMBER | TEMPERATURE <br> RANGE | PACKAGE |
| :---: | :---: | :--- |
| MIC8011-01BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 pin Plastic DIP |
| MIC8011-02BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 pin Plastic DIP |
| MIC8011-03BQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 52 pin QFP |

## Features

- Cascadable serial interface
- Built using Micrel's proprietary rugged high voltage CMOS process for improved reliability.
- Drives 38 segments
- Compatible with dichroic, midchroic, or TM displays
- Internal or external backplane oscillator
- 3 V to 18 V logic supply range
- 5 V to 35 V output drive swing
- Single or split power supply operation
- Mil spec or extended temperature range part available; contact factory for details.
- 60 V extended output swing available contact factory for details)


## Block Diagram



Note: The MIC8011 is ESD sensitive.

Absolute Maximum Ratings (Note 1, Note 2)
Supply Voltage:

| $V_{D D}$ | -0.3 V to +18 V |
| :--- | ---: |
| $\mathrm{~V}_{\mathrm{EE}}$ | $\mathrm{V}_{\mathrm{DD}}-35 \mathrm{~V}$ to +0.3 V |
| Input Voltage (except LCD $\phi$ ) | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| LCD Input Voltage | $\mathrm{V}_{\mathrm{DD}}-35 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| DC Current Drain per input pin | 10 mA |

Operating Temperature Range:
MIC8011-01BN, -02BN
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
MIC8011-03BV
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
250 mW

DC Electrical Characteristics (Notes 3 and 4)
$V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage | $V_{D D}$ |  | 3 |  | 18 | V |
| Supply Current | IDD | no load |  |  | 200 | $\mu \mathrm{A}$ |
|  | IEE | no load, $f$ fP $=100 \mathrm{~Hz}$ |  |  | 150 |  |
| Input Low Voltage (excluding LCD $\phi$ ) | $\mathrm{V}_{\text {IL }}$ |  | 0 |  | 1.3 | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}-16 \mathrm{~V}$ |  |  | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Input High Voltage (excluding LCD $\phi$ ) | $\mathrm{V}_{\mathrm{IH}}$ | ${ }^{-55}{ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}-16 \mathrm{~V}$ | $\frac{2}{0.5 V_{D D}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Input Low Voltage (LCD $\phi$ ) | VILX |  | $\mathrm{V}_{\mathrm{EE}}$ |  | 2 | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, V_{\text {DD }}=4 \mathrm{~V}-16 \mathrm{~V}$ |  |  | $0.1 V_{\text {DD }}$ | V |
| Input High Voltage (LCD $\phi$ ) | $\mathrm{V}_{\mathrm{IHX}}$ |  | 2.5 |  | $V_{\text {DD }}$ | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}-16 \mathrm{~V}$ | $0.9 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V |
| Input Current | In | $V_{D D}=0$ to 5 V |  |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{1}$ |  |  |  | 5 | pF |
| Segment Output Impedance | RSEG | $\mathrm{I}_{\mathrm{L}}=10 \mu \mathrm{~A}$ |  |  | 10 | k $\Omega$ |
| Backplane Output Impedance | $\mathrm{R}_{\mathrm{BP}}$ | ${ }_{L}=10 \mu \mathrm{~A}$ |  |  | 450 | $\Omega$ |
| Data Out Current | IDOH | Source Current, $\mathrm{V}_{\mathrm{OH}}=4.5 \mathrm{~V}$ |  |  | 0.6 | mA |
|  | IDOL | Sink Current, $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | -0.6 |  |  |  |

## AC Electrical Characteristics (Note 3)

$V_{E E}=-25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Period | $\mathrm{t}_{\mathrm{CL}}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 1000 |  |  | nS |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 500 |  |  |  |
| Clock Pulse Width | tcw | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 450 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 220 |  |  |  |
| Data-In Setup | tDS | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 300 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 150 |  |  |  |
| Data-In Hold | ${ }_{\text {t }}$ H | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 10 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 10 |  |  |  |
| Chip Select Setup to Clock | tcss | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 200 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 100 |  |  |  |
| Chip Select Hold to Clock | tcse | $V_{D D}=5 \mathrm{~V}$ | 450 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 220 |  |  |  |

## AC Electrical Characteristics (Continued)

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load Setup to Clock | tLS | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 280 |  |  |  |
| Chip Select Setup to Load | tcst |  | 0 |  |  | nS |
| Load Pulse Width | tLW | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 300 |  |  |  |
| Chip Select Hold to Load | tLCS |  | 0 |  |  | nS |
| Data Out Valid from Clock | tcDo | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  | 600 | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  |  | 300 |  |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical Characteristics do not apply when operating the device beyond its specified operating ratings.

Note 2: All voltages are referred to $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$.
Note 3: Minimum and Maximum values are guaranteed and $100 \%$ tested. Typical values represent the most likely parametric norm.
Note 4: $V_{D D}-32 V<V_{E E}<V_{D D}-5 V$ is required for proper device operation.

## Timing Diagram



## Applications Information

The MIC8011 utilizes a serial data interface as a means of programming the LCD segment outputs. The interface protocol is compatible with software written for the Holt HI8010.

An internal shift register is used to load segment data, and a latch is used to transfer this data to the segment drivers. The shift register can be loaded when chip select is held low (VSS). DATA INPUT is shifted in on the falling edges of CLOCK, and the contents of the shift register exit at SERIAL DATA OUTPUT on the rising edges of CLOCK. A high level (VDD) at LOAD enables the transfer of data from the shift register to the latch. The latch is transparent while LOAD is held high.
If data is shifted into the internal register but not immediately loaded into the latch, CLOCK should remain low. The driver may then be deselected without disturbing the contents of the shift register. If CLOCK is held high while CHIP SELECT is toggled, an extra clock pulse will be generated in the chip, thereby shifting the data.

A data "1" causes the associated segment output to operate $180^{\circ}$ out of phase with the backplane output, thus turning the segment on (the segment becomes opaque). If a " 0 " is loaded, the associated segment will remain off (clear).

Several chips can be cascaded by simply connecting SERIAL DATA OUTPUT from one chip to DATA INPUT of the next. LOAD, CLOCK, and CHIP SELECT are each paralleled to allow simultaneous control of all drivers with only 3 lines plus one data line

## Power Supplies

The MIC8011 can operate from a single supply of $\mathrm{V}_{\mathrm{DD}}=4$ to 18 V , with $\mathrm{V}_{E E}$ and $\mathrm{V}_{S S}$ at ground, or from two supplies with $V_{D D}$ for logic voltage and $V_{E E}$ for segment/backplane voltage. $V_{E E}$ is then negative with respect to $V_{S S}$, and the potential across $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{EE}}$ must be limited to 35 V . If 5 V logic levels are used to program the display driver, then $\mathrm{V}_{\mathrm{DD}}$ should be 5 V . The segment and backplane drivers obtain maximum available output swing by switching from $\mathrm{V}_{\mathrm{EE}}$ to $\mathrm{V}_{\mathrm{DD}}$. For higher output voltage swing see the MIC8030 series devices.

## Internal Oscillator

The on-chip oscillator (Figure 1) is available in three configurations. Devices with the "-01" suffix feature a 1 -pin oscillator (LCD $\phi$ and LCD $\phi$ Option tied together). An external resistor and capacitor set the operating frequency (see Figure 2), and the backplane frequency is $f_{\mathrm{OSC}}+256$. With $\mathrm{R}_{\mathrm{OSC}}=150 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{OSC}}=470 \mathrm{pF}$, $f_{\mathrm{OSC}}=25.6 \mathrm{kHz}$ and $f_{\mathrm{BP}}=100 \mathrm{~Hz}$.
Devices with a "-02" suffix bring out only LCD $\phi$, leaving LCD $\phi$ Option disconnected. In this case LCD $\phi$ is driven with an external clock; in a typically application several MIC8011-02 drivers would be slaved to a master MIC8011-01 to drive a large display with a common backplane. Figure 2 shows this mode of operation. The input clock signal resets the divider shown in Figure 1 on each cycle so that the backplane operates at the external clock frequency.
Devices with the "-03" suffix have both the LCD $\phi$ and LCD $\phi$ Option available externally, allowing operation in either of the previous two configurations.
The oscillator may be disabled entirely, which allows the segment and backplane outputs to operate in a static, dc manner. This feature is used in driving displays other than LCD, such as VF or LED. LCD $\phi$ is connected to $V_{D D}$ for this mode.


Figure 1. Internal Oscillator Circuit


Figure 2. Cascading with External Clocking Source - Option -02


Figure 3. Cascading with Internal Clock Oscillator- Option -01

## Pin Assignments

| Function | Device Suffix |  |  |
| :--- | :---: | :---: | :---: |
|  | -01 | -02 | -03 |
| VSS |  |  |  |
| Chip Select | 4 | 3 | 50 |
| Clock | 5 | 4 | 51 |
| Load | 6 | 6 | 52 |
| Data Input | 7 | 7 | 1 |
| LCDø | 8 | 8 | 2 |
| LCDø Option | 8 | NC | 3 |
| VDD | 9 | 9 | 5 |
| Segment 37 | 10 | 10 | 6 |
| Segment 38 | 11 | 11 | 7 |
| Segment 1 | 12 | 12 | 8 |
| Segment 2 | 13 | 13 | 9 |
| Segment 3 | 14 | 14 | 10 |
| Segment 4 | 15 | 15 | 11 |
| Segment 5 | 16 | 16 | 12 |
| Segment 6 | 17 | 17 | 13 |
| Segment 7 | 18 | 18 | 14 |
| Segment 8 | 19 | 19 | 15 |
| Segment 9 | 20 | 20 | 16 |
| Segment 10 | 21 | 21 | 17 |
| Segment 11 | 22 | 22 | 18 |
| Segment 12 | 23 | 23 | 19 |
| Segment 13 | 24 | 20 |  |
| Segment 14 | 25 | 25 | 21 |
| VEE | 26 | 26 | 22 |
|  | 26 |  |  |


| Function | Device Suffix |  |  |
| :--- | :--- | :--- | :--- |
|  | -01 | -02 | -03 |
|  |  |  |  |
| Segment 15 | 27 | 27 | 23 |
| Segment 16 | 28 | 28 | 24 |
| Segment 17 18 | 29 | 29 | 25 |
| Segment 19 | 30 | 30 | 26 |
| Segment 19 | 31 | 31 | 27 |
| Back Plane | 32 | 32 | 28 |
| Data Output | 33 | 33 | 29 |
| Segment 20 | 34 | 34 | 30 |
| Segment 21 | 35 | 35 | 31 |
| Segment 22 | 36 | 36 | 32 |
| Segment 23 | 37 | 37 | 33 |
| Segment 24 | 38 | 38 | 34 |
| Segment 25 | 39 | 39 | 35 |
| Segment 26 | 40 | 40 | 36 |
| Segment 27 | 41 | 41 | 37 |
| Segment 28 | 42 | 42 | 38 |
| Segment 29 | 43 | 43 | 39 |
| Segment 30 | 44 | 44 | 40 |
| Segment 31 | 45 | 45 | 41 |
| Segment 32 | 46 | 46 | 42 |
| Segment 33 | 47 | 47 | 43 |
| Segment 34 | 48 | 48 | 44 |
| Segment 35 | 1 | 1 | 45 |
| Segment 36 | 2 | 2 | 46 |
|  |  |  |  |

## Pin Configurations



48 - Pin DIPS -01, -02


52-Pin QFP -03

## MIC8012

## General Description

The MIC8012 driver is designed for use with liquid crystal displays. A serial data interface is used to load an internal register, which in turn controls the segment outputs. An on-chip backplane oscillator is included.

A switching regulator is included on-chip to provide a negative supply where only a single, positive supply is available to power the chip.

In addition to the package options shown, the MIC8012 is available in die form; contact factory concerning dice and custom packaging requirements.

## Ordering Information

| PART <br> NUMBER | TEMPERATURE <br> RANGE | PACKAGE |
| :---: | :---: | :---: |
| MIC8012-01BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 pin Plastic DIP |

## Features

- Serial interface
- Drives 30 segments
- Built using Micrel's proprietary rugged high voltage CMOS process for improved reliability
- Compatible with dichroic, midchroic, or TM displays
- Internal backplane oscillator
- 3 V to 18 V logic supply range
- 5 V to 35 V output drive swing
- On-chip switching regulator for negative supply voltage
- Mil spec (883C) or extended temperature range part available; contact factory for details
- 60 V extended output swing available; contact factory for details.


## Block Diagram



Note: the MIC8012 is ESD sensitive.

Absolute Maximum Ratings (Note 1, Note 2)

Supply Voltage:

| $V_{D D}$ | -0.3 V to +18 V |
| :--- | ---: |
| $\mathrm{~V}_{\mathrm{EE}}$ | $\mathrm{V}_{\mathrm{DD}}-35 \mathrm{~V}$ to +0.3 V |
| Input Voltage (except $\mathrm{LCD} \phi$ ) | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| LCD $\phi$ Input Voltage | $\mathrm{V}_{\mathrm{DD}}-35 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| DC Current Drain per input pin | 10 mA |

Operating Temperature Range:
MIC8012-01BN
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
250 mW

DC Electrical Characteristics (Notes 3 and 4)
$V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage | VDD |  | 3 |  | 18 | V |
| Supply Current | IDD | no load |  |  | 200 | $\mu \mathrm{A}$ |
|  | IEE | no load, $f_{B P}=100 \mathrm{~Hz}$ |  |  | 150 |  |
| Input Low Voltage (excluding LCD $\phi$ ) | VIL |  | 0 |  | 1.3 | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}-16 \mathrm{~V}$ |  |  | $0.2 V_{D D}$ | V |
| Input High Voltage (excluding LCD $\phi$ ) | $\mathrm{V}_{\mathrm{IH}}$ |  | 2 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, V_{D D}=4 \mathrm{~V}-16 \mathrm{~V}$ | $0.5 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V |
| Input Low Voltage (LCD¢) | $\mathrm{V}_{\text {ILX }}$ |  | $\mathrm{V}_{\mathrm{EE}}$ |  | 2 | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}-16 \mathrm{~V}$ |  |  | $0.1 V_{\text {DD }}$ | V |
| Input High Voltage (LCD $\phi$ ) | $\mathrm{V}_{\text {IHX }}$ |  | 2.5 |  | $V_{D D}$ | V |
|  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}-16 \mathrm{~V}$ | $0.9 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V |
| Input Current | In | $\mathrm{V}_{\mathrm{DD}}=0$ to 5 V |  |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{1}$ |  |  |  | 5 | pF |
| Segment Output Impedance | RSEG | $\mathrm{I}_{\mathrm{L}}=10 \mu \mathrm{~A}$ |  |  | 10 | $\mathrm{k} \Omega$ |
| Backplane Output Impedance | $\mathrm{R}_{\mathrm{BP}}$ | ${ }_{L}=10 \mu \mathrm{~A}$ |  |  | 450 | $\Omega$ |

## AC Electrical Characteristics (Note 3)

$\mathrm{V}_{\mathrm{EE}}=-25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Period | $\mathrm{t}_{\mathrm{CL}}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 1000 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 500 |  |  |  |
| Clock Pulse Width | tow | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 450 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 220 |  |  |  |
| Data-In Setup | tDs | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 300 |  |  | nS |
|  |  | $V_{\text {DD }}=10 \mathrm{~V}$ | 150 |  |  |  |
| Data-In Hold | ${ }_{\text {t }}$ H | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 10 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 10 |  |  |  |
| Chip Select Setup to Clock | toss | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 200 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 100 |  |  |  |
| Chip Select Hold to Clock | ${ }^{\text {t }} \mathrm{CSH}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 450 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 220 |  |  |  |

AC Electrical Characteristics (Continued)

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load Setup to Clock | tLS | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 280 |  |  |  |
| Chip Select Setup to Load | tcsL |  | 0 |  |  | nS |
| Load Pulse Width | tLW | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 300 |  |  |  |
| Chip Select Hold to Load | tLCS |  | 0 |  |  | nS |
| Data Out Valid from Clock | tcDo | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  | 600 | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  |  | 300 |  |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical Characteristics do not apply when operating the device beyond its specified operating ratings.
Note 2: All voltages are referred to $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$.
Note 3: Minimum and Maximum values are guaranteed and $100 \%$ tested. Typical values represent the most likely parametric norm. Note 4: $\mathrm{V}_{\mathrm{DD}}-32 \mathrm{~V}<\mathrm{V}_{E E}<\mathrm{V}_{\mathrm{DD}}-5 \mathrm{~V}$ is required for proper device operation.

## Timing Diagram



## Applications Information

## Power Supplies

The MIC8012 includes a p-channel switch that serves as an inverting buck-boost switching supply to develop $\mathrm{V}_{\mathrm{EE}}$ (negative supply voltage) where only a positive supply is available (see Figure 1). Although the duty cycle of the pchannel gate drive is approximately $50 \%$, the inductor current is operated in a discontinous mode to obtain an output ( $V_{\mathrm{EE}}$ ) that is greater in magnitude than the input supply (VDD). Regulation is provided by a zener diode. The switching frequency is $1 / 2$ that of the internal backplane oscillator.

## Programming

The MIC8012 utilizes an internal shift register as the means of loading segment data, and a latch is used to transfer this data to the segment drivers. The shift register can be loaded when CHIP SELECT is held low ( $\mathrm{V}_{\text {SS }}$ ). DATA INPUT is shifted in on the falling edges of CLOCK. A high level ( $\mathrm{V}_{\mathrm{DD}}$ ) at LOAD enables the transfer of data from the shift register to the latch. The latch is transparent while LOAD is held high.

A data "1" causes the associated segment output to operate $180^{\circ}$ out of phase with the backplane output, thus turning the segment on (the segment becomes opaque). If a " 0 " is loaded, the associated segment will remain off (clear).

## Oscillator

A one-pin oscillator (Figure 3) is made available by internally bonding LCD $\phi$ and LCD $\phi$-Option together. An external resistor and capacitor set the operating frequency (see Figure 3), and the backplane frequency is $f_{\mathrm{OSC}}+256$. With $\mathrm{R}_{\mathrm{OSC}}=150 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{OSC}}=470 \mathrm{pF}, f_{\mathrm{OSC}}=25.6 \mathrm{kHz}$ and $f_{B P}=100 \mathrm{~Hz}$.

A number of MIC8010-02 and/or MIC8011-02 drivers may be slaved to the MIC8012-01 oscillator by connecting their LCD $\phi$ inputs to the MIC8012-01 backplane output (see Figure 2). In this configuration the "slaved" backplane outputs are tied in parallel and operate at the frequency of LCD $\phi$. In this application the MIC8012 can generate the negative $\mathrm{V}_{\mathrm{EE}}$ supply for all of the display drivers.


[^10]Figure 1. Switching Supply Connection

## Applications Information (Continued)



Figure 2. Cascading with MIC8010/12

## Applications Information (Continued)



Figure 3. Internal Oscillator Circuit

## Pin Assignments

| Function | Pin |
| :--- | :---: |
| $V_{\text {SS }}$ (Ground) | 1 |
| Chip Select | 2 |
| Clock | 3 |
| Load | 4 |
| Data Input | 5 |
| LCD | 6 |
| LCD Option | 6 |
| V $_{\text {DD }}$ | 7 |
| Segment 1 | 8 |
| Segment 2 | 9 |
| Segment 3 | 10 |
| Segment 4 | 11 |
| Segment 5 | 12 |
| Segment 6 | 13 |
| Segment 7 | 14 |
| Segment 8 | 15 |
| Segment 9 | 16 |
| Segment 10 | 17 |
| Segment 11 | 18 |
| Segment 12 | 19 |
| Segment 13 | 20 |


| Function | Pin |
| :--- | :---: |
| Segment 14 | 21 |
| VEE | 22 |
| Segment 15 | 23 |
| Segment16 | 24 |
| Segment 17 | 25 |
| Segment 18 | 26 |
| Segment 19 | 27 |
| Backplane | 28 |
| Switcher Output | 29 |
| Segment 20 | 30 |
| Segment 21 | 31 |
| Segment 22 | 32 |
| Segment 23 | 33 |
| Segment 24 | 34 |
| Segment 25 | 35 |
| Segment 26 | 36 |
| Segment 27 | 37 |
| Segment 28 | 38 |
| Segment 29 | 39 |
| Segment 30 | 40 |
| (Pins 41,42,43,44 are NC) |  |

## Connection Diagram



40 Pin Plastic DIP

## MIC8013

## Liquid Crystal Display Driver

## General Description

The MIC8013 driver is designed for use with liquid crystal displays. A serial data interface is used to load an internal register, which in turn controls the segment outputs. A FIFO output allows multiple chips to be cascaded and programmed via a single, serial interface. An on-chip backplane oscillator is included.

In addition to the package options shown, the MIC8013 is available in die form; contact factory concerning dice and custom packaging requirements

## Ordering Information

| PART <br> NUMBER | TEMPERATURE <br> RANGE | PACKAGE |
| :---: | :---: | :---: |
| MIC8013-01BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 pin Plastic DIP |
| MIC8013-02BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 pin Plastic DIP |
| MIC8013-01AL | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 40 pin Ceramic LCC |
| MIC8013-02AL | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 40 pin Ceramic LCC |

## Features

- Logic compatible with AMI/Gould S4520
- Drives 30 segments
- Built using Micrel's proprietary rugged high voltage CMOS process for improved reliability
- Compatible with dichroic, midchroic, VF or TM displays
- Internal or external backplane oscillator
- 3 V to 18 V logic supply range
- 5 V to 35 V output drive swing
- Single or split power supply operation
- Mil spec or extended temperature range part available; contact factory for details
- Cascadable serial interface
- 60 V extended output swing available; contact factory for details


## Block Diagram



Note: The MIC8013 is ESD sensitive.

Absolute Maximum Ratings (Note 1, Note 2)
$V_{D D}$
$V_{B B}$
Input Voltage (except LCD $\phi$ )
LCD $\phi$ Input Voltage
DC Current Drain per input pin

$$
\begin{array}{rrr}
-0.3 \mathrm{~V} \text { to }+17 \mathrm{~V} & \text { Operating Temperature Range: } & \\
\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}-32 \mathrm{~V} & \text { MIC8013-01BN, }-02 \mathrm{BN} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
\mathrm{~V}_{\mathrm{SS}}-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V} & \text { MIC8013-01AL, }-02 \mathrm{AL} & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
\mathrm{~V}_{\mathrm{BB}}-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V} & \text { Storage Temperature Range } & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
10 \mathrm{~mA} & \text { Power Dissipation } & 250 \mathrm{~mW}
\end{array}
$$

DC Electrical Characteristics (Notes 3 and 4)
$3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 16 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=-25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$, unless otherwise specified.

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Supply Voltage | VDD |  | 3 |  | 16 | V |
| Display Supply Voltage | $\mathrm{V}_{\mathrm{BB}}$ | $\mathrm{V}_{\mathrm{BB}} \leq \mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}-32$ |  | $\mathrm{V}_{\mathrm{DD} \text { - } 5}$ | V |
| Supply Current (external oscillator) | IDD | no load, CMOS input levels |  |  | 200 |  |
| Supply Current (internal oscillator) |  | $\mathrm{V}_{\mathrm{DD}} \leq 5 \mathrm{~V}$ |  |  | 200 | $\mu \mathrm{A}$ |
|  |  | no load, $\mathrm{V}_{\mathrm{DD}}=16 \mathrm{~V}, \mathrm{CMOS}$ input levels |  |  | 750 |  |
| Display Driver Current | ${ }^{\text {BB }}$ | $\mathrm{f}_{\mathrm{BP}}=100 \mathrm{~Hz}$, no loads |  |  | -200 | $\mu \mathrm{A}$ |
| Input Low Voltage (excluding LCD\$) | VIL |  | $\mathrm{V}_{\text {SS }}$ |  | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Input High Voltage (excluding LCD $\phi$ ) | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{DD}} \geq 5 \mathrm{~V}$ | $0.5 \mathrm{~V}_{\mathrm{DD}}$ |  | VDD | V |
| Input Low Voltage (LCD $\phi$ ) | VILX | externally driven | $\mathrm{V}_{\mathrm{BB}}$ |  | $0.1 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Input High Voltage (LCD¢) | $\mathrm{V}_{\mathrm{IHX}}$ | externally driven | $0.9 \mathrm{~V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Input Leakage Current | IL | $\mathrm{V}_{\mathrm{DD}}=0$ to 5 V |  |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{1}$ |  |  |  | 5 | pF |
| DC Bias (Average) Any Segment Output to Backplane | $\mathrm{V}_{\text {OAVG }}$ |  |  |  | +/-25 | mV |
| Segment Output | $\mathrm{C}_{\text {LSEG }}$ |  |  |  | 1000 | pF |
| Backplane Output | $\mathrm{C}_{\text {LBP }}$ |  |  |  | 40000 | pF |
| Segment Output Impedance | $\mathrm{R}_{\text {SEG }}$ | $I_{L}=10 \mu \mathrm{~A}$ |  |  | 10 | k $\Omega$ |
| Backplane Output Impedance | $\mathrm{R}_{\mathrm{BP}}$ | $\mathrm{I}_{\mathrm{L}}=10 \mu \mathrm{~A}$ |  |  | 312 | $\Omega$ |
| Data Out Output Impedance | $\mathrm{R}_{\mathrm{DD}}$ |  |  |  | 3 | k $\Omega$ |
| Data Out Current | IDOH | Source Current, $\mathrm{V}_{\text {OH }}=\mathrm{V}_{\text {DD }}-5 \mathrm{~V}$ |  |  | 0.6 | mA |
|  | IDOL | Sink Current, $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | -0.6 |  |  |  |

AC Electrical Characteristics (Note 3)
$V_{B B}=-25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle time (noncascaded) | tcyc | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 1000 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 500 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 320 |  |  |  |
| Cycle time (cascaded) | toyc | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 1300 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 600 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 350 |  |  |  |

AC Electrical Characteristics (Continued)

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Pulse Width Low/High | tol,tor | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 450 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 220 |  |  |  |
|  |  | $V_{D D} \geq 7.5 \mathrm{~V}$ | 140 |  |  |  |
| Clock Pulse Width High (cascaded) | ${ }^{\text {toH }}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 750 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 320 |  |  |  |
|  |  | $V_{D D} \geq 7.5 \mathrm{~V}$ | 180 |  |  |  |
| Clock Rise, Fall Time ( Note 4) | $\mathrm{tr}_{\mathrm{r}} \mathrm{tf}_{f}$ |  |  | 1 |  | $\mu \mathrm{S}$ |
| Data-in Setup | ${ }^{t}$ DS | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 300 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 150 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 120 |  |  |  |
| $\overline{\mathrm{CS}}$ Setup to Clock | t csc | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 200 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 100 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 50 |  |  |  |
| Data-In Hold | ${ }^{\text {d }}$ D | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 10 |  |  | nS |
|  |  | $V_{D D} \geq 7.5 \mathrm{~V}$ | 10 |  |  |  |
| $\overline{\overline{C S}}$ Hold | t ccs | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 450 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 220 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 140 |  |  |  |
| Load Pulse Setup (Note 5) | t CL | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 280 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 180 |  |  |  |
| $\overline{\overline{\mathrm{CS}} \text { Hold (rising LOAD to rising } \overline{\mathrm{CS}} \text { ) }}$ | t LCS | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 300 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 200 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 150 |  |  |  |
| Load Pulse Delay | t LC |  | 0 |  |  | nS |
| Load Pulse Width (Note 5) | ${ }^{\text {t }}$ L | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 220 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 140 |  |  |  |
| $\overline{\overline{C S}}$ Setup to Load | t CSL |  | 0 |  |  | nS |
| Data Out Valid from Clock | t CDO | $V_{D D}=3 \mathrm{~V}$ |  |  | 550 | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  | 220 |  |
|  |  | $V_{D D} \geq 7.5 \mathrm{~V}$ |  |  | 110 |  |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical Characteristics d not apply when operating the device beyond its specified operating ratings.
Note 2: All voltages are referred to $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$.
Note 3: Minimum and Maximum values are guaranteed and $100 \%$ tested. Typical values represent the most likely parametric norm.
Note 4: Power consumption increases for clock rise or fall times greater than 100 nS
Note 5: LOAD may also be held high while clocking. In this case, the latch is transparent, and the falling edge of LOAD will latch th data
Note 6: $V_{D D}-32 V<V_{B B}<V_{D D}-5 V$ is required for proper device operation.

## Applications Information

The MIC8013 utilizes a serial data interface as a means of programming the LCD segment outputs.

An internal shift register is used to load segment data, and a latch is used to transfer this data to the segment drivers. The shift register can be loaded when chip select is held low (VSS). DATA INPUT is shifted in on the falling edges of CLOCK, and the contents of the shift register exit at SERIAL DATA OUTPUT on the rising edges of CLOCK. A high level (VDD) at LOAD enables the transfer of data from the shift register to the latch. The latch is transparent while LOAD is held high.
If data is shifted into the internal register but not immediately loaded into the latch, $\overline{C L O C K}$ should remain high. The driver may then be deselected without disturbing the contents of the shift register. If CLOCK is held low while CHIP SELECT is toggled, an extra clock pulse will be generated in the chip, thereby shifting the data.
A data "1" causes the associated segment output to operate $180^{\circ}$ out of phase with the backplane output, thus turning the segment on (the segment becomes opaque). If a " 0 " is loaded, the associated segment will remain off (clear).

Several chips can be cascaded by simply connecting SERIAL DATA OUTPUT from one chip to DATA INPUT of the next. LOAD, CLOCK, and CHIP SELECT are each paralleled to allow simultaneous control of all drivers with only 3 lines plus one data line.

## Power Supplies

The MIC8013 can operate from a single supply of $\mathrm{V}_{\mathrm{DD}}=4$ to 18 V , with $\mathrm{V}_{\mathrm{BB}}$ and $\mathrm{V}_{S S}$ at ground, or from two supplies with $V_{D D}$ for logic voltage and $V_{B B}$ for segment/backplane voltage. $V_{B B}$ is then negative with respect to $V_{S S}$, and the po-


## Logic Truth Table

| DATA IN | CLOCK | CHIP SELECT | LOAD | $Q_{1}(\mathrm{SR})$ | QN(SR) | BP | QN(DRIVER) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | 1 | 0 | NC | NC | 0 | $Q_{N}(L)$ |
| x | x | 1 | 1 | NC | NC | 1 | $Q_{N}(\mathrm{~L})$ |
| 0 | 5 | 0 | 0 | NC | NC | 1 | $Q_{N}(\mathrm{~L})$ |
| 0 | $\checkmark$ | 0 | 1 | NC | NC | 1 | $Q_{N(L)}$ |
| 0 | ㄴ | 0 | 0 | 0 | $Q_{(N-1)}^{--} Q_{N}$ | 1 | $Q_{N}(L)$ |
| 0 | L | 0 | 1 | 0 | $Q_{(N-1)}-Q_{N}$ | 1 | $Q_{N}(\mathrm{SR})$ |
| 1 | 5 | 0 | 0 | NC | NC | 1 | $Q_{N}(\mathrm{~L})$ |
| 1 | 5 | 0 | 1 | NC | NC | 1 | $Q_{N}(\mathrm{~L})$ |
| 1 | ㄴ | 0 | 0 | 1 | $Q_{(N-1)}-Q_{N}$ | 1 | $Q_{N}(L)$ |
| 1 | L | 0 | 1 | 1 | $Q(N-1)-Q_{N}$ | 1 | $\mathrm{Q}_{\mathrm{N}}(\mathrm{SR})$ |



Figure 1. Internal Oscillator Circuit


Figure 2. Cascading with Internal Clock Oscillator - 01 Option


Figure 3. Cascading with External Clocking Source - 02 Option

## Pin Assignments

| Function |  | Device Suffix |  |
| :--- | :---: | :---: | :---: |
|  |  | $\mathbf{- 0 2}$ |  |
| V SS $^{2}$ (Ground) | 1 | 1 |  |
| Chip Select | 2 | 2 |  |
| Clock | 3 | 3 |  |
| Load | 4 | 4 |  |
| Data Input | 5 | 5 |  |
| LCD | 6 | 6 |  |
| LCD Option | 6 | NC |  |
| VDD | 7 | 7 |  |
| Segment 1 | 8 | 8 |  |
| Segment 2 | 9 | 9 |  |
| Segment 3 | 10 | 10 |  |
| Segment 4 | 11 | 11 |  |
| Segment 5 | 12 | 12 |  |
| Segment 6 | 13 | 13 |  |
| Segment 7 | 14 | 14 |  |
| Segment 8 | 15 | 15 |  |
| Segment 9 | 16 | 16 |  |
| Segment 10 | 17 | 17 |  |
| Segment 11 | 18 | 18 |  |
| Segment 12 | 19 | 19 |  |
| Segment 13 | 20 | 20 |  |


| Function | Device Suffix |  |
| :--- | :---: | :---: |
|  | $-\mathbf{0 1}$ | $\mathbf{- 0 2}$ |
| Segment 14 | 21 | 21 |
| VBB | 22 | 22 |
| Segment 15 | 23 | 23 |
| Segment 16 | 24 | 24 |
| Segment 17 | 25 | 25 |
| Segment 18 | 26 | 26 |
| Segment 19 | 27 | 27 |
| Backplane | 28 | 28 |
| Data Output | 29 | 29 |
| Segment 20 | 30 | 30 |
| Segment 21 | 31 | 31 |
| Segment 22 | 32 | 32 |
| Segment 23 | 33 | 33 |
| Segment 24 | 34 | 34 |
| Segment 25 | 35 | 35 |
| Segment 26 | 36 | 36 |
| Segment 27 | 37 | 37 |
| Segment 28 | 38 | 38 |
| Segment 29 | 39 | 39 |
| Segment 30 | 40 | 40 |
|  |  |  |

## Connection Diagrams



40 Pin Plastic DIP

MIC8014

## General Description

The MIC8014 driver is designed for use with liquid crystal displays. A serial data interface is used to load an internal register, which in turn controls the segment outputs. A FIFO output allows multiple chips to be cascaded and programmed via a single, serial interface. An on-chip backplane oscillator is included.
In addition to the package options shown, the MIC8014 is available in die form; contact factory concerning dice and custom packaging requirements

## Ordering Information

| PART <br> NUMBER | TEMPERATURE <br> RANGE | PACKAGE |
| :--- | :---: | :--- |
| MIC8014-03BV | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 pin PLCC |
| MIC $8014-03 A E$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 44 pin CERQUAD |

## Features

- Pin to pin compatible with AMI/Gould S4520
- Drives 32 segments
- Built using Micrel's proprietary rugged high voltage CMOS process for improved reliability.
- Compatible with dichroic, midchroic, VF or TM displays
- Internal or external backplane oscillator
- 3 V to 18 V logic supply range
- 5 V to 35 V output drive swing
- Single or split power supply operation
- Mil spec (883C) or extended temperature range part available; contact factory for details.
- Cascadable serial interface
- 60 V extended output swing available; contact factory for details


## Block Diagram



Note: The MIC8014 is ESD sensitive.

Absolute Maximum Ratings (Note 1, Note 2)
$V_{D D}$
$V_{B B}$
Input Voltage (except LCD $\phi$ )
LCD $\phi$ Input Voltage
DC Current Drain per input pin

| -0.3 V to +17 V | Operating Temperature Range: |  |
| ---: | :---: | ---: |
| $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}-32 \mathrm{~V}$ | MIC8014-03BV | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ | MIC8014-03AE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{BB}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ | Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| 10 mA | Power Dissipation | 250 mW |

DC Electrical Characteristics (Notes 3 and 4)
$3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 16 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=-25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise specified.

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Supply Voltage | $V_{\text {DD }}$ |  | 3 |  | 16 | V |
| Display Supply Voltage | $V_{B B}$ | $V_{B B} \leq V_{S S}$ | $\mathrm{V}_{\mathrm{DD} \text {-32 }}$ |  | $\mathrm{V}_{\mathrm{DD}}-5$ | V |
| Supply Current (external oscillator) | IDD | no load, CMOS input levels |  |  | 200 |  |
| Supply Current (internal oscillator) |  | $\mathrm{V}_{\mathrm{DD}} \leq 5 \mathrm{~V}$ |  |  | 200 | $\mu \mathrm{A}$ |
|  |  | no load, $\mathrm{V}_{\mathrm{DD}}=16 \mathrm{~V}, \mathrm{CMOS}$ input levels |  |  | 750 |  |
| Display Driver Current | $\mathrm{I}_{\text {BB }}$ | $f_{B P}=100 \mathrm{~Hz}$, no loads |  |  | -200 | $\mu \mathrm{A}$ |
| Input Low Voltage (excluding LCD ) | $\mathrm{V}_{\text {IL }}$ |  | $\mathrm{V}_{\text {SS }}$ |  | $0.2 \mathrm{~V}_{\text {DD }}$ | V |
| Input High Voltage (excluding LCD $\phi$ ) | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{DD}} \geq 5 \mathrm{~V}$ | $0.5 \mathrm{~V}_{\mathrm{DD}}$ |  | VDD | V |
| Input Low Voltage (LCD $\phi$ ) | $\mathrm{V}_{\text {ILX }}$ | externally driven | $\mathrm{V}_{\mathrm{BB}}$ |  | $0.1 V_{D D}$ | V |
| Input High Voltage (LCD ${ }^{\text {) }}$ | $\mathrm{V}_{\mathrm{IHX}}$ | externally driven | $0.9 \mathrm{~V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Input Leakage Current | IL | $\mathrm{V}_{\mathrm{DD}}=0$ to 5 V |  |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{1}$ |  |  |  | 5 | pF |
| DC Bias (Average) Any Segment Output to Backplane | $\mathrm{V}_{\text {OAVG }}$ |  |  |  | +/-25 | mV |
| Segment Output | $\mathrm{C}_{\text {LSEG }}$ |  |  |  | 1000 | pF |
| Backplane Output | $\mathrm{C}_{\text {LBP }}$ |  |  |  | 40000 | pF |
| Segment Output Impedance | RSEG | $\mathrm{I}_{\mathrm{L}}=10 \mu \mathrm{~A}$ |  |  | 10 | k $\Omega$ |
| Backplane Output Impedance | $\mathrm{R}_{\mathrm{BP}}$ | $\mathrm{I}_{\mathrm{L}}=10 \mu \mathrm{~A}$ |  |  | 312 | $\Omega$ |
| Data Out Output Impedance | $\mathrm{R}_{\mathrm{DD}}$ |  |  |  | 3 | k $\Omega$ |
| Data Out Current | IDOH | Source Current, $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}-5 \mathrm{~V}$ |  |  | 0.6 | mA |
|  | IDOL | Sink Current, $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | -0.6 |  |  |  |

## AC Electrical Characteristics (Note 3)

$\mathrm{V}_{\mathrm{BB}}=-25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle time (noncascaded) | tcyc | $V_{D D}=3 \mathrm{~V}$ | 1000 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 500 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 320 |  |  |  |
| Cycle time (cascaded) | tcyc | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 1300 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 600 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 350 |  |  |  |

AC Electrical Characteristics (Continued)

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Pulse Width Low/High | tol,tor | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 450 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 220 |  |  |  |
|  |  | $V_{D D} \geq 7.5 \mathrm{~V}$ | 140 |  |  |  |
| Clock Pulse Width High (cascaded) | ${ }^{\text {toH }}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 750 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 320 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 180 |  |  |  |
| Clock Rise, Fall Time ( Note 4) | $t_{r}, t_{f}$ |  |  | 1 |  | $\mu \mathrm{S}$ |
| Data-in Setup | ${ }^{t} \mathrm{DS}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 300 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 150 |  |  |  |
|  |  | $V_{D D} \geq 7.5 \mathrm{~V}$ | 120 |  |  |  |
| $\overline{\overline{C S}}$ Setup to Clock | t csc | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 200 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 100 |  |  |  |
|  |  | $V_{D D} \geq 7.5 \mathrm{~V}$ | 50 |  |  |  |
| Data-In Hold | ${ }^{\text {t }} \mathrm{DH}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 10 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 10 |  |  |  |
| $\overline{\mathrm{CS}}$ Hold | t ccs | $V_{D D}=3 \mathrm{~V}$ | 450 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 220 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 140 |  |  |  |
| Load Pulse Setup (Note 5) | t CL | $V_{D D}=3 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 280 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 180 |  |  |  |
| $\overline{\overline{C S}}$ Hold (rising LOAD to rising $\overline{\mathrm{CS}}$ ) | t LCS | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 300 |  |  | nS |
|  |  | $V_{D D}=5 \mathrm{~V}$ | 200 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 150 |  |  |  |
| Load Pulse Delay | t LC |  | 0 |  |  | nS |
| Load Pulse Width (Note 5) | t LW | $V_{D D}=3 \mathrm{~V}$ | 500 |  |  | nS |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 220 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ | 140 |  |  |  |
| $\overline{\mathrm{CS}}$ Setup to Load | t CSL |  | 0 |  |  | nS |
| Data Out Valid from Clock | t CDO | $V_{D D}=3 \mathrm{~V}$ |  |  | 550 | nS |
|  |  | $V_{D D}=5 \mathrm{~V}$ |  |  | 220 |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 7.5 \mathrm{~V}$ |  |  | 110 |  |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical Characteristics do not apply when operating the device beyond its specified operating ratings.
Note 2: All voltages are referred to $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$.
Note 3: Minimum and Maximum values are guaranteed and 100\% tested. Typical values represent the most likely parametric norm.
Note 4: Power consumption increases for clock rise or fall times greater than 100 nS
Note 5: LOAD may also be held high while clocking. In this case, the latch is transparent, and the falling edge of LOAD will latch the data
Note 6: $V_{D D}-32 V<V_{B B}<V_{D D}-5 V$ is required for proper device operation.

## Applications Information

The MIC8014 utilizes a serial data interface as a means of programming the LCD segment outputs.

An internal shift register is used to load segment data, and a latch is used to transfer this data to the segment drivers. The shift register can be loaded when chip select is held low (VSS). DATA INPUT is shifted in on the falling edges of CLOCK, and the contents of the shift register exit at SERIAL DATA OUTPUT on the rising edges of CLOCK. A high level (VDD) at LOAD enables the transfer of data from the shift register to the latch. The latch is transparent while LOAD is held high.
If data is shifted into the internal register but not immediately loaded into the latch, CLOCK should remain high. The driver may then be deselected without disturbing the contents of the shift register. If CLOCK is held low while CHIP SELECT is toggled, an extra clock pulse will be generated in the chip, thereby shifting the data.
A data "1" causes the associated segment output to operate $180^{\circ}$ out of phase with the backplane output, thus turning the segment on (the segment becomes opaque). If a " 0 " is loaded, the associated segment will remain off (clear).
Several chips can be cascaded by simply connecting SERIAL DATA OUTPUT from one chip to DATA INPUT of the next. LOAD, $\overline{C L O C K}$, and CHIP SELECT are each paralleled to allow simultaneous control of all drivers with only 3 lines plus one data line.

## Power Supplies

The MIC8014 can operate from a single supply of $V_{D D}=4$ to 18 V , with $\mathrm{V}_{\mathrm{BB}}$ and $\mathrm{V}_{\mathrm{SS}}$ at ground, or from two supplies with $V_{D D}$ for logic voltage and $V_{B B}$ for segment/backplane volt-
age. $V_{B B}$ is then negative with respect to $V_{S S}$, and the potential across $V_{D D}$ and $V_{B B}$ must be limited to 35 V . If 5 V logic levels are used to program the display driver, then $\mathrm{V}_{\mathrm{DD}}$ should be 5 V . The segment and backplane drivers obtain maximum available output swing by switching from $\mathrm{V}_{\mathrm{BB}}$ to $\mathrm{V}_{\mathrm{DD}}$. For higher output voltage swing see the MIC8030 series devices.

## Internal Oscillator

The on-chip oscillator (Figure 1) can be used in two configurations. If pins 19 and 20 are tied together, (LCD $\phi$ and LCD $\phi$ Option tied together), a one pin oscillator configuration results. An external resistor and capacitor set the operating frequency (see Figure 2), and the backplane frequency is $f_{\mathrm{OSC}^{+}}+256$. With $\mathrm{R}_{\mathrm{OSC}}=150 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{OSC}}=470 \mathrm{pF}, f_{\mathrm{OSC}}=25.6 \mathrm{kHz}$ and $f_{\mathrm{BP}}=100 \mathrm{~Hz}$.
To configure this device such that an external oscillator can be used, connect the oscillator to LCD $\phi$, leaving LCD $\phi$ Option disconnected. In a typical application, several MIC8014 drivers would be slaved to a master MIC8014 to drive a large display with a common backplane. Figure 2 shows this mode of operation. The input clock signal resets the divider shown in Figure 1 on each cycle so that the backplane operates at the external clock frequency.

An "-03" suffix is used to indicate that this device has both LCD $\phi$ and LCD $\phi$ Option pinned out externally, unlike other members of the MIC8010 family.
The oscillator may be disabled entirely, which allows the segment and backplane outputs to operate in a static, $D C$ manner. $L C D \phi$ is connected to $V_{D D}$ for this mode, used in conjunction with VF or LED displays.

## Timing Diagram



Logic Truth Table

| DATA IN | CLOCK | CHIP SELECT | LOAD | $Q_{1}(\mathrm{SR})$ | $Q_{N}(S R)$ | BP | $Q_{N}($ DRIVER $)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | 1 | 0 | NC | NC | 0 | $Q_{N}(L)$ |
| X | X | 1 | 1 | NC | NC | 1 | $Q_{N}(L)$ |
| 0 | - | 0 | 0 | NC | NC | 1 | $Q_{N}(L)$ |
| 0 | ـ | 0 | 1 | NC | NC | 1 | $Q_{N(L)}$ |
| 0 | 乙 | 0 | 0 | 0 | $Q_{(N-1)}-Q_{N}$ | 1 | $Q_{N}(L)$ |
| 0 | 九 | 0 | 1 | 0 | $Q_{(N-1)}-Q_{N}$ | 1 | $Q_{N}(\mathrm{SR})$ |
| 1 | ـ | 0 | 0 | NC | NC | 1 | $Q_{N}(L)$ |
| 1 | - | 0 | 1 | NC | NC | 1 | $Q_{N}(L)$ |
| 1 | L | 0 | 0 | 1 | $Q_{(N-1)}{ }^{--} Q_{N}$ | 1 | $Q_{N}(L)$ |
| 1 | ㄴ | 0 | 1 | 1 | $Q(N-1){ }^{--} Q_{N}$ | 1 | $Q_{N}(\mathrm{SR})$ |



Figure 1. Internal Oscillator Circuit

Figure 2. Cascading with Internal Clock Oscillator

Typical Applications (Continued)


Figure 3. Cascading with External Clocking Source

## Pin Assignments

| Function | Device Suffix -03 | Function | Device Suffix -03 |
| :---: | :---: | :---: | :---: |
| Segment 21 | 1 | Segment 2 | 23 |
| Segment 22 | 2 | Segment 3 | 24 |
| Segment 23 | 3 | Segment 4 | 25 |
| Segment 24 | 4 | Segment 5 | 26 |
| Segment 25 | 5 | Segment 6 | 27 |
| Segment 26 | 6 | Segment 7 | 28 |
| Segment 27 | 7 | Segment 8 | 29 |
| Segment 28 | 8 | Segment 9 | 30 |
| Segment 29 | 9 | Segment 10 | 31 |
| Segment 30 | 10 | Segment 11 | 32 |
| Segment 31 | 11 | Segment 12 | 33 |
| Segment 32 | 12 | Segment 13 | 34 |
| NC | 13 | Segment 14 | 35 |
| VSS | 14 | VBB | 36 |
| CS | 15 | Segment 15 | 37 |
| Clock | 16 | Segment 16 | 38 |
| Load | 17 | Segment 17 | 39 |
| Data In | 18 | Segment 18 | 40 |
| LCD $\phi$ | 19 | Segment 19 | 41 |
| LCD $\phi$ Opt. | 20 | BP | 42 |
| VDD | 21 | Data Out | 43 |
| Segment 1 | 22 | Segment 20 | 44 |

## Connection Diagram



## General Description

The MIC8030/MIC8031 is a CMOS high voltage liquid crystal display driver. Up to 38 segments can be driven from four CMOS level inputs (CLOCK, DATA IN, LOAD and CHIP SELECT). The MIC8031 is rated at 100 V and the MIC8030 is rated at 50 V . Data is loaded serially into a shift register, and transferred to latches which hold the data until new data is received.

The backplane can be driven from external source, or the internal oscillator can be used. If the internal oscillator is used, the frequency of the backplane will be determined by an external resistor and capacitor. The oscillator need not be used if a DC output is desired.

## Features

- High Voltage Outputs capable of a driving up to 100 volt outputs from 5 to 15 volt logic
- Drives 30,32 , or 38 segments
- Cascadable
- On chip Oscillator or External Backplane Input
- CMOS construction for wide supply range and low power consumption
- Schmitt Triggers on all inputs
- CMOS, PMOS, and NMOS compatible


## Applications

- Dichroic and Standard Liquid Crystal Displays
- Flat Panel Displays
- Print Head Drives
- Vacuum Fluorescent Displays

Functional Diagram


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :--- |
| MIC8030AEB <br> MIC8031AEB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 44 lead CER QUAD, <br> Class B screened |
| MIC8030ALB <br> MIC8031ALB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 44 lead Ceramic <br> Leadless Chip <br> Carrier, <br> Class B screened |
| MIC8030CL <br> MIC8031CL | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 44 pin Leadless <br> Chip Carrier |
| MIC8830CV <br> MIC8031CV | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 44 pin PLCC |
| MIC8030CN <br> MIC8031CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 48 pin plastic DIP |

* Contact factory for other package options.


## Pin Configuration 44-Pin CER QUAD - E 44-Pin LCC -L 44-Pin PLCC -V



## Functional Description

With CHIP SELECT tied low, serial data is clocked into the shift register at each falling edge of the CLOCK input. Pulling LOAD high will cause a parallel loading of the shift register contents into the latches. If load is left high, the latches are transparent.

A logic "1" clocked into the shift register corresponds to that segment being on, and that segment is out of phase with the backplane.

The backplane may be externally driven or the internal oscillator can be used. If LCD $\phi$ is externally driven, the backplane will be in phase with the input; LCD $\phi$ OPT is not connected. The internal oscillator is used by shorting LCD $\phi$ OPT to LCD $\phi$, connecting a capacitor to ground, and a resistor to $\mathrm{V}_{\text {cc }}$. The frequency of the backplane will be $1 / 256$ of the input frequency, and is given as: $f=10 /[\mathrm{R}(\mathrm{C}+.0002)]$ at $\mathrm{V}_{\mathrm{DD}}$ $=5 \mathrm{~V}, \mathrm{R}$ in $\mathrm{k} \Omega, \mathrm{C}$ in $\mu \mathrm{F}$.

Example: $\mathrm{R}=150 \mathrm{k} \Omega, \mathrm{C}=420 \mathrm{pF}: \mathrm{f}=108 \mathrm{~Hz}$

Pin Configuration 48-Pin Plastic DIP - N


For displays with more than 38 segments, two or more MIC8030/MIC8031 may be cascaded by connecting DATA OUT of the previous stage with DATA IN of the next stage; CLOCK, LOAD and CHIP SELECT of all following stages should be tied to the control lines of the first MIC8030/ MIC8031. The backplane output of the first stage should be tied to LCD $\phi$ of all following stages, the LCD $\phi$ OPT must be left unconnected on those stages. If the internal oscillator is used, and $\mathrm{V}_{\mathrm{BB}}>50 \mathrm{~V}$ then an external $330 \mathrm{k} \Omega$ resistor must be used between the BACKPLANE of the first stage and LCD $\phi$ of all following stages.

Packaging options available include DATA OUT 30, 32 or 38 with the corresponding number of segments, and the availability of LCD $\phi$ OPT. Types of packages include plastic and ceramic DIPs, surface mount packages, plastic and ceramic Leadless Chip Carriers and custom packaging.

## Internal Oscillator Circuit



## Typical Application

## External Oscillator



## Internal Oscillator



[^11]
## Absolute Maximum Ratings

| VCC | 18 V |
| :--- | ---: |
| $\mathrm{~V}_{\mathrm{BB}}$ (MIC8030) | 75 V |
| $\mathrm{~V}_{\mathrm{BB}}$ (MIC8031) | 110 V |
| Inputs (CLK, DATA IN, LOAD, CS ) | -0.5 V to 18 V |
| Inputs (LCDO) | -0.5 V to 50 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Current into and out of |  |
| any segment | 20 mA |
| Maximum Power Dissipation, |  |
| any segment | 50 mW |
| Maximum Total power dissipation | 600 mW |

DC Electrical Characteristics: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=35 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Logic Supply Voltage | MIC8030 | 4.5 | 5 | 5.5 | V |
| $V_{\text {CC }}$ | Logic Supply Voltage | MIC8031 | 4.5 | 5 | 16.5 | V |
| $\mathrm{V}_{\mathrm{BB}}$ | Display Supply Voltage | MIC8030 | 20 | 35 | 50 | V |
| $\mathrm{V}_{\mathrm{BB}}$ | Display Supply Voltage | MIC8031 | 20 | 35 | 100 | V |
| ICC | Supply Current (external oscillator) | Note 1 |  | 35 | 250 | $\mu \mathrm{A}$ |
|  | Supply Current (internal oscillator) | Note 1 |  | 35 | 250 |  |
| IBB | Display Driver Current | $\mathrm{F}_{\mathrm{BP}}=100 \mathrm{~Hz}$ No Loads |  | 7 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{BB}}$ | Display Driver Current | MIC8031, $\mathrm{V}_{\mathrm{BB}}=100 \mathrm{~V}$ |  | 20 | 200 | $\mu \mathrm{A}$ |
| INPUTS (CLK, DATA IN, LOAD, $\overline{\text { CS }}$ ) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level |  | $V_{C C}-1.5$ | $V_{C C}-1.8$ | $\mathrm{V}_{\mathrm{Cc}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level |  | 0 | 2.5 | 2.0 | V |
| IL | Input Leakage Current |  |  | $<1$ | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input Capacitance | Note 2 |  | 5 | 10 | pF |
| INPUT LCDO |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | LCDO Input High Level | Externally driven | $0.9 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | 50 | V |
| $\mathrm{V}_{\mathrm{IL}}$ | LCDO Input Low Level | Externally driven | -0.5V | 0 | $0.1 \mathrm{~V}_{\mathrm{cc}}$ | V |
| LCDO | LCDO Leakage Current | $\mathrm{V}_{\mathrm{LCDO}}=15 \mathrm{~V}$ |  | 2 | 10 | $\mu \mathrm{A}$ |
| LCDO | LCDO Leakage Current | $\mathrm{V}_{\mathrm{LCDO}}=35 \mathrm{~V}$ |  | 6 | 100 | $\mu \mathrm{A}$ |
| LCDO | LCDO Leakage Current | $\mathrm{V}_{\mathrm{LCDO}}=50 \mathrm{~V}$ |  |  | 1 | mA |
| CAPACITANCE LOADS (TYPICAL) |  |  |  |  |  |  |
| $\mathrm{C}_{\text {LSEG }}$ | Segment Output | FBP < 100Hz |  |  | 100 | pF |
| $\mathrm{C}_{\text {LBP }}$ | Backplane Output | FBP < 100Hz |  |  | 4000 | pF |
| $\mathrm{V}_{\text {OAVG }}$ | DC Bias (Average) Any Segment | FBP < 100Hz, Note 2 |  |  | +25 | mV |
| OUTPUT TO BACKPLANE |  |  |  |  |  |  |
| $\mathrm{R}_{\text {SEG }}$ | Segment Output Impedance | $L_{L}=100 \mu \mathrm{~A}$ |  | 1.4 | 10 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\mathrm{BP}}$ | Backplane Output Impedance | $L_{L}=100 \mu \mathrm{~A}$ |  | 170 | 312 | $\Omega$ |
| $\mathrm{R}_{\text {DATA OUT }}$ | Data Out Output Impedance | $L_{L}=100 \mu \mathrm{~A}$ |  | 1.8 | 3 | $\mathrm{k} \Omega$ |

Note 1: CMOS input levels. No loads.
Note 2: Guaranteed by design but not tested on a production basis.

AC Electrical Characteristics: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=35 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$

| Symbol | Parameter | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CYC}}$ | Cycle Time | 500 |  |  | nS |
| tol, tOH | Clock Pulse Width low/high | 250 |  |  | nS |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Clock riseffall |  |  | 1 | $\mu \mathrm{S}$ |
| ${ }^{\text {t }}$ D | Data In Setup | 100 |  |  | nS |
| $\mathrm{t}_{\mathrm{csc}}$ | $\overline{\text { CS Setup to Clock }}$ | 100 |  |  | nS |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold | 10 |  |  | nS |
| $\mathrm{tccs}^{\text {c }}$ | $\overline{\text { CS Hold }}$ | 220 |  |  | nS |
| $\mathrm{t}_{\mathrm{CL}}$ | Load Pulse Setup | 250 |  |  | nS |
| tics | $\overline{\mathrm{CS}}$ Hold (rising load to rising $\overline{\mathrm{CS}}$ ) | 200 |  |  | nS |
| t LW | Load Pulse Width | 300 |  |  | nS |
| ${ }_{t} \mathrm{C}$ | Load Pulse Delay (falling load to falling clock) | 0 |  |  | nS |
| ${ }^{\text {t }}$ (DO | Data Out Valid from Clock |  |  | 220 | nS |
| $\mathrm{t}_{\text {CSL }}$ | $\overline{C S}$ Setup to LOAD | 0 |  |  | nS |
| $\mathrm{F}_{\mathrm{BP}}$ | Backplane Frequency | 50 | 100 | 2000 | Hz |

## Timing Diagram


*The CS high-to-low transition will generate a clock pulse.

## Logic Truth Table

| $\begin{array}{\|c} \hline \text { Data } \\ \text { In } \end{array}$ | Clock | $\begin{array}{\|l\|} \hline \text { Chip } \\ \text { Select } \end{array}$ | Load | $\mathrm{a}_{1(\mathrm{SR})}$ | $Q_{\text {N(SR) }}$ | $Q_{\text {N(DRIVER) }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x | X | 1 | x | NC | NC | $Q_{N(L)}$ |
| 0 | 」 | 0 | 0 | NC | NC | $\mathrm{Q}_{\text {N(L) }}$ |
| 0 | - | 0 | 1 | NC | NC | $Q_{N(L)}$ |
| 0 | L | 0 | 0 | 0 | $\mathrm{Q}_{\mathrm{N}}-1 \rightarrow \mathrm{Q}_{N}$ | $Q_{N(L)}$ |
| 0 | L | 0 | 1 | 0 | $\mathrm{Q}_{\mathrm{N}-1 \rightarrow \mathrm{Q}_{N}}$ | $\mathrm{Q}_{\mathrm{N}(\mathrm{SR})}$ |
| 1 | - | 0 | 0 | NC | NC | $Q_{N(L)}$ |
| 1 | - | 0 | 1 | NC | NC | $\mathrm{Q}_{\mathrm{N}(\mathrm{L})}$ |
| 1 | L | 0 | 0 | 1 | $\mathrm{Q}_{\mathrm{N}}-1 \rightarrow \mathrm{Q}_{\mathrm{N}}$ | $Q_{N(L)}$ |
| 1 | L | 0 | 1 | 1 | $\mathrm{Q}_{\mathrm{N}}-1 \rightarrow \mathrm{Q}_{\mathrm{N}}$ | $Q_{N(S R)}$ |

## MIC8030/MIC8031 Application Hints on Compatibility with Display Drivers Produced by AMI and HOLT

The MIC8030/MIC8031 can be made compatible with all bonding options of the Gould-AMI S4520 as well as all bonding options of the HOLT HI-8010. However, the high voltage supply must be positive with respect to ground for the MIC8030/MIC8031. Both AMI and HOLT use a negative High Voltage. See MIC8010/11/12/13 family for drop in replacements in existing sockets.
High Voltage Supply

| Device | Vmin | Vmax | Absolute <br> Max |
| :--- | :---: | :---: | :---: |
| MIC8031 | 20 V | 100 V | 110 V |
| MIC8030 | 20 V | 50 V | 75 V |
| HI-8010 | Vlogic-35V | +0.3 V | Vlogic-35V |
| S4520 | Vlogic-32V | +0.3 V | Vlogic-32V |

Logic Power Supply

| Device | Vmin | Vmax | Absolute <br> Max |
| :--- | :---: | :---: | :---: |
| MIC8031 | 4.5 V | 16.5 V | 18 V |
| MIC8030 | 4.5 V | 5.5 V | 18 V |
| HI-8010 | 3.0 V | 18.0 V | 18 V |
| S4520 | 3.0 V | 16.0 V | 17 V |

As can been seen above, the MIC8030/MIC8031 are superior to both AMI and HOLT in the voltage that can be applied to a Dichroic LCD display. Using the MIC8030/MIC8031 allows for a derating of $50 \% / 70 \%$ if operated at 35 V ; the $\mathrm{HI}-8010$ allows for no derating at 35 V and the S4520 allows for no derating at 32 V .
When placing the MIC8030/MIC8031 in a pin compatible configuration on a board which previously used a HOLT or AMI device, care must be taken before changing the polarity of the High Voltage Supply, to reverse the direction of any polarized filter capacitor on the High Voltage line, as well check any other circuit (like azener diode, etc) which contacts the High Voltage line.

The pin out drawings match the MIC8030/MIC8031 to the S4520. By moving the No-Connect, from pin 41 to pin 13 and shifting the displaced signals clockwise, the pin out can be matched.

Other pin outs that can be matched are the S4520A, S4520B, S4520C, S4520S, S4520F, S4520G, HI-8010L5, HI-8010L6, $\mathrm{HI}-8010 \mathrm{~L} 7, \mathrm{Hl}-8010 \mathrm{C} 5, \mathrm{HI}-8010 \mathrm{C} 6$, and the HI-8010C7. Other packaging options are available, all options must use a positive $V_{B B}$.


## General Description

The MM5450 and MM5451 LED display drivers are monolithic MOS IC's fabricated in an N-Channel, metal-gate process. The technology produces low threshold, enhancement mode, and ion-implanted depletion mode devices. These devices are available in packaged or die form, suitable for conventional packaging, hybrid assembly or chip on board technology.
A single pin controls the LED display brightness by setting a reference current through a variable resistor connected to $\mathrm{V}_{\mathrm{D}}$.

## Features

- Continuous brightness control
- Serial data input
- No load signal requirement
- Enable (on MM5450)
- Wide power supply operation
- TTL compatibility
- 34 or 35 outputs, 15 mA capability
- Alphanumeric capability
- Available in die or packaged form


## Ordering Information

## Applications

- Industrial control indicator
- Relay driver
- Digital clock, thermometer, counter, voltmeter
- Instrumentation readouts

| Part Number | Temp. Range | Package |
| :--- | :---: | :---: |
| MM5450N | -25 to $+85^{\circ} \mathrm{C}$ | 40 -pin Plastic DIP |
| MM5451N | -25 to $+85^{\circ} \mathrm{C}$ | 40 -pin Plastic DIP |
| MM5450V | -25 to $+85^{\circ} \mathrm{C}$ | 44 -pin PLCC |
| MM5451V | -25 to $+85^{\circ} \mathrm{C}$ | 44 -pin PLCC |
| MM5450/51 Die |  | none |

## Block Diagram



Figure 1.

## Connection Diagram: Die



Figure 2.

## Connection Diagram: Dual-in-line Package

| $\mathrm{v}_{\text {SS }} 1$ | MM5450BN | 40 | OUTPUT BIT 18 |
| :---: | :---: | :---: | :---: |
| OUTPUT BIT 17 2 |  | 39 | OUTPUT BIT 19 |
| OUTPUT BIT 16 |  | 38 | OUTPUT BIT 20 |
| OUTPUT BIT 154 |  | 37 | OUTPUT BIT 21 |
| OUTPUT BIT $14 \quad 5$ |  | 36 | OUTPUT BIT 22 |
| OUTPUT BIT $13 \quad 6$ |  | 35 | OUTPUT BIT 23 |
| OUTPUT BIT 127 |  | 34 | OUTPUT BIT 24 |
| OUTPUT BIT $11 \quad 8$ |  | 33 | OUTPUT BIT 25 |
| OUTPUT BIT 109 |  | 32 | OUTPUT BIT 26 |
| OUTPUT BIT 910 |  | 31 | OUTPUT BIT 27 |
| OUTPUT BIT 811 |  | 30 | OUTPUT BIT 28 |
| OUTPUT BIT 712 |  | 29. | OUTPUT BIT 29 |
| OUTPUT BIT 613 |  | 28 | OUTPUT BIT 30 |
| OUTPUT BIT 514 |  | 27 | OUTPUT BIT 31 |
| OUTPUT BIT 415 |  | 26 | OUTPUT BIT 32 |
| OUTPUT BIT 316 |  | 25 | OUTPUT BIT 33 |
| OUTPUT BIT 217 |  | 24 | OUTPUT BIT 34 |
| OUTPUT BIT 118 |  | 23 | DATA ENABLE |
| BRIGHTNESS CONTROL |  | 22 | DATA IN |
| V DD 20 |  | 21 | CLOCK IN |


| $\mathrm{v}_{\text {SS }} 1$ | MM5451BN | 40 | OUTPUT BIT 18 |
| :---: | :---: | :---: | :---: |
| OUTPUT BIT 172 |  | 39 | OUTPUT BIT 19 |
| OUTPUT BIT 16 |  | 38 | OUTPUT BIT 20 |
| OUTPUT BIT 15 |  | 37 | OUTPUT BIT 21 |
| OUTPUT BIT 145 |  | 36 | OUTPUT BIT 22 |
| OUTPUT BIT 136 |  | 35 | OUTPUT BIT 23 |
| OUTPUT BIT 12 |  | 34 | OUTPUT BIT 24 |
| OUTPUT BIT $11 \quad 8$ |  | 33 | OUTPUT BIT 25 |
| OUTPUT BIT 109 |  | 32 | OUTPUT BIT 26 |
| OUTPUT BIT 910 |  | 31 | OUTPUT BIT 27 |
| OUTPUT BIT 811 |  | 30 | OUTPUT BIT 28 |
| OUTPUT BIT 712 |  | 29 | OUTPUT BIT 29 |
| OUTPUT BIT 613 |  | 28 | OUTPUT BIT 30 |
| OUTPUT BIT 514 |  | 27 | OUTPUT BIT 31 |
| OUTPUT BIT 415 |  | 26 | OUTPUT BIT 32 |
| OUTPUT BIT 316 |  | 25 | OUTPUT BIT 33 |
| OUTPUT BIT 217 |  | 24 | OUTPUT BIT 34 |
| OUTPUT BIT 118 |  | 23 | OUTPUT BIT 35 |
| BRIGHTNESS 19 |  | 22 | DATA IN |
| $\mathrm{V}_{\text {DD }} 20$ |  | 21 | CLOCKIN |

Figure 3a, 3b.

## Connection Diagram: Plastic Leaded Chip Carrier




Figure 4a, 4b.

## Functional Description

The MM5450 and MM5451 were designed to drive either 4 or 5 digit alphanumeric LED displays with the added benefit of requiring minimal interface with the display or data source.
Data is transferred serially via 2 signals; clock and serial data. Data transfer without the added inconvenience of an external load signal is accomplished by using a format of a leading " 1 " followed by the allowed 35 data bits. These 35 data bits are latched after the 36th has been transferred. This scheme provides non multiplexed, direct drive to the LED display. Characters currently displayed (thus, data output) changes only ift the serial databits differ fromthose previously transferred.
Control of the output current for LED displays provides for the display brightness. To prevent oscillations, a 1 nF capacitor should be connected to pin 19, brightness control.

The block diagram is shown in Figure 1. For the MIC5450, the DATA ENABLE is a metal option and is used instead of the 35th output. The output current is typically 20 times greater that the current into pin 19 , which is set by an external variable resistor. There is an external reset connection shown which is available on unpackaged (die) units only.
Figure 2 illustrates the die "pinout", or pad location for bonding in "chip on board" applications.
Figure 5 shows the input data format. A leading " 1 " is followed by 35 bits of data. Afterthe 36 th had beentransferred, a LOAD signal is generated synchronously with the clock high state. This loads the 35 bits of data into the latches. The low side of the clock is used to generate a RESET signal which clears all shift registers for the next set of data. All shift registers are static master-slave, with no clear for the master portion of the first register, allowing continuous operation.

There must be a complete set of 36 clocks or the shift registers will not clear.
When the chip first powers ON an internal power ON reset signal is generated which resets all registers and all latches. The START bit and the first clock return the chip to its normal operation.

Figure 3 and 4 show the pin-out of the MIC5450 and MIC5451. Bit 1 is the first bit following the start bit and it will appear on pin 18. A logical " 1 " at the input will turn on the appropriate LED.

Figure 5 shows the timing relationships between data, clock and DATA ENABLE. A max clock frequency of 0.5 MHz is assumed.

For applications where a lesser number of outputs are used, it is possible to either increase the current per output, or operate the part at higher than $1 \mathrm{~V} \mathrm{~V}_{\text {out }}$. The following equation can be used for calculations.
$\mathrm{Tj}=\left(\mathrm{V}_{\text {OUT }}\right)\left(\mathrm{I}_{\text {LED }}\right)\left(\mathrm{No}\right.$. of segments) $\left(124^{\circ} \mathrm{C} / \mathrm{W}\right)+\mathrm{T}_{\mathrm{A}}$
where:
$\mathrm{Tj}=$ junction temperature $+150^{\circ} \mathrm{C}$ max
$\mathrm{V}_{\text {out }}=$ the voltage at the LED driver outputs
$\mathrm{I}_{\text {Led }}=$ the LED current
$124^{\circ} \mathrm{C} / \mathrm{W}=$ thermal resistance of the package
$T_{A}=$ ambient temperature
The above equation was used to plot Figures 7-9.


Figure 6. Input Data Format

## Absolute Maximum Ratings

Voltage at Any Pin
Operating Temperature
Storage Temperature
Power Dissipation

| $\mathrm{V}_{\text {ss }}$ to $\mathrm{V}_{\text {ss }}+12 \mathrm{~V}$ | Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| ---: | :--- | ---: |
| $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Lead Temperature | $300^{\circ} \mathrm{C}$ |
| $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | (max. soldering time is 10 seconds) |  |
| 560 mW at $+85^{\circ} \mathrm{C}$ |  |  |
| 1 mW at $+25^{\circ} \mathrm{C}$ |  |  |

## Electrical Characteristics

$T_{A}$ within operating range, $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to $11.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply |  | 4.75 |  | 11 | V |
| Power Supply Current | Excluding Output Loads |  |  | 7 | mA |
| ```Input Voltages Logical "0" Level (V ) Logical "1" Level (V (V)``` | $\begin{aligned} & \pm 10 \mu \mathrm{~A} \text { Input Bias } \\ & 4.75 \leq \mathrm{V}_{\mathrm{DD}} \leq 5.25 \\ & \mathrm{~V}_{\mathrm{DD}}>5.25 \end{aligned}$ | $\begin{gathered} -0.3 \\ 2.2 \\ v_{D D}-2 \end{gathered}$ |  | $\begin{aligned} & 0.8 \\ & V_{D D} \\ & V_{D D} \end{aligned}$ | $\begin{aligned} & \text { v } \\ & \text { v } \\ & \text { v } \end{aligned}$ |
| Brightness Input (Note 2) |  | 0 |  | 0.75 | mA |
| Output Sink Current <br> Segment OFF <br> Segment ON | $\mathrm{V}_{\text {OUT }}=3.0 \mathrm{~V}$ <br> $\mathrm{V}_{\text {OUT }}=1.0 \mathrm{~V}$ (Note 3) <br> Brightness Input $=0 \mu \mathrm{~A}$ <br> Brightness Input $=100 \mu \mathrm{~A}$ <br> Brightness Input $=740 \mu \mathrm{~A}$ | $\begin{gathered} 0 \\ 0 \\ 2.0 \\ 15 \end{gathered}$ | 2.7 | $\begin{gathered} 10 \\ 15 \\ 10 \\ 4 \\ 25 \end{gathered}$ | $\mu \mathrm{A}$ <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA |
| Brightness Input Voltage (Pin 19) | Input Current $=750 \mu \mathrm{~A}$ | 3.0 |  | 4.3 | V |
| Output Matching (Note 1) |  |  |  | $\pm 20$ | \% |
| Clock input <br> Frequency, $\mathrm{f}_{\mathrm{c}}$ <br> High Time, $\mathrm{t}_{\mathrm{H}}$ <br> Low Time, $\mathrm{t}_{\mathrm{L}}$ | (Notes 5 and 6) | $\begin{aligned} & 950 \\ & 950 \end{aligned}$ |  | 500 | $\begin{gathered} \mathrm{kHz} \\ \mathrm{nS} \\ \mathrm{nS} \end{gathered}$ |
| Data Input <br> Set-Up Time, $\mathrm{t}_{\mathrm{DS}}$ <br> Hold Time, $\mathrm{t}_{\mathrm{DH}}$ |  | $\begin{aligned} & 300 \\ & 300 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{nS} \\ & \mathrm{nS} \end{aligned}$ |
| Data Enable Input Set-up Time, $\mathrm{t}_{\text {des }}$ |  | 100 |  |  | nS |
| Reset Pad Current (Die Version) |  | 8 |  |  | $\mu \mathrm{A}$ |

Note 1: Output matching is calculated as the percent variation $\left(I_{\text {MAX }}+I_{\text {MIN }}\right) / 2$.
Note 2: With a fixed resistor on the brightness input pin, some variation in brightness will occur from one device to another. Maximum brightness input current can be 2 mA as long as Note 3 and junction temperature equation are complied with.
Note 3: See Figures 7, 8 and 9 for Recommended Operating Conditions and limits. Absolute maximum for each output should be limited to 40 mA .
Note 4: The $\mathrm{V}_{\text {OUT }}$ voltage should be regulated by the user. See Figures 8 and 9 for allowable $\mathrm{V}_{\text {OUT }}$ vs. $\mathrm{I}_{\text {OUT }}$ operation.
Note 5: AC input waveform specification for test purpose: $\mathrm{t}_{\mathrm{r}} \leq 20 \mathrm{nS}, \mathrm{t}_{\mathrm{f}} \leq 20 \mathrm{nS}, \mathrm{f}=500 \mathrm{kHz}, 50 \% \pm 10 \%$ duty cycle.
Note 6: Clock input rise and fall times must not exceed 300 nS .

## Typical Performance Characteristics



Figure 7.


Figure 8.

Figure 9.

## Typical Applications



Figure 11. Brightness Control Varying the Duty Cycle
Figure 10. Typical Application of Constant Current Brightness Control

## Typical Applications



Figure 12. Basic Electronically Tuned Radio System


Figure 13. Duplexing 8 Digits with One MM5450.

## High Voltage Semicustom Power Array

SECTION 5: HIGH VOLTAGE SEMICUSTOM POWER ARRAY ..... Page
MPD8020 CMOS/DMOS Semicustom High Power Array ..... 5-2
AH-1 MPD8020 Kit Part Applications Hint ..... 5-18
MPD8020 ASISTㅗ Design Package Overview ..... 5-20
MPD8020-0011 3中 DC Brushless Motor Predriver ..... 5-24
MPD8020-0012 Current Mode Buck Switching Regulator Controller ..... 5-26
MPD8020-0013 PWM "Smart" Lamp Driver ..... 5-28
MPD8020-0014 High Current Sink/Source Driver ..... 5-30


## CONCEPT

The MPD8020 is a monolithic I.C. semiconductor array of low voltage CMOS analog and digital circuits on the same chip with high voltage DMOS power transistors. For quick turnaround time, wafers are held at the last step (metalization) where the customer's specific metal interconnect pattern makes each wafer run into thousands of custom I.C.'s. These smart power ASIC's (Application Specific I.C.'s) cast in silicon the proprietary advantages of the customer's design even for moderate volume applications, and give the customer a size, reliability and performance advantage over the competition!

## GENERAL DESCRIPTION

The MPD8020 CMOS/DMOS Semicustom High Voltage Array uses Micrel's proprietary process to combine TTL/CMOS compatible high speed CMOS logic, CMOS analog, and high voltage DMOS power drive circuits on the same monolithic I.C. A single +5 Volt to +15 Volt supply powers the logic and analog circuitry while the high voltage portion functions at voltages of from +20 Volts to +100 Volts. An optional internal voltage pump with the help of two external components generates an extra voltage such that the high side gates of the power N -channel DMOS FET's are driven approximately 15 Volts above the +100 Volt supply allowing rail-to-rail high voltage switching.
The MPD8020 in combination with Micrel's CAD systems, CAE simulations (SPICE, HILO, TIMVER, etc.) and an experienced fab and test group give a design engineer a highly versatile means of taking a circuit idea from concept to packaged silicon.

## AVAILABLE IN:

## - Chip Form

- 16 to 48 pin plastic DIP's
- 16 to 48 pin ceramic DIP's
- Ceramic LCC's
- Surface mount packages
- PLCC
- Fused lead PLCC and DIP's
- Custom packages


## FEATURES

- 16 N -Channel DMOS power FET's (fully floating sources, gates and drains), each $100 \mathrm{~V}, 200 \mathrm{~mA}$, and 10 ohms.
- DMOS can be paralleled for $100 \mathrm{~V}, 3.2 \mathrm{Amp}, 0.625 \mathrm{ohm}$ single, half bridge, full bridge or bilateral switches.
- 200 CMOS gates in an uncommitted gate array.
- 12 TTL/CMOS I/O buffers.
- 3 op amp / comparator / Schmitt Triggers.
- 1 unity gain analog buffer.
- Bandgap reference (1.25 V / 2.5 V ).
- Overtemperature sensor.
- Voltage pump (drives high side gates above $\mathrm{V}_{\mathrm{dd}}$ ).
- 16 medium current sink pre-drivers.
- 16 high voltage level-shifting high side pre-drivers.
- Separate analog and digital ground ( $\mathrm{V}_{\mathrm{SS}}$ ) pads.
- Numerous logic I/O, high voltage I/O, $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{dd}}$ pads.
- Miscellaneous resistors, capacitors, and a zener.
- Available to military temperature range specifications.
- Selection of military, commercial, and power packages.


## APPLICATIONS

- Switching regulators
- Motor control
- Bilateral analog switching
- High voltage switching
- Relay and solenoid driver
- Smart switch with bus decode
- 3 phase driver
- Lamp driver
- Differential line driver
- Automotive switching
- Printer solenoid driver
- High voltage display driver
- Half or full bridge driver


MPD8020 CMOS/DMOS/Bipolar Semicustom Array

Protected under Patent Numbers: \#4,951,101; \#4,979,001

## MPD8020 MACRO CELL MENU

- 16 fully floating $100 \mathrm{~V}, 200 \mathrm{~mA}, 10$ ohm Vertical-DMOS FET's
- 16 high voltage $100 \mathrm{~V} P$ and N channel level shifters (made up of 32 cross coupled 20 to $50 \mathrm{mAP} \& \mathrm{~N}$ channel pairs)
- 200 CMOS gates in an uncommitted gate array - over 30 pre-designed logic "templates" of shift registers, decoders, flip-flops, NAND gates, NOR gates, etc.
- general purpose op amps, comparators and Schmitt Triggers, implemented in the gate array
- 12 TTL/CMOS I/O buffers
- 16 logic predrivers (with logic enable) for bottom side DMOS drive
- 3 configurable op amp / comparator / Schmitt Trigger cells which can be hooked-up as:
- ground sensing or $V_{C C}$ sensing amplifiers or comparators
- folded cascode high performance amplifiers
- NPN input amplifiers
- programmable bandwidth / power consumption amplifiers
- A unity gain buffer with adaptive bias (to drive large loads with minimum quiescent current)
- A bandgap reference with a 1.25 V output plus multiple programmable outputs up to $V_{C C}$
- An over-temperature protection circuit with programmable temperature trip points and hysteresis
- A master bias programming circuit for all the linears
- A high voltage $\mathrm{V}++$ "doubler" for N -channel gate drive above the $+100 \mathrm{~V} \mathrm{~V}_{\text {dd }}$ rail
- A low voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) pass regulator to drive a local low voltage analog and digital power supply from the high voltage supply
- Multiple current mirrors both at high ( 100 V ) and low ( 15 V ) levels
- Floating zener clamps, avalanche zeners, references and Schottky diodes
- Diffusion, diffusion P-well, pinched and poly resistors
- 40 picofarads of on-chip capacitance
- Isolated PNP and NPN transistors


## What MICREL Supplies with the MPD8020

- MPD8020 CMOS/DMOS Semicustom High Voltage Array Data Sheet
- MPD8020 Kit Part\#1, Analog SSI and MSI Circuits
- Kit parts in a 40 pin DIP with eleven commonly used analog circuits
- Kit Part \#1 data sheet with specifications and application hints
- MPD8020 Kit Part \#2, Digital SSI and MSI Circuits
- Kit parts in a 40 pin DIP with eight revealing digital circuits for checking speed and digital timing characteristics (also some analog circuits implemented in the gate array)
- Kit Part \#2 data sheet with specifications and application hints
- Highly experienced design and applications engineers on call to discuss how to optimize putting a complex analog, digital, and power circuit on one I.C.


## What MICREL Needs from You - the Designer

- System block diagram with basic I/O specifications, or
- Schematic of circuit implemented with analog, digital and discrete power transistors plus the I/O specifications, or
- Breadboard using our kit parts plus "glue" logic and I/O specifications, or
- Spice and Hi-Low netlists or any other compatible computer generated description and I/O specifications.


## Typical Semicustom Design Cycle Following Exploratory Discussions and Contract Initiation

Week Action

1 Design \& Customer Interface
2 Design \& Customer Interface
3 Electrical \& Layout Computerized Checks
4 Mask Generation
5 Mask Generation
6 Apply ASIC Masks to Preprocessed Wafers
7 Wafer Test
8 Package Test Units
9 Final Test, QA \& Ship 25 Units

## DETAILED COMPONENT

AND PAD LISTING: This diagram lists the components available to the designer for laying out an MPD8020 semicustom circuit. The I/O pads shown around the periphery represent the total number available; all pads are not normaliy used in a given circuit/package combination.


## MPD8020 ELECTRICAL SPECIFICATIONS

## MPD8020 SPECIFICATIONS AND MASK PROGRAMMABILITY

The MPD8020 is a highly versatile mask programmable semicustom chip and the electrical specifications of the predesigned macros cannot be fully specified for all possible bias currents and all possible transistor combinations. For example, the linear block op amp will exhibit different gain bandwidth, slewrate, and input voltage capabilities, depending on the transistors used and the bias current into the current mirrors. The hysteresis and trip points of the overtemperature protection macro and the Schmitt trigger similarily are a function of what the designer specifies in the I/O parameters.

The following specifications are examples of how the MPD8020 can function, but should not be considered the final word on performance specifications.

Greater speed, lower offsets, different operating ranges are all available by making engineering tradeoffs and by exercising design options.

## Absolute Maximum Ratings

Storage Temperature Operating Temp

DC Input Voltage
(any input pin to Vss) . . . . . . . . . . . . . . . . . +0.5 Volts
Vcc Supply Voltage . . . . . . . . . . . . . . . . . . 18 Volts
Drain-Source Voltage Bvdss . . . . . . . . . . . . . 110 Volts
Drain-Gate Voltage
Continuous Drain
Bvdgr, Rgs=20K-ohm 110 Volts
Id ................... 200 mA
Current per output
Pulsed Drain Current Ip ................... 500mA per outlet Gate-
Source Voltage

## N-CHANNEL DMOS POWER FET'S

The 16 DMOS power FET's are fully floating between ground and Vdd. Normally a 35 V gate-to-source protection diode is inserted to protect the gate from excessive transients. Each DMOS FET may be tied to Vdd, ground, or in between. Paralleling 2 or more DMOS FET's reduces the "ON" resistance and increases the current handling capability in a ratio directly proportional to the number of FET's used.


Electrical characteristics @ Vss=OV T $=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $1 \mathrm{BV}_{\text {DSS, dRAI }}$ | $V_{\text {in }}=O V ; I_{\text {d }}=100 \mu \mathrm{~A}$ | 100 |  |  | V |
| $2 I_{\text {d }}$ (continuous) | $\mathrm{V}_{\text {in }}=15 \mathrm{~V} ; \mathrm{V}_{\text {out }} \leq 2 \mathrm{~V}$ | 200 |  |  | mA |
| $3 \mathrm{I}_{\mathrm{D}}$ (pulse) | $\mathrm{V}_{\text {in }}=15 \mathrm{~V}$; $\mathrm{V}_{\text {out }} \leq 8 \mathrm{~V}$ (note 1) | 500 |  |  | mA |
| $4 \mathrm{R}_{\mathrm{DS}}$ (15V) | $V_{\text {in }}=15 \mathrm{~V} ; \mathrm{I}_{\mathrm{D}}=100 \mathrm{~mA}$ (note 1) |  | 8 | 14 | ohm |
| $5 \mathrm{R}_{\mathrm{DS}}$ (10V) | $V_{\text {in }}=10 \mathrm{~V} ; \mathrm{I}_{\mathrm{D}}=100 \mathrm{~mA}$ (note 1) |  | 9 | 24 | ohm |
| 6 l Dss | $\mathrm{V}_{\text {in }}=O \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}, \mathrm{V}_{\text {DS }}=100 \mathrm{~V}$ |  | 100 | 1000 | $\mu \mathrm{A}$ |
| $7 \mathrm{~V}_{\text {th }}$ | $\mathrm{I}_{\mathrm{D}}=1 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DS}}=\mathrm{V}_{G S}$ |  | 3 | 5 | V |
| 8 V DS (on) | $\mathrm{I}_{\mathrm{D}}=100 \mathrm{~mA} ; \mathrm{V}_{\text {in }}=15 \mathrm{~V}$ (note 1) |  |  | 1.4 | V |
| $9 \mathrm{C}_{\text {iss }}$ | (note 2) |  | 35 | 60 | pF |
| $10 \mathrm{t}_{\mathrm{d}}$ (on) | (notes 1 \& 3); $\mathrm{V}_{\text {in }}=\mathrm{OV}, 15 \mathrm{~V} ; \mathrm{R}_{\mathrm{s}}=50 \mathrm{ohm}$ |  | 33 | 40 | ns |
| $11 \mathrm{t}_{\mathrm{t}}$ (off) | (notes 1 \& 3); $\mathrm{V}_{\text {in }}=0 \mathrm{~V}, 15 \mathrm{~V} ; \mathrm{R}_{\mathrm{s}}=50 \mathrm{ohm}$ |  | 50 | 70 | ns |
| 12 lin | $V_{\text {in }}=O V$ or $V_{\text {in }}=15 \mathrm{~V}$ |  | 1 | 10 | $\mu \mathrm{A}$ |

Note 1—Pulse test; pulsewidth $\leq 300 \mu$ S, duty cycle $\leq 2 \%$
Note 2-Guaranteed by design, but not tested on a production basis.
Note $3-R_{L}=1000$ ohm non-inductive 10 W resistor to 100 V supply; measured form $50 \%$ of input to $50 \%$ of output.

## HIGH VOLTAGE LEVEL SHIFTERS

The 16 possible level shifters are each made up of 2 N -channel and 2 P -channel high voltage, thick gate oxide (capable of withstanding the full $\mathrm{V}^{++}$supply in either direction), transistors connected in 2 cross coupled pairs. Multiple level shifters or augmented outputs may be metalized-in for greater drive capability.

The 64 high voltage CMOS transistors (used in the level shifters) are also available in uncommitted form for high voltage logic and use as switching and pass devices for voltage regulators.


Electrical characteristics @ Vss=OV, Vcc=15V, Vdd=100V, 1 open source DMOS connected to the $\bar{Q}$ output, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $1 \mathrm{BV}_{\text {DSS, DRAIN }}$ | $\mathrm{V}_{\text {in }}=\mathrm{OV} ; \mathrm{I}_{\mathrm{D}}=100 \mu \mathrm{~A}$ | 100 |  |  | V |
| $2 \mathrm{~V}_{\text {in }}$ low | $\mid \mathrm{I}_{\text {in }} \leq 1 \mathrm{~mA} @ \mathrm{~V}_{\text {out }}=100 \mathrm{~V}$ |  | 7.8 | 2.5 | V |
| $3 \mathrm{~V}_{\text {in }}$ high | $\mathrm{I}_{\mathrm{D}}=100 \mathrm{~mA} ;($ note 1$)$ | 12.5 | 7.6 |  | V |
| $4 \mathrm{t}_{\mathrm{d}}$ (on) | (notes $1 \& 2$ ); $\mathrm{R}_{\mathrm{s}}=50$ ohms |  | 37 | 65 | ns |
| $5 \mathrm{t}_{\mathrm{t}}$ (off) | (notes $1 \& 2$ ); $\mathrm{R}_{\mathrm{s}}=50$ ohms |  | 35 | 60 | ns |

Note 1-Pulse test; pulsewidth $\leq 300 \mu \mathrm{~S}$, duty cycle $\leq 2 \%$
Note $2-\mathrm{R}_{\mathrm{L}}=700$ ohm non-inductive 10 W resistor to a 70 V supply; measured from $50 \%$ of input to $50 \%$ of output.

## GROUND SENSING OP AMP FROM A LINEAR MACRO

A configurable linear gain macro metalized as an op amp with P-channel MOS transistors in the input is capable of sensing linear signals down to (and approximately 300 millivolts below) ground. The gain, bandwidth, slewrate, etc. are functions of the master bias current fed to the op amp. The following specifications are one snapshot of the op amp at the bias and voltage shown below.

Other op amp options include NPN bipolar inputs, N -channel MOSFET inputs, and lighter frequency compensation.


All of the linear macro implementations, with the exception of the linear buffer, are intended to drive light loads (i.e. another op amp, a comparator, a gate, etc.) and so they are tested with high impedance loads on the order of a megaohm. Gain degradation should be expected at loads of 100 K ohms or less.

Electrical characteristics @ Vss=OV, Vcc=15V, Rbias=390K Ohms, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $1 \mathrm{~V}_{\text {in }}$ Range |  | -0.3 |  | 13.5 | V |
| $2\left\|\mathrm{~V}_{\text {os }}\right\|$ | $\mathrm{V}_{\text {in common mode }}=7.5 \mathrm{~V}$ |  | 2.7 | 30 | mV |
| $3 \mathrm{~V}_{\text {out }}$ Swing | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M}$ ohm | 0.2 |  | 13.0 | V |
| $4 \mathrm{AV}_{\text {oL }}$ | $\mathrm{V}_{\text {in common mode }}=7.5 \mathrm{~V}$ | 1.5 | 25 |  | $\mathrm{~V} / \mathrm{mV}$ |
| 5 CMRR | $\mathrm{V}_{\text {in }}=5 \mathrm{~V}, 10 \mathrm{~V}$ | 40 | 88 |  | dB |
| 6 PSRR | $\mathrm{V}_{\text {cc }}=14 \mathrm{~V}, 15 \mathrm{~V}$ | 50 | 88 |  | dB |
| 7 Slew Rate | $\mathrm{V}_{\text {REF }}=7.5 \mathrm{~V}, \mathrm{~V}_{\text {in }}=7 \mathrm{~V}, 8 \mathrm{~V}$ |  | 3 |  | $\mathrm{~V} / \mu \mathrm{s}$ |
| 8 Bandwidth | -3 dB small signal unity gain |  | 4 |  | MHz |
| $9\left\|\mathrm{l}_{\text {in }}\right\|$ | $\mathrm{V}_{\text {in common mode }}=7.5 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{~A}$ |

## GROUND SENSING COMPARATOR FROM A LINEAR MACRO

A linear macro, configured as a comparator with ground sensing inputs, has P-channel MOS inputs and like the ground sensing op amp can accept signals down to approximately 300 millivolts below ground. The gain and response speed are a function of the bias and supply voltage. The following specifications are one snapshot of the comparator at the bias and voltage shown below.

Other comparator options include NPN bipolar inputs, N -channel MOSFET inputs, and higher bias for increased accuracy, higher input voltage range, and speed respectively.

All of the linear macros, with the exception of the linear buffer, are intended to drive light loads (i.e. op amps, gates, etc.) and so are tested with high impedance loads on the order of a megaohm. Gain degradation should be expected at loads of 100 K ohms or less.

Electrical characteristics @ Vss=OV, Vcc=15V, Rbias=390K Ohms, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $1 \mathrm{~V}_{\text {in }}$ Range |  | -0.3 |  | 13.5 | V |
| $2 \mid \mathrm{V}_{\text {os }}$ \| | $\mathrm{V}_{\text {in common mode }}=7.5 \mathrm{~V}$ |  | 2.5 | 30 | mV |
| 3 CMRR | $\mathrm{V}_{\text {in common mode }}=5 \mathrm{~V}, 10 \mathrm{~V}$ | 60 | 65 |  | dB |
| 4 PSRR | $\mathrm{V}_{\mathrm{cc}}=14 \mathrm{~V}, 15 \mathrm{~V} ; \mathrm{V}_{\text {in common mode }}=7.5 \mathrm{~V}$ | 50 | 53 |  | dB |
| $5 \mathrm{AV}_{\mathrm{ol}}$ | $\mathrm{V}_{\text {in common mode }}=7.5 \mathrm{~V}$ | 1.5 | 10 |  | V/mV |
| 6 V OH | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M}$ ohms to ground | 13.4 | 14.8 |  | V |
| 7 V о | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M}$ ohms to ground |  | 0.01 | 0.5 | V |
| 8 Response, TTL | $\mathrm{V}_{\text {REF }}=1.4 \mathrm{~V} ; \mathrm{V}_{\text {in }}=0.8,2.0 \mathrm{~V}$; note 1 , note 2 |  | 290 | 300 | ns |
| 9 Response, 110mV | $\mathrm{V}_{\text {REF }}=1.4 \mathrm{~V} ; \mathrm{V}_{\text {in }}=1.345 \mathrm{~V}, 1.455 \mathrm{~V}$; note 1 , note 2 |  | 750 | 900 | ns |
| 10 \| lin | | $\mathrm{V}_{\text {in common mode }}=7.5 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{A}$ |

Note 1-Measured from 50\% of input to 50\% of output.
Note $2-R_{\text {BIAS }}=56 \mathrm{~K}$ ohms; decreasing $\mathrm{R}_{\mathrm{BIAS}}$ increases the speed. Chip designs allow changing current mirror ratios to improve speed while leaving $R_{\text {bas }}$ unchanged.

## UNITY GAIN BUFFER

The unity gain buffer provides a relatively high current linear element for driving analog signals off of the chip.

For increased accuracy the buffer is normally included in the loop with another linear macro or one of the gate array implementations of an op amp.


Electrical characteristics @ Vss=OV, Vcc=15V, Rbias $=390 \mathrm{~K}$ Ohms, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| 1 Voltage Gain | $\mathrm{V}_{\text {in }}=7.5 \mathrm{~V}$ | 0.9 |  | 1.2 | $\mathrm{~V} / \mathrm{V}$ |
| $2 \mathrm{~V}_{\text {out }}$ Range | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{M}$ ohms to ground | 1.5 |  | 13.5 | V |
| $3 \mathrm{~V}_{\text {out }}$ Swing | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{~K}$ ohms to ground | 2.5 |  | 12.5 | V |
| 4 Slew Rate | $\mathrm{V}_{\text {in }}=1.5 \mathrm{~V}$ to 13.5 V |  | 280 |  | $\mathrm{~V} / \mu \mathrm{S}$ |
| $5\left\|\mathrm{l}_{\text {in }}\right\|$ | $\mathrm{V}_{\text {in }}=7.5 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{~A}$ |

## BANDGAP REFERENCE

The bandgap reference supplies a low drift reference voltage for the overtemperature, overvoltage, overcurrent, and linear comparison functions of the chip. The basic output is approximately 1.25 V with ratioed voltage taps available from a resistor chain extending up to close to Vcc. Popular taps include $2.5 \mathrm{~V}, 5 \mathrm{~V}, 10 \mathrm{~V}$, etc., but the additional output need not be restricted to integer multiples of 1.25 V .


Electrical characteristics @ Vss $=\mathrm{OV}, \mathrm{Vcc}=15 \mathrm{~V}$, Ibias $=3.5 \mu \mathrm{~A}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $1 \mathrm{~V}_{\text {out }}$ |  |  | 1.21 | 1.35 | V |
| $2 \mathrm{~V}_{\text {out }}$ average T.C. | $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{i}} \leq 125^{\circ} \mathrm{C}$ |  | 300 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |

## OVERTEMPERATURE DETECTION CIRCUIT

The overtemperature detector senses the temperature of the chip and reacts with a digital " 1 " output when the chip exceeds a predetermined temperature $\left(+125^{\circ} \mathrm{C}\right.$ in the example below). Built-in hysteresis prevents the circuit from resetting until the chip passes a preset lower trip point $\left(+85^{\circ} \mathrm{C}\right.$ in this example) thereby inhibiting thermal oscillations.
Both trip points are mask programmable from the
 output of the bandgap reference.

Electrical characteristics @ Vss $=\mathrm{OV}, \mathrm{Vcc}=15 \mathrm{~V}$, Rbias $=390 \mathrm{~K}$ Ohms, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $1 \mathrm{~V}_{\text {out }}$ Digital | $\mathrm{T}_{\mathrm{i}}=125^{\circ} \mathrm{C}$ | 14.5 | 14.94 |  | V |
| $2 \mathrm{~V}_{\text {out }}$ Analog | $\mathrm{T}_{\mathrm{i}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {out }}=1 \mu \mathrm{~A}$ |  | 1.8 | 2.2 | V |
| $3 \mathrm{~V}_{\text {out }}$ Analog T.C. | $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{i}} \leq+155^{\circ} \mathrm{C}, \mathrm{I}_{\text {out }}=10 \mu \mathrm{~A}$ |  | 6.7 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| $4 \mathrm{~V}_{\text {out }}$ Digital | Low temperature $\mathrm{T}_{\mathrm{j}}<+85 \mathrm{C}$ |  | 0.006 | 0.5 | V |
| $5 \mathrm{~V}_{\text {out }}$ Digital | Temp decreasing $+85^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{j}}<+125^{\circ} \mathrm{C}$ | 14.5 | 14.94 |  | V |
| $6 \mathrm{~V}_{\text {out }}$ Digital | Temp increasing $+85^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{j}}<+125^{\circ} \mathrm{C}$ |  | 0.006 | 0.5 | V |

## BIAS

A single bias resistor (or current source) is used to program all of the current mirrors used in the linear portions of the chip. The same current is also used to determine the operating point of linear op amps, and comparators, imprinted on the gate array. Typical bias configurations call for a resistor tied from Vcc to the bias pin (which would be one N-channel MOS threshold above ground) or alternatively the resistor is tied from ground to the bias pin (which in that case would be one P-channel MOS threshold below Vcc).


The master bias input allows programming of the speed, bandwidth, output driver, and power dissipation of most of the analog functions on the chip.

## INTERNAL VOLTAGE REGULATORS



Internal regulators can generate local low level digital/analog voltages (Vcc) from a single Vdd high voltage supply of 20 Volts to 100 Volts or extra high $\left(\mathrm{V}^{++}\right)$voltages above Vdd.

Low Voltage digital/analog Vcc voltage is normally derived using a pass regulator for low current requirements. A switching regulator using an inductor is used when current requirements are high and input/output voltage differentials are large.


Extra high voltage ( $\mathrm{V}^{++}$) is normally derived using a voltage "doubler." $\mathrm{V}^{++}$is needed to power the level shifters used to pull the N -channel DMOS gates above Vdd. An external clamping zener diode holds $\mathrm{V}^{++}$at 15 V to 20 V above Vdd (for Vdd $\geq 20 \mathrm{~V}$ ). This zener diode gives over voltage protection to the level shifters, while holding $\mathrm{V}^{++}$at 18 V to 20 V above Vdd.
This is sufficient to insure "rail-to-rail" switching of DMOS power FET's. For cases requiring higher efficency, $\mathrm{V}^{++}$can be derived using an inductor in a switching regulator.

## TTL/CMOS INPUT/OUTPUT BUFFERS

The 12 TTLCMOS I/O buffers accept TTL and CMOS logic level input signals and are capable of driving offchip TTL or CMOS gates and buses.

Electrical characteristics @ Vss=OV, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified.


| PARAMETER | CONDITIONS | $\mathrm{Vcc}=15 \mathrm{~V}$ |  |  | $\mathrm{Vcc}=5 \mathrm{~V}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $1 \mathrm{~V}_{\mathrm{H}}$ |  | 12.5 | 7.6 |  | 2.0 | 1.5 |  | V |
| 2 V IL |  |  | 7.4 | 2.5 |  | 1.3 | 0.8 | V |
| 3 V OH | $\mathrm{l}_{0}=10 \mu \mathrm{~A}$ | 13.5 | 14.9 |  | 4.5 | 4.99 |  | V |
| 4 Va | $\mathrm{l}_{0}=10 \mu \mathrm{~A}$ |  | . 01 | 1.5 |  | . 005 | 0.5 | V |
| $5 \mid \mathrm{lin}^{\text {n }}$ |  |  |  | 1 |  |  | 1 | $\mu \mathrm{A}$ |
| $6 \mid \mathrm{IOH}_{\text {O }}$ | $\mathrm{V}_{\text {out }}=\mathrm{V}_{\text {IH }} \mathrm{min}$ | 2 | 24 |  | 0.4 | 15 |  | mA |
| 7 loL | $V_{\text {out }}=\mathrm{V}_{\text {IL }}$ max | 13 | 40 |  | 6 | 7.7 |  | mA |
| $8 \mathrm{C}_{\text {in }}$ |  |  | 7.5 |  |  | 7.5 |  | pF |
| 9 tPLH | $C_{L}=15 \mathrm{pF}$ to gnd |  | 55 | 100 |  | 55 | 150 | nS |
| $10 \mathrm{t}_{\text {PHL }}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ to gnd |  | 55 | 100 |  | 55 | 150 | nS |

## DIGITAL GATE ARRAY

The 200 gates which make up the digital gate array are two input logic elements. Each gate's 2 P-channel and 2 N -channel transistors are floating and can be used to make up transmission gates, op amps, comparators, Schmitt triggers and so forth.

Predesigned digital macros for the gate array include NAND gates, NOR gates, flip-flops, decoders, latches, shift registers, counter, etc. Essentially any 74XX, 74 CXX , or 4000 series digital function of reasonable
size can be imprinted on the array. Extensive underpasses and logic highways are present to optimize utlization of the array.
The following table shows some of the gate delays low-to-high and high-to-low for various implementations of NAND and NOR gates. NOR gates with their use of stacked slow P-channel FET's are slower than NAND gates which use paralleled P -channel's to accomplish this logic function.

Electrical characteristics @ $\mathrm{Vss}=\mathrm{OV}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | $\mathrm{Vcc}=15 \mathrm{~V}$ |  |  | $\mathrm{Vcc}=5 \mathrm{~V}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $1 \mathrm{~V}_{\mathrm{OH}}$ | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {IH }}$ | 13.5 | 7.6 |  | 4.5 | 1.5 |  | V |
| 2 V O | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {IL }}$ |  | 7.4 | 1.5 |  | 1.3 | 0.5 | V |
| $3\left\|l_{\text {in }}\right\|$ | $V_{\text {in }}=V_{\text {cc }}$ |  |  | 1 |  |  | 1 | $\mu \mathrm{A}$ |
| $4 \mathrm{t}_{\text {PLH }}$ Inverter | (note 1) |  | 1.4 |  |  | 3.5 |  | ns |
| 5 tpLH $^{\text {2input }}$ NAND | (note 1) |  | 1.4 |  |  | 4.1 |  | ns |
| 6 tplh $^{\text {dinput }}$ NAND | (note 1) |  | 2.2 |  |  | 6.0 |  | ns |
| $7 \mathrm{t}_{\text {PLH }}$ 2input NOR | (note 1) |  | 2.0 |  |  | 6.3 |  | ns |
| $8 \mathrm{t}_{\text {LLH }} 4$ input NOR | (note 1) |  | 6.3 |  |  | 19.0 |  | ns |
| $9 \mathrm{t}_{\text {PHL }}$ - inverter | (note 1) |  | 0.5 |  |  | 1.0 |  | ns |
| $10 \mathrm{t}_{\text {PHL }}$ 2input NAND | (note 1) |  | 0.6 |  |  | 1.8 |  | ns |
| $11 \mathrm{t}_{\text {PHL }} 4$ input NAND | (note 1) |  | 2.5 |  |  | 8.4 |  | ns |
| $12 \mathrm{t}_{\text {PHL }}$ 2input NOR | (note 1) |  | 0.5 |  |  | 1.0 |  | ns |
| $13 \mathrm{t}_{\text {PHL }} 4$ input NOR | (note 1) |  | 0.6 |  |  | 2.8 |  | ns |
| 14 fosc | Nine gate. Free running ring oscillator |  | 50 |  |  | 20 |  | MHz |

Note 1-Delay time is measured from $50 \%$ point of input to $50 \%$ point of output.

## ZENERS, RESISTORS, AND CAPACITORS

The array contains a large number of zener diodes with $35 \mathrm{~V}, 10 \mathrm{~V}$, and 6 V breakdowns. In addition there are polysilicon resistors for the 0.1 ohm to 1 K ohm range, p-plus resistors for the 1 K ohm to 10 K ohm range, and p -well resistors for the 10 K ohm to 1 M ohm range. Each of the linear gain blocks plus the buffer
amplifier and the bandgap reference contain capacitors (which are available if a particular circuit is not used) and in addition the innate capacitance of diodes and zener diode can be used for implementing delay and AC coupling functions.

## MPD8020 APPLICATION EXAMPLES

## MOTOR CONTROL APPLICATION



The above motor control application shows how a nixture of predefined macros and customer oroprietary ASIC control circuits are used to make a sircuit optimally fit an application. Each transistor in the bridge can be a single DMOS FET, or 2 to 4

FET's in parallel for added current capability. Three phase motor control simply requires an addition level shifter and buffer driver. Since there are 16 DMOS FET's, 16 level shifters and sixteen drivers, a large number of drive combinations are possible.

## DECODER DRIVER APPLICATIONS

## 1 of 16 HIGH SIDE DECODER-DRIVER APPLICATION



1 of 16 CURRENT SINKING DECODER-DRIVER APPLICATION


COMMON SOURCE VERSION

- 4 bit address input
- 16 outputs of 200 mA ( 500 mA pulse) each at up to 100 Volts
- Enable input for multichip systems
- Optional over-temperature, over-current and over-voltage sensing

Common drain and common source decoder drivers can be run as 1 of 16 as shown above or the DMOS outputs can be paralleled for greater output current capability.

## MPD8020 KIT PARTS

Micrel offers two kit parts for use in developing ASIC designs on the MPD8020 CMOS/DMOS/Bipolar semicustom array.

## MPD8020-KIT PART \# 1 ANALOG SSI AND MSI CIRCUITS APPLIED TO THE MPD8020

## PURPOSE

Kit Part \#1 demonstrates the operation of several of the analog SSI and MSI circuits which can be implemented on the MPD8020 CMOS/DMOS Semicustom High Voltage Array. This kit part offers the designer the opportunity to see one set of characteristics of the array. Since all of the op amps, comparators, power DMOS FET's, bandgap, Schmitt Trigger, and digital circuits are configurable, parameters such as gain, offset, drive current, temperature settings, etc. can be changed and in fact optimized for each designer's application. This kit part shows the performance of several of the analog circuits plus some of the digital circuits in one of their many configurations.

## DESCRIPTION

The metal and contact masks which define Kit Part \#1 were applied to the MPD8020 CMOS/DMOS Semicustom High Voltage Array such that eleven analog circuits are available. These circuits are:

1. Comparator, with ground sensing inputs
2. Op Amp, with ground sensing inputs
3. Unity gain buffer
4. Over Temperature detector circuit
5. Pass version of a local Vcc voltage regulator (dropped from Vdd)
6. Voltage "doubler" for $\mathrm{V}^{++}$(above Vdd)
7. Open drain DMOS FET ( 10 Ohm ) with direct gate access
8. Open drain DMOS FET ( 10 Ohm ) with logic input
9. Open source DMOS FET ( 10 Ohm ) with high voltage level shifter
10. Bandgap reference
11. Pulse width modulator " H " Bridge ( 3.3 Ohm ) with steering and enable

## MPD8020-KIT PART \# 2 ANALOG SSI AND MSI CIRCUITS APPLIED TO THE MPD8020 (PLUS GATE ARRAY LINEAR CIRCUITS)

## PURPOSE

Kit Part \#2 demonstrates the operation of several of the digital SSI and MSI circuits which can be implemented on the MPD8020 CMOS/DMOS Semicustom High Voltage Array. This kit part offers the designer the opportunity to see actual gate delays, shift register speeds, ring counter operation, etc. versus supply voltage and temperature. Analog circuits imposed on the digital array are explored using a transmission gate/analog switch, comparator, Schmitt Trigger, and op amps. This kit part shows a few of the myriad of digital (and analog) macros which can be implemented in the digital array. Any 74C or 4000 series logic function or set of functions taking up fewer than 200 gates can be put on the gate array.

## DESCRIPTION

The metal and contact masks which define Kit Part \#2 were applied to the MPD8020 CMOS/DMOS Semicustom High Voltage Array such that eight digital circuits are available. These circuits are:

1. 4-bit parallel output shift register plus a shift by sixteen output
2. Ring oscillator and gate timing check circuits
3. TTL compatible flip-flop
4. Comparator (built from gate array transistors)
5. Schmitt Trigger (built from gate array transistors)
6. Op Amp (built from gate array transistors) and the unity gain buffer
7. Op Amp ( 1 of the 3 configurable macros) with NPN bipolar input transistors
8. Transmission-gate/analog-switch

## MPD8020 KIT PART \#1

## ANALOG SSI AND MSI CIRCUIT OVERVIEWS

|  |  |  |  |
| :---: | :---: | :---: | :---: |
|  | Comparator |  |  |
|  | $\begin{gathered} v_{\mathrm{CC}} \\ 1 \end{gathered}$ |  |  |
| $\begin{aligned} & \text { 支 } \\ & \text { 支 } \end{aligned}$ | Over Temperature |  | Digitalout <br> Analogour |

4. Over Temperature Detection Circuit

5. Open Drain DMOS with Direct Access
-A
6. Op Amp

7. Pass Version of Local $\mathrm{V}_{\mathrm{cc}}$ Voltage Regulator

8. Open Drain DMOS with Logic Driver


9. $\mathbf{V}^{++} 1$ High Voltage
"Doubler"


10. Open Source DMOS with Level Shifter

Kit Part \#1 Pin-out TOP VIEW


## MPD8020 KIT PART\#2 <br> DIGITAL SSI AND MSI CIRCUITS OVERVIEWS


2. Ring Oscillator and Gate Timing Check Circuits

3. TTL Compatible Flip-Flop

> 4. Comparator (from gate array)

> 5. Schmitt Trigger (from gate array)

6. Op Amp/Buffer Amp (from gate array)

8. Transmission Gate

|  | - |  |  |
| :---: | :---: | :---: | :---: |
|  |  | 40 | N/C |
|  |  | 39 | VCC |
|  |  | 38 | N/C |
|  |  | 37 | D |
|  |  | 36 | F |
| Disable Free Running 6 |  | 35 | A |
| $S$ R Data in 7 |  | 34 | c |
| S R Clock 8 |  | 33 | E |
| $A+9$ |  | 32 | QP |
| A- 10 |  | 31 | G |
| TTL FF Data in 11 |  | 30 | B |
| S R Clear 12 |  | 29 | QD |
| TTL FF Clear 13 |  | 28 | QC |
| C- 14 |  | 27 | QA |
| $\mathrm{C}+15$ |  | 26 | QB |
| Schmitt in 16 |  | 25 | Singal Gnd (VSS) |
| A out 17 |  | 24 | RBias (For Op Amps) |
| TL $\overline{\mathrm{Q}} 18$ |  | 23 | Schmitt Out |
| TLL Q 19 |  | 22 | C Out |
| Trans'n Gate in 20 |  | 21 | Trans'n Gate Out |

## Kit Part \#2 Pin-out TOP VIEW



MICREL *MPD8020 CMOS/DMOS SEMICUSTOM HIGH VOLTAGE ARRAY

## APPLICATION HINTS

## MPD8020 Kit Part Application Hints

## Application Hints KP1

## Unused Inputs

Unused inputs should be tied together to $\mathrm{V}_{c c}$ or ground, specifically pins $5,6,12,13,15,27,28,30,32$, and 33 ; not doing so can cause excessive and/or variable $I_{c c}$ current. $R_{\text {BIAS }}$ (pin 14) and oscillator bias ground (pin 29) should be left floating when not in use.


Unused Input Pins KP1

## Analog Circuits

The analog circuits i.e. (the comparator, op amp, buffer amp, and the over temperature detection circuit) all require that pin 10 (analog ground) is grounded, and pin $14\left(R_{\text {BIAS }}\right)$ is connected through a bias resistor (usually $390 \mathrm{k} \Omega$ ) to $\mathrm{V}_{\mathrm{cc}}$.

The buffer amp is designed to be used in the loop with either the op amp or the comparator to drive analog signals off the chip; any offset associated with the buffer amp will be divided by the gain of the previous stage. Suitable frequency compensation for loop stability should be employed. The gain, slewrate, output drive capability, and bandwidth of the linears may be adjusted by changing $\mathrm{R}_{\mathrm{BIAS}}\left(\right.$ and therefore $I_{\text {BIAS }}$ ).

The true rise and fall times on the comparator are about 50nS when driving an on chip load such as a gate ( 0.5 pF ), when $\mathrm{V}_{\mathrm{cc}}$ $=15 \mathrm{~V}$ and $\mathrm{R}_{\text {BIAS }}=390 \mathrm{k} \Omega$. If this comparator is used to drive an off chip load, the rise and fall times will be much larger due
to capacitive loading and the other effects. With a scope probe on the output, the capacitive loading from the probe, pad, and the bond wire, is about 20 pF , or about 40 times larger than the intended load.

## High Voltage Circuits

The high voltage doubler is used to generate the $\mathrm{V}^{++}$supply. $\mathrm{V}^{++}$is used for the level shifters, and should be greater than 15 volts above $\mathrm{V}_{\mathrm{DD}}$. for simplification, $\mathrm{V}^{++}$may be connected to $V_{D D}$,however the DMOS outputs will be one threshold below $\mathrm{V}_{\mathrm{DD}}$ when the DMOS is on.

The level shifters come in two varieties, those in Kit Part-1A and those in Kit Part-1B. Kit Part-A1 is marked with a dot: MPD8020 "•". The level shifters are faster in Kit Part-1B than those in Kit Part-1A, however the current for the level shifters is larger in Kit Part-1B than Kit Part-1A.

The voltage doubler may be driven either by a square wave generator or an external RC circuit connected to pin 28 (osc. in). The frequency of oscillation is approximately $f=1 /[0.7$ $\mathrm{C}_{\mathrm{OSC}}\left(\mathrm{R}_{\mathrm{OSC}}+4300\right)$ ]. Connecting a $10 \mathrm{k} \Omega$ resistor to $\mathrm{V}_{\mathrm{cc}}$ and a 1 nF capacitors to ground resistor to $\mathrm{V}_{\mathrm{CC}}$ and a 1 nF capacitor to ground will generate a frequency of about 100 kHz . Forboth cases pin 29 (oscillator bias ground) must be connected to ground. The recommended value $C_{P U M P}$ is 1 nF (between pin 34 and pin 36 ) and $C_{\text {FILTER }}=1.0 \mu \mathrm{~F}\left(\right.$ pin 35 to $\mathrm{V}_{\mathrm{DD}}$ ); an external 15 V to 20 zener diode should be connected from $\mathrm{V}^{++} 1$ out to


## Application Hints KP2

## Unused Inputs

Unused inputs should be tied together to $\mathrm{V}_{\mathrm{cc}}$ or ground, specifically pins $1,3,4,5,7,8,9,10,11,12,13,14,15$ and 16 ; not doing so can cause excessive and/or variable $I_{c c}$ current. Disable free running oscillator (pin 6) must be tied to $\mathrm{V}_{\mathrm{cc}}$ when not in use.


## Digital Circuits

The free running oscillator willtoggle at approximately 20 MHz (for $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ ). Since CMOS draws current only during switching, a high $\mathrm{I}_{\mathrm{cc}}$ will be observed when the oscillator is enabled (pin 6 to ground). At higher voltages, the oscillator will toggle faster, and draw a significant $I_{c c}$; it is therefore recommended that the free running oscillator be disabled during testing of other functions.

## Analog Circuits

The analog circuits (i.e. the comparator, NPN op amp, and the op amp/buffer amp) all require that pin $24\left(\mathrm{R}_{\text {BAS }}\right)$ is connected through a bias resistor (usually $390 \mathrm{k} \Omega$ ) to $\mathrm{V}_{\mathrm{cc}}$.

The comparator and NPN op amp are designed to drive internal loads (i.e. small capacitive loads such as a buffer, logic, etc.,) and cannot drive resistive or moderate capacitive loads. The op amp/buffer amp combination however, is designed to drive off chip capacitive loads.

Any offset associated with the buffer amp will be divided by the gain of the previous stage. Suitable frequency compensation for loop stability should be employed. The gain, slew rate, output drive capability and bandwidth of the linears may be adjusted by changing $R_{\text {BIAS }}$ (and therefore $I_{\text {BIAS }}$ ).

## Micrel <br> Semiconductor MPD8020 ASIS ${ }^{\text {M }}$ Design Package Overview

## CMOS/DMOS Semicustom Array

- Start with your circuit design needs
- Solve a problem in:
-Size
-Reliability
-Performance
-Keeping out competition
-Assembly and inventory costs
- Use the CMOS/DMOS technology to put any or all of the following on one IC:
-Analog CMOS
-Digital CMOS
-High voltage CMOS
-DMOS power FETs
-Predesigned macros
-CMOS gate array
-Bipolar


## MPD8020 ASIS ${ }^{\text {TM }}$ <br> Applications

- Switching regulators
- Motion control
- Bilateral analog switches
- High voltage switching
- Relay and solenoid drivers
- Smart switch with bus decode
- Half or full bridge driver
- 3- $\phi$ motor driver
- Lamp driver
- Differential line drivers
- Automotive switching
- Printer solenoid drivers
- High-voltage display drivers


## MPD8020 ASIS ${ }^{\text {TM }}$ Advantages

## Switch Mode Power Supplies

 25 to 100V operation. Small size, up to 1 MHz switching. Full and half $\mathrm{H}-$ bridge configurations. DMOS FET source/sink. "Bulletproof circuits" provide overcurrent, overvoltage, and overtemperature protection.

## Military Avionics

80 V peak, 28 V operating (more than $50 \%$ derated), capable of meeting Mil Std. 704C. Use for mil spec displays, pin diode drivers, lamp drivers, compact actuator controls, relay drivers, fly-by-wire controls. Wide environ-
 mental tolerance. High MTBF. Lightweight, and small size.

## Telecommunications

48 V for the central office. VLSI to reduce circuit board real estate. A prefect choice for card cages and subscriber sets. Shrink the size, increase the features and reliability.


## Computer Peripherals, Office Equipment, and Industrial Controls

24 V operating, 100 V peak allows $>50 \%$ derating for ruggedness. From FAX to friction. 16 solenoid drivers on a single chip. High efficiency and low development cost. 5 V to 15 V controls high current and/or high voltage. Customize your l/O. High side driver improves safety. Half, full, or $3-\phi \mathrm{H}$-bridge configurations are great for HVAC controls, machine driver control, and robotics.

## Medical Equipment

80 to 100 V . High voltage for feedback and physiological needs. Semicustom array cuts costs, lowers size, reduces parts count, increases features, and improves reliability.


## MPD8020 Design Flow



## MPD8020 Design Package

Contents: Design books, software, and manuals Training: 1 man week on-site at Micrel in Sunnyvale, California

Delivery: From Stock

## MPD8020 ASIS ${ }^{\text {TM }}$ IC Design Package Books

- Design Manual
- User's Guide
- Components Book
- Macro Book

MPD8020 Design Package Software

- Automenu
- Orcad Std III
- P-Spice
- UC Berkeley Spice
- Orcad VST
- Probe
- ICED
- Micrel 1
- Micrel 2
- Micrel 3
- Micrel 4
- Micrel 5

Recommended MPD8020 Design Hardware

- IBM PC (286 or 386 based machine)
- 4M memory
- 20 MHz cache memory system
- 1.2M floppy
- 88M hard disk
- VGA card with monitor
- 20 MHz math co-processor
- Mouse and printer


## Interfacing with Micrel

After discovering Micrel's MPD8020 and deciding that you can achieve a significant market advantage by using the MPD8020, follow these steps to complete the chip design and fabrication process:

Note: for jobs for Regional Design Centers (RDC) or in-house Corporate Design Centers (CDC) substitute RDC or CDC for Micrel in steps 2, 3, 4, and 6, 7, 8, 9, 10.

1. Contact Micrel or one of our customer representatives and request literature on the MPD8020. We have a data sheet and other literature available. Call Micrel at (408) 245-2500.
2. To further explore the MPD8020 solution, call Micrel for consultation on technical feasibility for use of the MPD8020 to meet design needs.
3. Send a schematic or a block diagram with a functional description or a breadboard. At this time or before the final design is completed, test vectors (also known as a table of parameters) must be submitted.
4. Micrel's marketing department reviews the business picture and general feasibility. Our design engineers evaluate feasibility of design and convert the schematic or block diagram to a schematic on the 8020 circuit using the advantages of the smart power IC solution. They also generate a chip utilization estimate.
5. With the MPD8020 schematic, the chip utilization estimate, and the customer's statement for package type and volume projections, Micrel's marketing department develops a price quote.
6. The customer's engineering group and purchasing area receives a firm quote from Micrel on price, delivery, and feasibility. You now have the information necessary for decision making.
7. Customer approval cycles are completed and a purchase order is issued to Micrel.
8. Micrel begins the design simulation stage which includes consultation with the customer when needed. This phase of design and simulation is completed.
9. The Preliminary Design Review (PDR) is completed and after any design modifications from the customer a Final Design Review (FDR) occurs. During these reviews you sit down with the Micrel engineers for up to two days and final design and testing requirements are reviewed and finalized. Note that all design modifications have to be finalized at this stage.
10. The chip is sent to layout, and through the use of Micrel's CAD tools, a pin-out is prepared. The bondability of the pin-out in the proposed assembly package is confirmed.
11. A complete continuity check is made of the layout with the schematic.
12. The circuit is sent out for masks. The masks are applied to three wafers in Micrel's fabrication facility. The chip is finalized and these first silicon chips are examined on Micrel's probe stations. Simultaneously, the automatic test equipment program for testing the chip is debugged and tested.
13. With the successful completion of these two programs, you are sent either dice or packaged units as specified for approval and integration into your system. Prototype assembly takes one week and production assembly takes four to five weeks.
14. For full military programs a 1,000 hour life and all other requirements for military standard 883 are now initiated.

## Functional Description

The MPD8020-0011 is a pre-driver for DC brushless motor controllers. Working with Hall-effect or optical feedback, the MPD8020-0011 develops the appropriate drive signals for directional and pulse-width modulation control of a motor. Inputs are included for implementing short circuit protection and for allo:wing the motor to freewheel.

The chip drives external quasi-complementary, N channel power MOSFET output devices. An on-chip charge pump develops the necessary gate drive potential for the high side source followers, while low side gate drive is derived from the $15 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CC}}\right)$ chip supply.

## Features

- Drives quasi-complementary, N-channel MOSFETs
- Full commutation logic with independent PWM and in hibit inputs
- On-chip charge pump for high side drivers eliminates the need for an external gate supply.
- 64 V motor supply capability
- Mil spec part available
- Compatible with $60^{\circ}$ sensor spacing


$$
\begin{aligned}
& V_{\text {MOTOR }}=18 \mathrm{~V} \text { to } 64 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{CC}}=7 \mathrm{~V} \text { to } 15 \mathrm{~V}
\end{aligned}
$$

Figure 1. MPD8020-0011 Output Stage (one of three)

## Functional Description

The MPD8020-0012 is a high voltage, high current, microprocessor interface circuit for high reliability systems. Extensive self-diagnostic circuitry allows rapid detection and announcement of open loads, shorted loads, current overloads, and thermal problems. Included are 8 channels of open drain, N-channel DMOS power FETs that are controlled by individual inputs and a common chip enable. Each channel has a 200 mA current limit as well as full diagnostics. The circuit is implemented on Micrel's proprietary CMOS/DMOS/Bipolar process.

## Features

- 8 open drain, N -channel outputs
- $80 \mathrm{~V}, 200 \mathrm{~mA}$ outputs
- Logic compatible CMOS inputs with hysteresis
- Short-circuit proof
- Individual open load flags
- Individual short circuit flags
- Overtemperature warning flag and shutdown
- Summary data for short circuit, open load, and thermal flags


## Applications

- Fault tolerant interface circuits
- A bullet-proof driver for relays, lamps, solenoids, print heads, displays


## Block Diagram



## Detailed Block Diagram



## MPD8020-0013

## General Description

The MPD8020-0013 lamp driver is designed to operate from a 28 Volt DC, aircraft power source and drive up to four (4) 28 VDC incandescent lamps. Three duty cycle control modes set up the lamp intensities for different ambient conditions. In COM mode ( $100 \%$ ) the lamps are full on for high ambient light. DIM mode (25\%) accomodates reduced light and NV (10\%) mode is used for very low ambient light. The PWM controlled intensity may be trimmedusing external resistors. The intensity is controlled by logic input, either TTL/CMOS compatible or a relay/switch closure to system ground. The drive pulse rise and fall time is set at about $50 \mu \mathrm{~S}$ to reduce current spikes and minimize EMI. The lamp driver is a high side switch for ground referenced load applications. This helps minimize corrosion due to moisture on lamp socket contacts, and potential arcing during lamp replacement. Overcurrent protection prevents damage to the IC should the lamp socket be accidently shorted to ground while the lamp is on.

## Features

The PWM Lamp Driver is a monolithic IC designed to drive 28 Volt incandescent lamps from an aircraft power source. The circuit has the following features:

- High side operation with lamp(s) connected to ground
- Input logic compatible with TTL/CMOS or switch closures
- Pre-driver with voltage pump, control and NChannel FET Switch
- PWM to control lamp intensity from input logic
- PWM adjustment with external resistor or potentiometer
- Overcurrent detection and shutdown
- MIL STD 714A transient voltage protection
- MIL STD 883 qualification
- 16 pin ceramic side braze DIP package
- Bipolar logic compatible, $<-5,>+5$


## Block Diagram



## Technology

The fabrication technology chosen is CMOS/DMOS/Bipolar. It is the process of choice when combining analog, digital, and power MOSFET functions on a single IC. This technology is ideal for applications requiring interface between a microcontroller and electromechanical loads. The analog cells provide load current detection and control by using opamps, comparators, a voltage regulator and a precision voltage reference. The N-Channel FETs provide high voltage (120V),
high current up to 2 Amps. The digital gate array provides logic interface to a microcontroller and output logic. Status output signals are accessed through the digital interface.

The CMOS/DMOS/Bipolar process technology is available for full custom and semicustom development programs requiring the use of intelligent control and power interface capability. Packaging is available for special needs.

## Specifications



## Lamp Driver Intensity Control



## MPD8020-0014

## High Current Sink/Source Driver

## General Description:

The MPD8020-0014 High Current Driver is designed to drive a single N Channel Power MOSFET in either a Sink or Source load configuration. It is designed to operate from a Mil-STD704D Avionics 28 volt bus, and includes transient voltage protection circuitry. An input logic high turns ON the Power MOSFET selected to meet the RDS $_{(\text {ON }}$ and load current required for the application. A sense circuit determines if the load is in sink or source configuration. The FET sense lead generates current proportional to the load, and a reference voltage and comparator determines the current value for overcurrent protection. Flags are generated to indicate an open or short circuit load. The overcurrent detector turns off the driver, and periodically monitors the overcurrent condition, preventing damage to the MOSFET driver.

## Features

- Smart Drive for Solenoid or Relays
- Input Logic Compatible with TTL or CMOS
- 16 Pin Side Braze Ceramic DIP package
- Operation Temperature of $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Configurable to drive loads of 5 to 500 Amps
- High Side or Low Side Operation
- Short or Open Circuit Detection and Shutdown with Internal Reset
- Avionic Mil-STD-704D Voltage with Transient Protection
- Switch Load Current of 5 Amps
- Mil-STD-883 Qualification


## Block Diagram



## TECHNOLOGY

The process technology is CMOS/DMOS, combining analog, digital and power MOSFET driver macros on a monolithic microcircuit.

The technology is ideal for applications requiring interface between a microcontroller and electromechanical loads, and operating from an avionics 28 volt power bus.

The analog macros provide load current detection and control using op-amps, comparators, voltage regulator and precision voltage reference. A voltage doubler provides gate voltage enhancement for the MOSFET gate drive. Cross coupled pairs interface low level digital logic to high voltage drivers. Status output signals are accessed through digital buffers.

## 16 Pin Sidebraze (300mil width)



## Voltage Regulators and Assorted Products

## SECTION 6: VOLTAGE REGULATORS AND ASSORTED PRODUCTS

MIC18HC42 BiCMOS Current Mode Switching Regulator ..... 6-16
MIC2950/2951 Micropower Voltage Regulator ..... 6-20
MIC3830 Compound Topology SMPS Controller ..... 6-34
MIC5009 Counter/Time Base ..... 6-42

## General Description

The LP2950 and 2951 are micropower voltage regulators with very low dropout voltage (typically 40 mV at light loads and 380 mV at 100 mA ), and very low quiescent current ( $75 \mu \mathrm{~A}$ typical). The quiescent current of the LP2950/LP2951 increases only slightly in dropout, thus prolonging battery life. This feature, among others, makes the LP2950 and 2951 ideally suited for use in battery-powered systems.

Available in a 3-pin TO-92 package, the LP2950 is pincompatible with the older 5 V regulators. Plastic or ceramic DIP packages and additional system functions such as programmable output voltage and logic controlled shutdown are available with the 8-lead LP2951.

## Features

- High accuracy 5V, guaranteed 100 mA output
- Extremely low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Use as regulator or reference
- Needs only $1 \mu \mathrm{~F}$ for stability
- Current and thermal limiting


## LP2951 Versions Only

- Error flag warns of output dropout
- Logic-controlled electronic shutdown
- Output programmable from 1.24 to 29 V


## Block Diagram and Pin Configurations




TO-92 Plastic Package Bottom View (LP2950-02BZ-5.0, LP2950-03BZ-5.0)


SO-8 Package
(LP2951-02BM or LP2951-03BM)

See MIC2950 for a part with 1) higher output ( 150 mA )
2) transient protection ( 60 V ), and 3) Reverse input protection 20 V )

Additional features available with the LP2951 also include an error flag output that warns of a low output voltage, which is often due to failing batteries on the input. This may also be used as a power-on reset. A logic-compatible shutdown input is also available which enables the regulator to be switched on and off. This part may also be pin-strapped for a 5 V output, or programmed from1.24 V to 29 V with the use of two external resistors.

The LP2950 is available as either an -02 or -03 version. The -02 and -03 versions are guaranteed for junctiontemperatures from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; the -02 version has a tighter output and
reference voltage specification range over temperature. The LP2951 is available as an -01, -02, or -03 version. The -01 version is guaranteed for junctiontemperatures from $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, and has slightly different specifications limits over the full operating temperature range.
The LP2950 and 2951 have a tight initial tolerance ( $0.5 \%$ typical), a very low output voltage temperature coefficient which allows use as a low-power voltage reference, and extremely good load and line regulation (.05\% typical). This greatly reduces the error in the overall circuit, and is the result of careful design techniques and process control.

## Ordering Information

| Part Number | Temperature Range* | Package |
| :--- | :---: | :---: |
| LP2950-02BZ <br> LP2950-03BZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3-pin TO-92 plastic |
| LP2951-02BM <br> LP2951-03BM | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin SO-8 |
| LP2951-01AJ | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | 8-pin CERDIP |
| LP2951-02BJ <br> LP2951-03BJ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin CERDIP |
| LP2951-02BN <br> LP2951-03BN | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |

* Junction temperatures

| Absolute Maximum Ratings |
| :--- |
| If Military/Aerospace specified devices are required, contact your local |
| Micrel representative/distributor for availability and specifications. |
| Power dissipation |
| Internally Limited |


| Lead Temp. (Soldering, 5 seconds) | $260^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Junction Temperature Range (Note 8) | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| $\quad$ LP2951-01 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\quad$ LP2950-02/LP2950-03, LP2951-02/LP2951-03 | -0.3 V to +30 V |
| Input Supply Voltage | -1.5 V to +30 V |
| Feedback Input Voltage (Notes 9 and 10) | -0.3 V to +30 V |
| Shutdown Input Voltage (Note 9) | -0.3 V to +30 V | Error Comparator Output Voltage (Note 9)

ESD Rating is to be determined.

## Electrical Characteristics (Note 1)

| Parameter | Conditions (Note 2) | LP2951-01 |  | $\begin{aligned} & \text { LP2950-02 } \\ & \text { LP2951-02 } \end{aligned}$ |  |  | $\begin{aligned} & \text { LP2950-03 } \\ & \text { LP2951-03 } \end{aligned}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ. |  | Typ. |  | Design Limit (Note 4) | Typ. |  |  |  |
| Output Voltage | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 5.000 | $\begin{aligned} & 5.025 \\ & 4.975 \end{aligned}$ | 5.000 | $\begin{aligned} & 5.025 \\ & 4.975 \end{aligned}$ |  | 5.000 | $\begin{aligned} & 5.050 \\ & 4.950 \end{aligned}$ |  | $\vee$ max $V$ min |
|  | $-25^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq 85^{\circ} \mathrm{C}$ |  |  |  |  | $\begin{aligned} & 5.050 \\ & 4.950 \end{aligned}$ |  |  | $\begin{aligned} & 5.075 \\ & 4.925 \end{aligned}$ | $V$ max <br> $V$ min |
|  | Full Operating Temperature Range |  | $\begin{aligned} & 5.060 \\ & 4.940 \end{aligned}$ |  |  | $\begin{aligned} & 5.060 \\ & 4.940 \end{aligned}$ |  |  | $\begin{aligned} & 5.100 \\ & 4.900 \end{aligned}$ | $\checkmark$ max <br> $V$ min |
| Output Voltage | $\begin{aligned} & 100 \mu A \leq I_{L} \leq 100 \mathrm{~mA} \\ & T J \leq T J_{\text {MAX }} \end{aligned}$ |  | $\begin{aligned} & 5.075 \\ & 4.925 \end{aligned}$ |  |  | $\begin{aligned} & 5.070 \\ & 4.930 \end{aligned}$ |  |  | $\begin{aligned} & 5.120 \\ & 4.880 \end{aligned}$ | $\checkmark$ max <br> $V$ min |
| Output Voltage Temperature Coefficient | (Note 12) | 20 | 120 | 20 |  | 100 | 50 |  | 150 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Line Regulation (Note 14) | $\begin{aligned} & 6 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 30 \mathrm{~V} \\ & (\text { Note } 15) \end{aligned}$ | 0.03 | $\begin{aligned} & 0.10 \\ & 0.50 \end{aligned}$ | 0.03 | 0.10 | 0.20 | 0.04 | 0.20 | 0.40 | $\%$ max <br> \% max |
| Load Regulation (Note 14) | $100 \mu \mathrm{~A} \leq \mathrm{L}_{\mathrm{L}} \leq 100 \mathrm{~mA}$ | 0.04 | $\begin{aligned} & 0.10 \\ & 0.30 \end{aligned}$ | 0.04 | 0.10 | 0.20 | 0.10 | 0.20 | 0.30 | \% max \% max |
| Dropout Voltage (Note 5) | $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ | 50 | $\begin{gathered} 80 \\ 150 \end{gathered}$ | 50 | 80 | 150 | 50 | 80 | 150 | $m V$ max $m V$ max |
|  | $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$ | 380 | $\begin{aligned} & 450 \\ & 600 \end{aligned}$ | 380 | 450 | 600 | 380 | 450 | 600 | $m V$ max $m V$ max |
| Ground Current | $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ | 75 | $\begin{aligned} & 120 \\ & 140 \end{aligned}$ | 75 | 120 | 140 | 75 | 120 | 140 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |
|  | $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$ | 8 | $\begin{aligned} & 12 \\ & 14 \end{aligned}$ | 8 | 12 | 14 | 8 | 12 | 14 | mA max <br> mA max |
| Dropout Ground Current | $\begin{aligned} & V_{\mathbb{I N}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \end{aligned}$ | 110 | $\begin{aligned} & 170 \\ & 200 \end{aligned}$ | 110 | 170 | 200 | 110 | 170 | 200 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |
| Current Limit | $V_{\text {OUT }}=0$ | 160 | $\begin{aligned} & 200 \\ & 220 \end{aligned}$ | 160 | 200 | 220 | 160 | 200 | 220 | mA max mA max |
| Thermal Regulation | (Note 13) | 0.05 | 0.20 | 0.05 | 0.20 |  | 0.05 | 0.20 |  | \%/W max |
| Output Noise, 10 Hz to 100 KHz | $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}$ | 430 |  | 430 |  |  | 430 |  |  | $\mu \mathrm{V}$ rms |
|  | $\mathrm{C}_{\mathrm{L}}=200 \mu \mathrm{~F}$ | 160 |  | 160 |  |  | 160 |  |  | $\mu \mathrm{V}$ rms |
|  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=3.3 \mu \mathrm{~F} \\ & \text { (Bypass }=0.01 \mu \mathrm{~F} \\ & \text { Pins } 7-1(\text { LP2951)) } \end{aligned}$ | 100 |  | 100 |  |  | 100 |  |  | $\mu \mathrm{V}$ rms |

Electrical Characteristics (Note 1) (Continued)

| Parameter | Conditions (Note 2) | LP2951-01 |  | LP2951-02 |  |  | LP2951-03 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ. | Tested Limit (Note 3) | Typ. | Tested Limit (Note 3) | Design Limit (Note 4) | Typ. | Tested Limit (Note 3) | Design Limit (Note 4) |  |
| Reference Voltage |  | 1.235 | $\begin{aligned} & 1.250 \\ & 1.260 \\ & 1.220 \\ & 1.200 \end{aligned}$ | 1.235 | $\begin{aligned} & 1.250 \\ & 1.220 \end{aligned}$ | $\begin{aligned} & 1.260 \\ & 1.200 \end{aligned}$ | 1.235 | $\begin{aligned} & 1.260 \\ & 1.210 \end{aligned}$ | $\begin{aligned} & 1.270 \\ & 1.200 \end{aligned}$ | $\checkmark$ max <br> $\checkmark$ max <br> $V$ min <br> $V$ min |
| Reference Voltage | (Note 7) |  | $\begin{aligned} & 1.270 \\ & 1.190 \end{aligned}$ |  |  | $\begin{aligned} & 1.270 \\ & 1.190 \end{aligned}$ |  |  | $\begin{aligned} & 1.285 \\ & 1.185 \end{aligned}$ | $\vee$ max <br> $V$ min |
| Feedback Pin Bias Current |  | 20 | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | 20 | 40 | 60 | 20 | 40 | 60 | $n A$ max nA max |
| Reference Voltage Temperature Coefficient | (Note 12) | 20 |  | 20 |  |  | 50 |  |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Feedback Pin Bias Current Temperature Coefficient |  | 0.1 |  | 0.1 |  |  | 0.1 |  |  | $n A /{ }^{\circ} \mathrm{C}$ |


| Output Leakage Current | $\mathrm{V}_{\mathrm{OH}}=30 \mathrm{~V}$ | 0.01 | $\begin{aligned} & 1.00 \\ & 2.00 \end{aligned}$ | 0.01 | 1.00 | 2.00 | 0.01 | 1.00 | 2.00 | $\mu \mathrm{A}$ max <br> $\mu \mathrm{A}$ max |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Low <br> Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \end{aligned}$ | 150 | $\begin{aligned} & 250 \\ & 400 \\ & \hline \end{aligned}$ | 150 | 250 | 400 | 150 | 250 | 400 | $m V$ max $m V$ max |
| Upper Threshold Voltage | (Note 6) | 60 | $\begin{aligned} & 40 \\ & 25 \end{aligned}$ | 60 | 40 | 25 | 60 | 40 | 25 | mV min mV min |
| Lower Threshold Voltage | (Note 6) | 75 | $\begin{gathered} 95 \\ 140 \end{gathered}$ | 75 | 95 | 140 | 75 | 95 | 140 | mV max $m V$ max |
| Hysteresis(Note 6) |  | 15 |  | 15 |  |  | 15 |  |  | mV |


| Input Logic Voltage | Low High | 1.3 | $\begin{aligned} & 0.6 \\ & 2.0 \end{aligned}$ | 1.3 |  | $\begin{aligned} & 0.7 \\ & 2.0 \end{aligned}$ | 1.3 |  | 0.7 2.0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shutdown Pin Input Current | $\mathrm{V}_{\text {SHUTDOWN }}=2.4 \mathrm{~V}$ | 30 | $\begin{gathered} 50 \\ 100 \end{gathered}$ | 30 | 50 | 100 | 30 | 50 | 100 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |
|  | $\mathrm{V}_{\text {SHUTDOWN }}=30 \mathrm{~V}$ | 450 | $\begin{aligned} & 600 \\ & 750 \end{aligned}$ | 450 | 600 | 750 | 450 | 600 | 750 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |
| Regulator Output Current in Shutdown | (Note 11) | 3 | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ | 3 | 10 | 20 | 3 | 10 | 20 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |

Note 1: Boldface limits apply at temperature extremes.
Note 2: Unless otherwise specified all limits guaranteed for $T_{J}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ and $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}$. Additional conditions for the 8-pin versions are Feedback tied to 5 V Tap and Output tied to Output Sense ( $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ ) and $\mathrm{V}_{\text {SHutdown }} \leq 0.6 \mathrm{~V}$.
Note 3: Guaranteed and 100\% production tested.
Note 4: Guaranteed but not $100 \%$ production tested. These limits are not used to calculate outgoing AQL levels.
Note 5: Dropout Voltage is defined as the input to output differential at which the output voltage drops 100 mV below its nominal value measured at 1 V differential. At very low values of programmed output voltage, the minimum input supply voltage of 2 V (2.3 V over temperature) must be taken into account.

Note 6: Comparator thresholds are expressed in terms of a voltage differential at the Feedback terminal below the nominal reference voltage measured at 6 V input. To express these thresholds in terms of output voltage change, multiply by the error amplifier gain $=\mathrm{V}_{\text {OUT }} N_{\text {REF }}=(\mathrm{R} 1+\mathrm{R} 2) / \mathrm{R} 2$. For example, at a programmed output voltage of 5 V , the Error output is guaranteed to go low when the output drops by $95 \mathrm{mV} \times 5 \mathrm{~V} / 1.235 \mathrm{~V}=384 \mathrm{mV}$. Thresholds remain constant as a percent of Vout as Vout is varied, with the dropout warning occurring at typically $5 \%$ below nominal, $7.5 \%$ guaranteed.

Note 7: $\quad V_{\text {REF }} \leq \mathrm{V}_{\text {OUT }} \leq\left(\mathrm{V}_{\mathrm{IN}}-1 \mathrm{~V}\right), 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 30 \mathrm{~V}, 100 \mu \mathrm{~A}<\mathrm{I}_{\mathrm{L}} \leq 100 \mathrm{~mA}, \mathrm{~T}_{J} \leq \mathrm{T}_{\text {JMAX }}$.
Note 8: The junction-to-ambient thermal resistance of the TO-92 package is $180^{\circ} \mathrm{C} / \mathrm{W}$ with $0.4^{\prime \prime}$ leads and $160^{\circ} \mathrm{C} / \mathrm{W}$ with $0.25^{\prime \prime}$ leads to a PC board. The thermal resistances of the 8-pin DIP packages are $105^{\circ} \mathrm{C} / \mathrm{W}$ for the molded plastic ( N ) and $130^{\circ} \mathrm{C} / \mathrm{W}$ for the CERDIP (J) junction to ambient when soldered directly to a PC board. Junction to ambient thermal resistance for the S.O. (M) package is $160^{\circ} \mathrm{C} / \mathrm{W}$.

Note 9: May exceed input supply voltage.
Note 10: When used in dual-supply systems where the output terminal sees loads returned to a negative supply, the output voltage should be diode-clamped to ground.

Note 11: $\quad \mathrm{V}_{\text {SHUTDOWN }} \geq 2 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \leq 30 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0$, with Feedback pin tied to 5 V Tap.
Note 12: Output or reference voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 13: Thermal regulation is defined as the change in output voltage at a time T after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 50 mA load pulse at $\mathrm{V}_{\text {IN }}=30 \mathrm{~V}(1.25 \mathrm{~W}$ pulse) for $\mathrm{T}=10 \mathrm{mS}$.
Note 14: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered in the specification for thermal regulation.

Note 15: Line regulation for the LP2951 is tested at $150^{\circ} \mathrm{C}$ for $I_{L}=1 \mathrm{~mA}$. For $I_{L}=100 \mu A$ and $T_{j}=125^{\circ} \mathrm{C}$, line regulation is guaranteed by design to $0.2 \%$. See Typical Performance Characteristics for line regulation versus temperature and load current.

## Typical Performance Characteristics







Output Voltage vs.
Temperature of 3











## Typical Performance Characteristics (Continued)





## Applications Information

## External Capacitors

A $1.0 \mu \mathrm{~F}$ (or greater) capacitor is required between the LP2950/LP2951 output and ground to prevent oscillations due to instability. Most types of tantalum or aluminum electrolytics will be adequate; film types will work, but are costly and therefore not recommended. Many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, so solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$. The important parameters of the capacitor are an ESR of about $5 \Omega$ or less and a resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $0.33 \mu \mathrm{~F}$ for current below 10 mA or $0.1 \mu \mathrm{~F}$ for currents below 1 mA . Using the 8 -pin versions at voltages below 5 V runs the error amplifier at lower gains so that more output capacitance is needed. For the worst-case situation of a 100 mA load at 1.23 V output (Output shorted to Feedback) a $3.3 \mu \mathrm{~F}$ (or greater) capacitor should be used.

The LP2950 will remain stable and in regulation with no load in addition to the internal voltage divider, unlike many other voltage regulators. This is especially important in CMOS RAM keep-alive applications. When setting the output voltage of the LP2951 version with external resistors, a minimum load of $1 \mu \mathrm{~A}$ is recommended.

A $0.1 \mu \mathrm{~F}$ capacitor should be placed from the LP2950/LP2951 input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.

Stray capacitance to the LP2951 Feedback terminal (pin 7) can cause instability. This may especially be a problem when using high value external resistors to set the output voltage. Adding a 100 pF capacitor between Output and Feedback and increasing the output capacitor to at least $3.3 \mu \mathrm{~F}$ will remedy this.

## Error Detection Comparator Output

A logic low output will be produced by the comparator whenever the LP2951 output falls out of regulation by more than approximately $5 \%$. This figure is the comparator's built-in offset of about 60 mV divided by the 1.235 reference voltage. (Refer to the block diagram on Page 1). This trip level remains " $5 \%$ below normal" regardless of the programmed output voltage of the 2951. For example, the error flag trip level is typically 4.75 V for a 5 V output or 11.4 V for a 12 V output. The out of regulation condition may be due either to low input voltage, current limiting, or thermal limiting.
Figure 1 is a timing diagram depicting the $\overline{E R R O R}$ signal and the regulated output voltage as the LP2951 input is ramped up and down. The ERROR signal becomes valid (low) at about 1.3V input. It goes high at about 5 V input (the input voltage at which $V_{\text {OUT }}=4.75$ ). Since the LP2951's dropout voltage is load-dependent (see curve in Typical Performance Characteristics), the input voltage trip point (about 5 V ) will
vary with the load current. The output voltage trip point (approx. 4.75 V ) does not vary with load.

The error comparator has an open-collector output which requires an external pullup resistor. Depending on system requirements, this resistor may be returned to the 5 V output or some other supply voltage. In determining a value for this resistor, note that while the output is rated to sink $400 \mu \mathrm{~A}$, this sink current adds to battery drain in a low battery condition. Suggested values range from 100 k to $1 \mathrm{M} \Omega$. The resistor is not required if this output is unused.
In shutdown mode, $\overline{E R R O R}$ will go high if it has been pulled up to an external 5 V supply. To avoid this invalid response, ERROR should be pulled up to $\mathrm{V}_{\text {out }}$ (See figure 2).

## Programming the Output Voltage (LP2951)

The LP2951 may be pin-strapped for 5V using its internal voltage divider by tying Pin 1 (output) to Pin 2 (sense) and Pin 7 (feedback) to Pin 6 ( 5 V Tap). Alternatively, it may be programmed for any output voltage between its 1.235 reference and its 30 V maximum rating. An external pair of resistors is required, as shown in Figure 2.
The complete equation for the output voltage is

$$
V_{\text {OUT }}=V_{\text {REF }} \times\left\{1+R_{1} / R_{2}\right\}+I_{F B} R_{1}
$$

where $V_{\text {REF }}$ is the nominal 1.235 reference voltage and $I_{F B}$ is the feedback pin bias current, nominally -20 nA . The minimum recommended load current of $1 \mu \mathrm{~A}$ forces an upper limit of 1.2 $M \Omega$ on the value of $R_{2}$, if the regulator must work with no load (a condition often found in CMOS in standby), $I_{F B}$ will produce a $2 \%$ typical error in $V_{\text {out }}$ which may be eliminated at room temperature by trimming $R_{1}$. For better accuracy, choosing $R_{2}=100 \mathrm{k} \Omega$ reduces this error to $0.17 \%$ while increasing the resistor program current to $12 \mu \mathrm{~A}$. Since the LP2951 typically draws $60 \mu \mathrm{~A}$ at no load with Pin 2 open-circuited, this is a small price to pay.

## Reducing Output Noise

In reference applications it may be advantageous to reduce the $A C$ noise present at the output. One method is to reduce the regulator bandwidth by increasing the size of the output capacitor. This is the only method by which noise can be reduced on the 3 lead LP2950 and is relatively inefficient, as increasing the capacitor from $1 \mu \mathrm{~F}$ to $220 \mu \mathrm{~F}$ only decreases the noise from $430 \mu \mathrm{~V}$ to $160 \mu \mathrm{~V}$ rms for a 100 kHz bandwidth at 5 V output.

Noise can be reduced fourfold by a bypass capacitor across $R_{1}$, since it reduces the high frequency gain from 4 to unity. Pick

$$
\mathrm{C}_{\mathrm{BYPASS}} \cong \frac{1}{2 \pi R_{1} \cdot 200 \mathrm{~Hz}}
$$

or about $0.01 \mu \mathrm{~F}$. When doing this, the output capacitor must be increased to $3.3 \mu \mathrm{~F}$ to maintain stability. These changes reduce the output noise from $430 \mu \mathrm{~V}$ to $100 \mu \mathrm{~V}$ rms for a 100 kHz bandwidth at 5 V output. With the bypass capacitor added, noise no longer scales with output voltage so that improvements are more dramatic at higher output voltages.


Figure 1. $\overline{\text { ERROR }}$ Output Timing

## Typical Applications



1A Regulator with 1.2 V Dropout


300 mA Regulator with 0.75 V Dropout


Wide Input Voltage Range Current Limiter
"MINIMUM INPUT-OUTPUT VOLTAGE RANGES FROM 40 mV TO 400 mV , DEPENDING ON LOAD CURRENT. CURRENT LIMIT IS TYPICALLY 160 mA .


## Low Drift Current Source



Regulator with Early Warning and Auxillary Output

[^12]

## 5 Volt Current Limiter

* MINIMUM INPUT-OUTPUT VOLTAGE RANGES FROM 40 MV TO 400 MV, DEPENDING ON LOAD CURRENT. CURRENT LIMIT IS TYPICALLY 160 MA.


FOR $5 \mathrm{~V}_{\text {out }}$, USE INTERNAL RESISTORS. WIRE PIN 6 TO 7, AND WIRE PIN 20 TO $+V_{\text {our }}$ BUS.

2 Ampere Low Dropout Regulator


5 V Regulator with 2.5 V Sleep Function


Latch Off When Error Flag Occurs


Regulator with State-of-Charge Indicator


Low Battery Disconnect
For values shown, Regulator shuts down when $\mathrm{V}_{\mathrm{IN}}<5.5 \mathrm{~V}$ and turns on again at 6.0 V . Current drain in disconnected mode is $150 \mu \mathrm{~A}$.


LM34 for $125^{\circ}$ F Shutdown
LM35 for $125^{\circ} \mathrm{C}$ Shutdown

## Schematic Diagram



6

## Preliminary Information

## General Description

The MIC2950 and MIC2951 are"bulletproof" micropower voltage regulators with very low dropout voltage (typically 40 mV at light loads and 380 mV at 100 mA ), and very low quiescent current ( $75 \mu \mathrm{~A}$ typical). Like their predecessors the LP2950 and LP2951, the quiescent current of the MIC2950/ MIC2951 increases only slightly in dropout, thus prolonging battery life. The MIC2950/MIC2951 are pin for pin compatible with the LP2950/LP2951.

The key additional features and improvements offered include higher output current ( 150 mA ), positive transient protection for up to 60 V (load dump), and the ability to survive an unregulated input voltage transient of up to 20 V below ground (reverse battery).

## Features

- High accuracy 5V, guaranteed 150 mA output
- Extremely low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Use as regulator or reference
- Needs only $1.5 \mu \mathrm{~F}$ for stability
- Current and thermal limiting
- Unregulated DC input can withstand -20 V negative transients and +60 V positive transients


## MIC2951 Versions Only

- Error flag warns of output dropout
- Logic-controlled electronic shutdown
- Output programmable from 1.24 to 29 V


## Block Diagram and Pin Configuration




TO-92 Plastic Package Bottom View (MIC2950-02BZ-5.0, MIC2950-03BZ-5.0)


SO-8 Package
(MIC2951-02BM or MIC2951-03BM)

Available in a 3-pin TO-92 package, the MIC2950 is pincompatible with the older 5 V regulators. Plastic or ceramic DIP packages and additional system functions such as programmable output voltage and logic controlled shutdown are available with the 8 -lead MIC2951.

These system functions also include an error flag output that warns of a low output voltage, which is often due to failing batteries on the input. This may also be used as a power-on reset. A logic-compatible shutdown input is also available which enables the regulator to be switched on and off. This part may also be pin-strappedfor a 5 V output, or programmed from1.24 V to 29 V with the use of two external resistors.

The MIC2950 is available as either an -02 or -03 version. The
-02 and -03 versions are guaranteed for junctiontemperatures from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; the -02 version has a tighter output and reference voltage specification range over temperature. The MIC2951 is available as an -01, -02 , or -03 version. The -01 version is guaranteed for junction temperatures from $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, and has slightly different specifications limits over the full operating temperature range.

The MIC2950 and MIC2951 have a tight initial tolerance ( $0.5 \%$ typical), a very low output voltage temperature coefficient which allows use as a low-power voltage reference, and extremely good load and line regulation (.05\% typical). This greatly reduces the error in the overall circuit, and is the result of careful design techniques and process control.

Ordering Information

| Part Number | Temperature Range* | Package |
| :---: | :---: | :---: |
| MIC2950-02BZ <br> MIC2950-03BZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3-pin TO-92 plastic |
| MIC2951-02BM <br> MIC2951-03BM | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin SO-8 |
| MIC2951-01AJ | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | 8-pin CERDIP |
| MIC2951-02BJ <br> MIC2951-03BJ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin CERDIP |
| MIC2951-02BN <br> MIC2951-03BN | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |

* Junction temperatures


## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact your local Micrel representative/distributor for availability and specifications.

Power dissipation
Lead Temp. (Soldering, 5 seconds)
Storage Temperature Range
Operating Junction Temperature Range (Note 8) MIC2951-01
MIC2950-02/MIC2950-03, MIC2951-02/MIC2951-03
Input Supply Voltage (Note 9)
Feedback Input Voltage (Notes 10 and 11) -1.5 V to +30 V
Shutdown Input Voltage (Note 10) $\quad-0.3 \mathrm{~V}$ to +30 V
Error Comparator Output Voltage (Note 10) $\quad-0.3 \mathrm{~V}$ to +30 V
$-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Internally Limited
$260^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
-20 V to +60 V

ESD Rating is to be determined.

## Electrical Characteristics (Note 1)

| Parameter | Conditions (Note 2) | MIC2951-01 |  | $\begin{aligned} & \text { MIC2950-02 } \\ & \text { MIC2951-02 } \end{aligned}$ |  |  | $\begin{aligned} & \text { MIC2950-03 } \\ & \text { MIC2951-03 } \end{aligned}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ. | Tested Limit (Note 3) | Typ. | Tested Limit (Note 3) | Design Limit (Note 4) | Typ. | Tested Limit (Note 3) | Design Limit (Note 4) |  |
| Output Voltage | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 5.000 | $\begin{aligned} & 5.025 \\ & 4.975 \end{aligned}$ | 5.000 | $\begin{aligned} & 5.025 \\ & 4.975 \end{aligned}$ |  | 5.000 | $\begin{aligned} & 5.050 \\ & 4.950 \end{aligned}$ |  | $V_{\text {max }}$ <br> $V$ min |
|  | $-25^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq 85^{\circ} \mathrm{C}$ |  |  |  |  | $\begin{aligned} & 5.050 \\ & 4.950 \end{aligned}$ |  |  | $\begin{aligned} & 5.075 \\ & 4.925 \end{aligned}$ | $V$ max $V$ min |
|  | Full Operating Temperature Range |  | $\begin{aligned} & 5.060 \\ & 4.940 \end{aligned}$ |  |  | $\begin{aligned} & 5.060 \\ & 4.940 \end{aligned}$ |  |  | $\begin{aligned} & 5.100 \\ & 4.900 \end{aligned}$ | $V$ max <br> $V$ min |
| Output Voltage | $\begin{aligned} & 100 \mu A \leq I_{L} \leq 150 \mathrm{~mA} \\ & T J \leq T J_{\text {MAX }} \end{aligned}$ |  | $\begin{aligned} & 5.075 \\ & 4.925 \end{aligned}$ |  |  | $\begin{aligned} & 5.070 \\ & 4.930 \end{aligned}$ |  |  | $\begin{aligned} & 5.120 \\ & 4.880 \end{aligned}$ | $V$ max <br> $V$ min |
| Output Voltage Temperature Coefficient | (Note 13) | 20 | 120 | 20 |  | 100 | 50 |  | 150 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Line Regulation (Note 14) | $\begin{aligned} & 6 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 30 \mathrm{~V} \\ & \text { (Note 15) } \end{aligned}$ | 0.03 | $\begin{aligned} & 0.10 \\ & 0.50 \end{aligned}$ | 0.03 | 0.10 | 0.20 | 0.04 | 0.20 | 0.40 | \% max \% max |
| Load Regulation (Note 14) | $100 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{L}} \leq 150 \mathrm{~mA}$ | 0.04 | $\begin{aligned} & 0.10 \\ & 0.30 \end{aligned}$ | 0.04 | 0.10 | 0.20 | 0.10 | 0.20 | 0.30 | \% max <br> \% max |
| Dropout Voltage (Note 5) | $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ | 50 | $\begin{gathered} 80 \\ 150 \end{gathered}$ | 50 | 80 | 150 | 50 | 80 | 150 | mV max mV max |
|  | $\mathrm{I}_{\mathrm{L}}=150 \mathrm{~mA}$ | 380 | $\begin{aligned} & 450 \\ & 600 \end{aligned}$ | 380 | 450 | 600 | 380 | 450 | 600 | mV max $m V$ max |
| Ground Current | $\mathrm{L}_{\mathrm{L}}=100 \mu \mathrm{~A}$ | 75 | $\begin{aligned} & 120 \\ & 140 \end{aligned}$ | 75 | 120 | 140 | 75 | 120 | 140 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |
|  | $\mathrm{I}_{\mathrm{L}}=150 \mathrm{~mA}$ | 11 | $\begin{aligned} & 16 \\ & 20 \end{aligned}$ | 11 | 16 | 20 | 11 | 16 | 20 | mA max mA max |
| Dropout Ground Current | $\begin{aligned} & V_{\mathbb{N}}=4.5 \mathrm{~V} \\ & I_{L}=100 \mu \mathrm{~A} \end{aligned}$ | 110 | $\begin{aligned} & 170 \\ & 200 \end{aligned}$ | 110 | 170 | 200 | 110 | 170 | 200 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |
| Current Limit | $\mathrm{V}_{\text {OUT }}=0$ | 240 | $\begin{aligned} & 300 \\ & 350 \end{aligned}$ | 240 | 300 | 350 | 240 | 300 | 350 | mA max mA max |
| Thermal Regulation | (Note 14) | 0.05 | 0.20 | 0.05 | 0.2 |  | 0.05 | 0.20 |  | \%/W max |
| Output Noise, 10 Hz to 100 KHz | $C_{L}=1.5 \mu \mathrm{~F}$ | 430 |  | 430 |  |  | 430 |  |  | $\mu \mathrm{V}$ rms |
|  | $C_{L}=200 \mu \mathrm{~F}$ | 160 |  | 160 |  |  | 160 |  |  | $\mu \mathrm{V}$ rms |
|  | $\begin{aligned} & C_{L}=3.3 \mu \mathrm{~F} \\ & \text { (Bypass }=0.01 \mu \mathrm{~F} \\ & \text { Pins 7-1 (MIC2951)) } \end{aligned}$ | 100 |  | 100 |  |  | 100 |  |  | $\mu \mathrm{V}$ rms |

Electrical Characteristics (Note 1) (Continued)

| Parameter | Conditions (Note 2) | MIC2951-01 |  | MIC2951-02 |  |  | MIC2951-03 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ. | Tested Limit (Note 3) | Typ. | Tested Limit (Note 3) | Design Limit (Note 4) | Typ. | Tested Limit (Note 3) | Design Limit (Note 4) | Units |


| Reference Voltage |  | 1.235 | $\begin{aligned} & 1.250 \\ & 1.260 \\ & 1.220 \\ & 1.200 \end{aligned}$ | 1.235 | $\begin{aligned} & 1.250 \\ & 1.220 \end{aligned}$ | $\begin{aligned} & 1.260 \\ & 1.200 \end{aligned}$ | 1.235 | $\begin{aligned} & 1.260 \\ & 1.210 \end{aligned}$ | $\begin{aligned} & 1.270 \\ & 1.200 \end{aligned}$ | $V_{\text {max }}$ <br> $\checkmark$ max <br> $\checkmark$ min <br> $V$ min |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Voltage | (Note 7) |  | $\begin{aligned} & 1.270 \\ & 1.190 \end{aligned}$ |  |  | $\begin{aligned} & 1.270 \\ & 1.190 \end{aligned}$ |  |  | $\begin{aligned} & 1.285 \\ & 1.185 \end{aligned}$ | $\begin{aligned} & \bar{V} \max ^{\prime} \\ & V_{\text {min }} \end{aligned}$ |
| Feedback Pin Bias Current |  | 20 | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | 20 | 40 | 60 | 20 | 40 | 60 | nA max nA max |
| Reference Voltage <br> Temperature <br> Coefficient | (Note 13) | 20 |  | 20 |  |  | 50 |  |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Feedback Pin Bias Current Temperature Coefficient |  | 0.1 |  | 0.1 |  |  | 0.1 |  |  | $\mathrm{nA}^{\circ} \mathrm{C}$ |


| Output Leakage <br> Current | $\mathrm{V}_{\mathrm{OH}}=30 \mathrm{~V}$ | 0.01 | 1.00 <br> 2.00 | 0.01 | 1.00 | 2.00 | 0.01 | 1.00 | 2.00 | $\mu \mathrm{A} \max$ <br> $\mu \mathrm{A} \mathrm{max}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Low <br> Voltage | $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}$ <br> $\mathrm{OL}_{\mathrm{L}}=400 \mu \mathrm{~A}$ | 150 | 250 | 150 | 250 | 400 | 150 | 250 |  | 400 | | mV max |
| :--- |
| mV max |


| Input Logic Voltage | $\begin{aligned} & \text { Low } \\ & \text { High } \end{aligned}$ | 1.3 | $\begin{aligned} & 0.6 \\ & 2.0 \end{aligned}$ | 1.3 |  | $\begin{aligned} & 0.7 \\ & 2.0 \end{aligned}$ | 1.3 |  | $\begin{aligned} & 0.7 \\ & 2.0 \end{aligned}$ | $\begin{gathered} V \\ V \text { max } \\ V \text { min } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shutdown Pin Input Current | $\mathrm{V}_{\text {SHUTDOWN }}=2.4 \mathrm{~V}$ | 30 | $\begin{gathered} 50 \\ 100 \end{gathered}$ | 30 | 50 | 100 | 30 | 50 | 100 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |
|  | $\mathrm{V}_{\text {SHUTDOWN }}=30 \mathrm{~V}$ | 450 | $\begin{aligned} & 600 \\ & 750 \end{aligned}$ | 450 | 600 | 750 | 450 | 600 | 750 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |
| Regulator Output Current in Shutdown | (Note 12) | 3 | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ | 3 | 10 | 20 | 3 | 10 | 20 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |

Note 1: Boldface limits apply at temperature extremes.
Note 2: Unless otherwise specified all limits guaranteed for $T_{J}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ and $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}$. Additional conditions for the 8-pin versions are Feedback tied to 5 V Tap and Output tied to Output Sense ( $\mathrm{V}_{\mathrm{OUT}}=5 \mathrm{~V}$ ) and $\mathrm{V}_{\text {Shutdown }} \leq 0.6 \mathrm{~V}$.
Note 3: Guaranteed and 100\% production tested.
Note 4: Guaranteed but not $100 \%$ production tested. These limits are not used to calculate outgoing AQL levels.
Note 5: Dropout Voltage is defined as the input to output differential at which the output voltage drops 100 mV below its nominal value measured at 1 V differential. At very low values of programmed output voltage, the minimum input supply voltage of 2 V (2.3 V over temperature) must be taken into account.

Note 6: Comparator thresholds are expressed in terms of a voltage differential at the Feedback terminal below the nominal reference voltage measured at 6 V input. To express these thresholds in terms of output voltage change, multiply by the error amplifier gain $=\mathrm{V}_{\text {OUT }} N_{\text {REF }}=(\mathrm{R} 1+\mathrm{R} 2) / \mathrm{R} 2$. For example, at a programmed output voltage of 5 V , the Error output is guaranteed to go low when the output drops by $95 \mathrm{mV} \times 5 \mathrm{~V} / 1.235 \mathrm{~V}=384 \mathrm{mV}$. Thresholds remain constant as a percent of Vout as Vout is varied, with the dropout warning occurring at typically $5 \%$ below nominal, $7.5 \%$ guaranteed.

Note 7: $\quad \mathrm{V}_{\text {REF }} \leq \mathrm{V}_{\mathrm{OUT}} \leq\left(\mathrm{V}_{\mathrm{IN}}-1 \mathrm{~V}\right), 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 30 \mathrm{~V}, 100 \mu \mathrm{~A}<\mathrm{L}_{\mathrm{L}} \leq 150 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}} \leq \mathrm{T}_{\text {JMAX }}$.
Note 8: The junction-to-ambient thermal resistance of the TO-92 package is $180^{\circ} \mathrm{C} / \mathrm{W}$ with $0.4^{\prime \prime}$ leads and $160^{\circ} \mathrm{C} / \mathrm{W}$ with $0.25^{\prime \prime}$ leads to a PC board. The thermal resistances of the 8-pin DIP packages are $105^{\circ} \mathrm{C} / \mathrm{W}$ for the molded plastic ( N ) and $130^{\circ} \mathrm{C} / \mathrm{W}$ for the CERDIP (J) junction to ambient when soldered directly to a PC board. Junction to ambient thermal resistance for the S.O. (M) package is $160^{\circ} \mathrm{C} / \mathrm{W}$.

Note 9: Maximum positive supply voltage of 60 V must be of limited duration ( $<100 \mathrm{mS}$ ) and duty cycle ( $1 \%$ ). The maximum continuous supply voltage is 30 V .

Note 10: May exceed input supply voltage.
Note 11: When used in dual-supply systems where the output terminal sees loads returned to a negative supply, the output voltage should be diode-clamped to ground.

Note 12: $\quad \mathrm{V}_{\text {SHUTDOWN }} \geq 2 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \leq 30 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0$, with Feedback pin tied to 5 V Tap.
Note 13: Output or reference voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.

Note 14: Thermal regulation is defined as the change in output voltage at a time $\mathbf{T}$ after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 50 mA load pulse at $\mathrm{V}_{\mathrm{IN}}=30 \mathrm{~V}(1.25 \mathrm{~W}$ pulse) for $\mathrm{T}=10 \mathrm{mS}$.

Note 15: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered in the specification for thermal regulation.

Note 16: Line regulation for the MIC2951 is tested at $150^{\circ} \mathrm{C}$ for $I_{L}=1 \mathrm{~mA}$. For $I_{L}=100 \mu A$ and $T_{J}=125^{\circ} \mathrm{C}$, line regulation is guaranteed by design to $0.2 \%$. See Typical Performance Characteristics for line regulation versus temperature and load current.

## Typical Performance Characteristics























## Applications Information

## Automotive Applications

The MIC2950/2951 are ideally suited for automotive applications for a variety of reasons. They will operate over a wide range of input voltages, have very low dropout voltages ( 40 mV at light loads), and very low quiescent currents ( $75 \mu \mathrm{~A}$ typical). These features are necessary for use in battery powered systems, such as automobiles. They are also "bulletproof"devices; with the ability to survive both reverse battery(negative transients up to 20 V below ground), and load dump(positive transients up to 60 V ) conditions. À wide operating temperature range with low temperature coefficients is yet another reason to use these versatile regulators in automotive designs.

## External Capacitors

A $1.5 \mu \mathrm{~F}$ (or greater) capacitor is required between the MIC2950/MIC2951 output and ground to prevent oscillations due to instability. Most types of tantalum or aluminum electrolytics will be adequate; film types will work, but are costly and therefore not recommended. Many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, so solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$. The important parameters of the capacitor are an ESR of about $5 \Omega$ or less and a resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $0.5 \mu \mathrm{~F}$ for current below 10 mA or $0.15 \mu \mathrm{~F}$ for currents below 1 mA . Using the 8-pin versions at voltages below 5 V runs the error amplifier at lower gains so that more output capacitance is needed. For the worst-case situation of a 150 mA load at 1.23 V output (Output shorted to Feedback) a $5 \mu \mathrm{~F}$ (or greater) capacitor should be used.

The MIC2950 will remain stable and in regulation with no load in addition to the internal voltage divider, unlike many other voltage regulators. This is especially important in CMOS RAM keep-alive applications. When setting the output voltage of the MIC2951 version with external resistors, a minimum load of $1 \mu \mathrm{~A}$ is recommended.

A $0.1 \mu \mathrm{~F}$ capacitor should be placed from the MIC2950/ MIC2951 input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.

Stray capacitance to the MIC2951 Feedback terminal (pin 7) can cause instability. This may especially be a problem when using high value external resistors to set the output voltage. Adding a 100 pF capacitor between Output and Feedback and increasing the output capacitor to at least $3.3 \mu \mathrm{~F}$ will remedy this.

## Error Detection Comparator Output

A logic low output will be produced by the comparator whenever the MIC2951 output falls out of regulation by more than approximately $5 \%$. This figure is the comparator's built-in
offset of about 60 mV divided by the 1.235 reference voltage. (Refer to the block diagram on Page 1). This trip level remains " $5 \%$ below normal" regardless of the programmed output voltage of the MIC2951. For example, the error flag trip level is typically 4.75 V for a 5 V output or 11.4 V for a 12 V output. The out of regulation condition may be due either to low input voltage, current limiting, or thermal limiting.

Figure 1 is a timing diagram depicting the $\overline{\text { ERROR }}$ signal and the regulated output voltage as the MIC2951 input is ramped up and down. The ERROR signal becomes valid (low) at about 1.3 V input. It goes high at about 5 V input (the input voltage at which $\mathrm{V}_{\text {OUT }}=4.75$ ). Since the MIC2951's dropout voltage is load-dependent (see curve in Typical Performance Characteristics), the input voltage trip point (about 5V) will vary with the load current. The output voltage trip point (approx. 4.75 V ) does not vary with load.

The error comparator has an open-collector output which requires an external pullup resistor. Depending on system requirements, this resistor may be returned to the 5 V output or some other supply voltage. In determining a value for this resistor, note that while the output is rated to sink $400 \mu \mathrm{~A}$, this sink current adds to battery drain in a low battery condition. Suggested values range from 100 k to $1 \mathrm{M} \Omega$. The resistor is not required if this output is unused.
In shutdown mode, $\overline{\text { ERROR }}$ will go high if it has been pulled up to an external 5 V supply. To avoid this invalid response, ERROR should be pulled up to $V_{\text {out }}$ (See figure 2).

## Programming the Output Voltage (MIC2951)

The MIC2951 may be pin-strapped for 5V using its internal voltage divider by tying Pin 1 (output) to Pin 2 (sense) and Pin 7 (feedback) to Pin 6 ( 5 V Tap). Alternatively, it may be programmed for any output voltage between its 1.235 reference and its 30 V maximum rating. An external pair of resistors is required, as shown in Figure 2.

The complete equation for the output voltage is

$$
V_{\text {OUT }}=V_{\text {REF }} \times\left\{1+R_{1} / R_{2}\right\}+I_{F B} R_{1}
$$

where $V_{\text {REF }}$ is the nominal 1.235 reference voltage and $I_{F B}$ is the feedback pin bias current, nominally -20 nA . The minimum recommended load current of $1 \mu \mathrm{~A}$ forces an upper limit of 1.2 $M \Omega$ on the value of $R_{2}$, if the regulator must work with no load (a condition often found in CMOS in standby), $I_{F B}$ will produce a $2 \%$ typical error in $\mathrm{V}_{\text {out }}$ which may be eliminated at room temperature by trimming $R_{1}$. For better accuracy, choosing $R_{2}=100 \mathrm{k}$ reduces this error to $0.17 \%$ while increasing the resistor program current to $12 \mu \mathrm{~A}$. Since the MIC2951 typically draws $60 \mu \mathrm{~A}$ at no load with Pin 2 open-circuited, this is a small price to pay.

## Reducing Output Noise

In reference applications it may be advantageous to reduce the AC noise present at the output. One method is to reduce the regulator bandwidth by increasing the size of the output
capacitor. This is the only method by which noise can be reduced on the 3 lead MIC2950 and is relatively inefficient, as increasing the capacitor from $1 \mu \mathrm{~F}$ to $220 \mu \mathrm{~F}$ only decreases the noise from $430 \mu \mathrm{~V}$ to $160 \mu \mathrm{~V}$ rms for a 100 kHz bandwidth at 5 V output.

Noise can be reduced fourfold by a bypass capacitor across $\mathrm{R}_{1}$, since it reduces the high frequency gain from 4 to unity. Pick

$$
C_{\text {BYPASS }} \cong \frac{1}{2 \pi R_{1} \cdot 200 \mathrm{~Hz}}
$$



* SEE APPLICATIONS INFORMATION

Figure 1. ERROR Output Timing
or about $0.01 \mu \mathrm{~F}$. When doing this, the output capacitor must be increased to $3.3 \mu \mathrm{~F}$ to maintain stability. These changes reduce the output noise from $430 \mu \mathrm{~V}$ to $100 \mu \mathrm{~V}$ rms for a 100 kHz bandwidth at 5 V output. With the bypass capacitor added, noise no longer scales with output voltage so that improvements are more dramatic at higher output voltages.


Figure 2. Adjustable Regulator

## Typical Applications



1A Regulator with 1.2 V Dropout


300 mA Regulator with 0.75 V Dropout


Wide Input Voltage Range Current Limiter

[^13]

Low Drift Current Source


Regulator with Early Warning and Auxillary Output

- EARLY WARNING FLAG ON LOW INPUT VOLTAGE
- MAIN OUTPUT LATCHES OFF AT LOWER INPUT VOLTAGES
- BATTERY BACKUP ON AUXILLARY OUTPUT

OPERATION: REG. \#1'S $V_{\text {out }}$ IS PROGRAMMED ONE DIODE DROP ABOVE 5 V . ITS ERROR FLAG BECOMES ACTIVE WHEN $V_{w} \leq 5.7 \mathrm{~V}$. WHEN $\mathrm{V}_{\mathrm{w}}$ DROPS BELOW 5.3 V, THE ERROR FLAG OF REG. \#2 BECOMES ACTIVE AND VIA Q1 LATCHES THE MAIN OUTPUT OFF. WHEN $V_{N}$ AGAIN EXCEEDS 5.7 V REG. \#1 IS BACK IN REGULATION AND THE EARLY WARNING SIGNAL RISES, UNLATCHING REG. \#2 VIA D3.


5 Volt Current Limiter

- MINIMUM INPUT-OUTPUT VOLTAGE RANGES FROM 40 MV TO 400 MV, DEPENDING ON LOAD CURRENT. CURRENT LIMIT IS TYPICALLY 240 MA.


FOR $5 V_{\text {our }}$, USE INTERNAL RESISTORS. WIRE PIN 6 TO 7, AND WIRE PIN 20
TO $+V_{\text {oUT }}$ BUS.


5 V Regulator with 2.5 V Sleep Function


Latch Off When Error Flag Occurs


Open Circuit Detector for $\mathbf{4 \rightarrow 2 0}$ Current Loop

*OPTIONAL LATCH OFF WHEN DROP OUT OCCURS. ADJUST R3 FOR C2 SWITCHING WHEN $V_{\mathbb{I N}}$ IS 6.0 V
**OUTPUTS GO LOW WHEN $V_{\text {IN }}$ DROPS BELOW DESIGNATED THRESHOLDS.

Regulator with State-of-Charge Indicator


## Low Battery Disconnect

For values shown, Regulator shuts down when $\mathrm{V}_{\mathrm{IN}}<5.5 \mathrm{~V}$ and turns on again at 6.0 V . Current drain in disconnected mode is $150 \mu \mathrm{~A}$.


LM34 for $125^{\circ} \mathrm{F}$ Shutdown LM35 for $125^{\circ} \mathrm{C}$ Shutdown

System Overtemperature Protection Circuit


6

## MIC3830

## Compound Topology PWM Control IC

## ADVANCE INFORMATION

## General Description

The MIC3830 is a current mode pulse width modulation controller specifically designed for switched mode power supply and regulated DC to DC converter applications. Although this versatile controller can be used in many topologies, it incorporates special features which make it ideal for use in current fed converter topologies in which a converter stage is followed by a 50 \% duty cycle inverter stage. Current fed topologies are preferable to voltage fed topologies as they eliminate over current spiking which can cause failures of the switching elements.

The three optimized power transistor output stages have a peak output current of 1 A , allowing the use of either power MOSFETs, IGBTs, or bipolar transistors as switching elements. Two of the three stages, $Q$ and $\bar{Q}$,have a fixed $50 \%$ duty cycle and operate at $1 / 4$ the system frequency. They are designed to interface with the inverter stage.The third is the main output, and has a programmable maximum duty cycle. It can operate up to 500 kHz . Totem pole output stages are used for efficient direct drive of the switching transistors.

Either current mode or voltage mode control can be used. If voltage mode control is desired, the $\mathrm{C}_{T}$ pin is simply tied to the current mode ramp pin.

## Functional Diagram

## Features

* 11 V to 28 V operation
* Current or voltage mode control
* 0.5 mA max start-up current
* 1 A peak output current
* 50 nS maximum rise and fall times
* 500 kHz PWM stage
* 3 optimized totem pole output drive stages
* Soft start function
* Undervoltage lockout with hysteresis
* Zener clamp
* Cycle by cycle current limit
* Programmable front edge current pulse blanking
* PWM latch to eliminate multiple outputs due to noise or ringing.


## Applications

* Switched mode power supplies


## Ordering Information

| PART <br> NUMBER | TEMPERATURE <br> RANGE | PACKAGE |
| :---: | :---: | :--- |
| MIC3830BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 pin Plastic DIP |
| MIC3830BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 pin Ceramic DIP |



This IC has been "bullet-proofed" by the addition of cycle by cycle current limiting and soft start. Front edge current blanking allows the systems designer to delay the onset of the current limit until all systems transients have died away.

Programmability of this function is accomplished via the size of external capacitor added to the $I_{\text {blank }}$ pin. Undervoltage lockout with hysteresis prevents spurious turn-ons due to system noise, and a PWM latch has been added to eliminate multiple outputs due to noise or ringing.

## Absolute Maximum Ratings (Notes 1 and 2)

Supply Voltage ( $V_{D D}$ ), Pin 4 Source/SInk Load Current Maximum Zener Current Junction Temperature Lead Temperature,Soldering $\theta_{\mathrm{JA}}$ Ceramic DIP $\theta_{J A}$ Plastic DIP

28 V Storage Temperature Range
1 A Operating Temperature Range
50 mA Reference Load Current
$150^{\circ} \mathrm{C}$ Supply Voltage (VD), Pin 4
$260^{\circ} \mathrm{C}$ for 10 seconds
$100^{\circ} \mathrm{C} / \mathrm{W}$
$135^{\circ} \mathrm{C} / \mathrm{W}$

## Operating Ratings (Notes 1 and 2 )

## Pin Configuration

| GND 1 | $\checkmark$ |  | Q Out |
| :---: | :---: | :---: | :---: |
| PWM Out 2 |  | 15 | Ct |
| Q Out 3 |  | 14 | Rt |
| VDD 4 |  |  | Sync |
| 5 V Ref 5 |  | 12 | Current Mode Ramp |
| Err. Amp In - 6 |  | 11 | Max Duty Cycle |
| Err. Amp In +7 |  | 10 | Shutdown |
| Err. Amp Out 8 |  | 9 | F.E. Blank |

Electrical Characteristics (Note 3) See figure 1 for test circuit. $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$, $\mathrm{f}=52 \mathrm{kHz}$ unless otherwise specified.

| Parameter | Conditions | Min | Typical | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |

## Reference Section

| Output Voltage | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 4.90 | 5.0 | 5.10 | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Input Regulation | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ to 25 V |  | 2.0 | 20 | mV |
| Output Regulation | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ to 20 mA |  | 3.0 | 25 | mV |
| Temp Stability |  |  | -0.2 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Total Output Variation | Line, load, temp | 4.82 |  | 5.18 | V |
| Output Noise Voltage | $\mathrm{f}=10 \mathrm{~Hz}$ to $10 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 50 |  | $\mu \mathrm{~V}$ |
| Long Term Stability | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}, 1000 \mathrm{hrs}$ |  | 5.0 |  | mV |
| Output Short Circuit Current | $\mathrm{V}_{\text {REF }}=0$ | 25 | 60 | 160 | mA |

## Oscillator Section

| Frequency | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 47 | 52 | 57 | kHz |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Voltage Stability | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ to 25 V |  | 0.5 |  | $\%$ |
| Temp Stability |  |  | 5.0 |  | $\%$ |
| Amplitude |  |  | 1.7 |  | V |
| Discharge Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 8.3 |  | mA |
|  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | 9.5 | mA |

## Electrical Characteristics (Continued)

| Parameter | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Error Amplifier Section |  |  |  |  |  |
| Input Offset Voltage |  | -15 | $\pm 2$ | 15 | mV |
| Input Bias Current |  |  | 0.6 | 3.0 | $\mu \mathrm{A}$ |
| Input Offset Current |  |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
| Open Loop Gain | $1<V_{0}<4 \mathrm{~V}$ | 60 | 95 |  | dB |
| CMRR | $1.5<\mathrm{V}_{\text {cM }}<5.5 \mathrm{~V}$ | 75 | 95 |  | dB |
| PSRR | $10<\mathrm{V}_{\mathrm{cc}}<30 \mathrm{~V}$ | 85 | 110 |  | dB |
| Output SInk Current | $\mathrm{V}_{\mathrm{PIN} 8}=1 \mathrm{~V}$ | 1.0 | 2.5 |  | mA |
| Output Source Current | $\mathrm{V}_{\text {PIN } 8}=4 \mathrm{~V}$ | -0.5 | -1.3 |  | mA |
| Output High Voltage | $\mathrm{I}_{\text {PIN } 8}=-0.5 \mathrm{~mA}$ | 4.0 | 4.7 | 5.0 | V |
| Output Low Voltage | $\mathrm{I}_{\text {PIN } 8}=1 \mathrm{~mA}$ | 0 | 0.5 | 1.0 | V |

## Soft Start/Duty Cycle Clamp Section

| Bias Current |  |  | -1.2 |  | $\mu \mathrm{~A}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Discharge Current |  | 1 |  |  | mA |
| Duty Cycle Clamp Accuracy |  | 40 | 50 | 60 | $\%$ |

## Current Limit/Shutdown Section

| Bias Current |  |  | -1.2 |  | $\mu \mathrm{~A}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Current Limit |  | 0.9 | 1.0 | 1.1 | V |
| Threshold |  |  |  |  |  |
| Shutdown Threshold |  | 1.125 | 1.25 | 1.375 | V |
| Delay to Output |  |  | 200 | 300 | nS |

## PWM Comparator Section

| Bias Current |  |  | -1 | -5 | $\mu \mathrm{~A}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Duty Cycle Range |  | 0 |  | 85 | $\%$ |
| Zero D.C. Threshold |  |  |  |  |  |
| Delay to Output |  |  | 200 | 300 | nS |

## Blanking Network

| Input Bias Current |  |  | -1 |  | $\mu \mathrm{~A}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Blanking Threshold |  | 0.9 | 1.0 | 1.1 | V |


| Output Sections |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Low Level | $\mathrm{I}_{\text {SINK }}=20 \mathrm{~mA}$ |  | 0.1 | 0.4 |  |
|  | $\mathrm{I}_{\text {SINK }}=200 \mathrm{~mA}$ |  | 1.5 | 2.2 | V |
| Output High Level | $\mathrm{I}_{\text {SOURCE }}=20 \mathrm{~mA}$ | 13 |  |  |  |
|  | $\mathrm{I}_{\text {SOURCE }}=200 \mathrm{~mA}$ | 12 | 13.5 |  | V |
| Rise Time | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$ |  | 50 | 150 | nS |
| Fall TIme | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{L}=1 \mathrm{nF}$ |  | 50 | 150 | nS |
| UVLOSaturation | $\mathrm{V}_{\mathrm{cc}}=6 \mathrm{~V}, \mathrm{~L}=1 \mathrm{~mA}$ |  | 0.7 | 1.1 | V |

Electrical Characteristics (Continued)

| Parameter | Conditions | Min | Typical | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Under- Voltage Lockout Section |  |  |  |  |  |
| Upper Threshold |  | 14.5 | 16 | 17.5 | V |
| Lower Threshold |  | 8.5 | 10 | 11.7 | V |

Total Standby Current

| Startup Current |  |  | 0.2 | 0.5 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Operating Supply |  |  | 22 |  | mA |
| $\mathrm{~V}_{\mathrm{cc}}$ Zener Voltage | $\mathrm{I}_{\mathrm{cc}}=25 \mathrm{~mA}$ |  | 28 |  | V |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2: The MIC3830 is ESD sensitive.
Note 3: Minimum and maximum Electrical Characteristics are $100 \%$ tested at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$, and $100 \%$ guaranteed over the entire operating range. Typicals are characterized at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.

## Typical Characteristics



Soft Start Timing Delay vs


Oscillator Frequency vs $\mathbf{R}_{\mathrm{T}}$ For Various $\mathrm{C}_{\mathrm{T}}$

$\mathrm{R}_{\mathrm{T}}$ TIMING RESISTOR (k $\Omega$ )

## Current Blanking Delay vs



Typical Characteristics (Continued)



Oscillator Discharge Current
OSCILLATOR DISCHARGE CURRENT




Current Sense Threshold vs Error Amplifier Output

|  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  | TVA D |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

ERROR AMPLIFIER OUTPUT VOLTAGE (V)

## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | Ground |  |
| 2 | PWM Out | Totem pole output stage with variable duty cycle |
| 3 | Q Out | Totem pole output stage designed for 50\% duty cycle operation, for use <br> with a push-pull, half, or full bridge stage |
| 4 | V | Supply pin |
| 5 | Error Amplifier in - | Bandgap reference pin; provides a 5-volt reference voltage trimmed to <br> $2 \%$ accuracy. It can be used as a 5 V source for other parts of the <br> circuitry. |
| 6 | Error Amplifier in + | Inverting input to the error amplifier. The biasing scheme used will <br> determine polarity of the power supply. |
| 7 | Error Amplifier out | Noninverting input to the error amplifier. <br> frequency reponse of the error amplifier. |
| 8 | F.E. Blanking | This pin is used to set the turn-on delay such that initial system tran- <br> sients due to device parasitics do not trip the over current sense. This <br> time constant is selected via the size capacitor placed on this pin (see <br> corresponding characteristic curve). |
| 10 | Shutdown | A low level signal applied to this pin will shut down the device outputs. <br> This pin should be grounded during normal operation. |
| 11 | Max Duty Cycle | The voltage applied to this pin controls the max duty cycle (conversely <br> deadtime). See Applications Information. |
| 12 | Current Mode Ramp | This pin is the noninverting input to the PWM op amp, and is used to <br> select current vs. voltage mode operation. If voltage mode operation is <br> desired, pin 15 (oscillator capacitor) is tied together with this pin. |
| 13 | Synch | This pin can be tied to other devices to generate a master system clock. |

## Test Circuit



## Applications Information

## Functional Description (Refer to Functional Diagram)

The basic function of the MIC3830 can be described as follows: A sawtooth waveform is fed to the noninverting input of one of two PWM comparators where it is compared against the output of an error amplifier, which is simply an op amp that compares the output voltage of the power supply with an externally supplied reference voltage (the reference voltage pin may be used). This sawtooth waveform can be generated by the internal oscillator (voltage mode control) or fed back from the output inductor (current mode control). The output of this comparator is a square wave. This square wave is NOR'ed with the output of another comparator which will be low if either the undervoltage lockout or the soft start functions have been activated (less than 10 V on the input, or 1.25 V across an externally supplied sense resistor will trip each, respectively). The resulting signal is then subjected to two more levels of logic gates, which perform the front edge blanking and overcurrent protection functions, respectively (a one shot is used to provide for turnon delay, and 1.0 V sensed across an externally supplied resistor will trip the overcurrent sense function). This signal, controllable in duty cycle by the max duty cycle input (which forms the inverting input to the second PWM comparator if soft start or UVLO are not activated), then drives the main output stage. This output is intended to drive the main converter stage of the compound topology system.

The two $50 \%$ duty cycle stages are driven by the Q and $\overline{\mathrm{Q}}$ outputs of the second of two cascaded "divide-by-two" T-flipflops. These are used to ensure that the two outputs are always 180 degrees out of phase. The internal oscillator provides the Tinputs to each of the FFs. These two outputs are primarily intended to drive power transistors for push-pull, half or full bridge inverter stages. They operate at $1 / 4$ the total system frequency.

Each output stage is a sturdy totem pole configuration, with 1.0 A peak current capability.

## CURRENT VS VOLTAGE MODE CONTROL

Current mode control is a method of using the output inductor current waveform (which happens to be a sawtooth), instead of generating a sawtooth waveform internally. It is preferable to voltage mode control as it provides more instantaneous feedback from the output stage, limits peak switching transistor current, removes one pole from the output which simplifies compensation in the negative feedback stage, provides an automatic input voltage feedforward which results in good rejection of input line transients, and results in symmetrical flux excursion ( for push-pull stage), eliminating the problem of core saturation. Current mode control is achieved in the MIC3830 by using the current mode ramp pin to input the inductor current.

If voltage mode control is desired, the current mode ramp pin is tied to the $\mathrm{C}_{\mathrm{T}} \mathrm{pin}$. The internal oscillator is programmable up to 500 kHz by selection of the appropriate resistor and capacitor.

A more detailed look at each of the pertinent sections is given below.

## OSCILLATOR

The oscillator stage serves two functions, first is to provide the the linear sawtooth waveform fed to the PWM comparator in voltage mode control. Secondly, it toggles the flip-flop which provides the $Q$ and $\bar{Q}$ outputs. The frequency of oscillation is externally programmed via the choice of timing resistor and capacitor. A nominal voltage of 3.6 V appears on the $\mathrm{R}_{\mathrm{T}} \mathrm{pin}$; the resulting current is then mirrored through the $\mathrm{C}_{\boldsymbol{T}}$ pin which charges the timing capacitor and generates the linear ramp. It is important to select an appropriate capacitor; at high frequencies effective series resistance, effective series inductance, dielectric loss and dielectric absorption all affect frequency stability and accuracy. RF capacitors such as silver mica, glass, polystyrene, or COG ceramics are recommended. High K ceramics should not be used. The SYNCH output of this stage allows two or more MIC3830s to be
connected together with one master system clock. The oscillators in the slave units are disabled by grounding $\mathrm{C}_{\mathrm{T}}$ and connecting $R_{T}$ to the 5 V reference pin. It is important to keep such cascaded units as close together as possible to minimize transmission line effects.

## ERROR AMPLIFIER

The error amplifier is an op amp with a low impedance output that is used to sense output conditions and provide a DC output based on those conditions to the PWM comparator. The output of this stage is provided externally such that the closed loop gain or frequency response of the system can be tailored. The open loop gain of this stage is typically 90 dB . It can be reduced simply by putting a load resistor on the error amp output pin.

## VOLTAGE REFERENCE

This section consists of a 5 V bandgap reference internally trimmed to $2 \%$ accuracy over temperature. It provides not only an internal 5 V reference, but can be used to supply 5 V to other parts of the system. If desired, this can be bypassed by connecting the $\mathrm{V}_{\text {REF }}$ and the $\mathrm{V}_{\mathrm{CC}}$ pins together.

## PWM COMPARATORS

Each comparator compares two signals; the first compares a sawtooth waveform with the output of the error amplifier. The second compares the max duty cycle input (which allows tailoring of the resultant duty cycle, if soft or UVLO are not active) with the sawtooth. Both of these outputs are NOR'ed together; this final output square wave is used to drive the main output stage.

## OVERCURRENT SENSING

Overcurrent sensing and shutdown is accomplished via an external sense resistor connected from the switching element to ground. This voltage is then fed into the noninverting input of a sensing comparator. The inverting input is set to 1.0 V internally; if the voltage sensed equals or exceeds 1.0 V , the corresponding input to the logic gates is pulled low, and the PWM comparator output is overridden.

## SOFT START

This feature operates in the same manner as the overcurrent sensing, except that it does not trip until the sensed voltage reaches 1.25 V . When this feature is active, the PWM comparator output will ramp up slowly, with a time constant determined by the size of external capacitor chosen on the current limit/SS pin. This feature prevents damage due to large inrush currents generated when the device attempts to restart after having been shut down by the current limit function.

## UNDERVOLTAGE LOCKOUT

Undervoltage lockout is accomplished by means of a Schmitt trigger in which the inverting input is tied to $\mathrm{V}_{\mathrm{cc}}$ and the noninverting input is tied to an internally generated 16 V supply. A 28 V zener clamp is used between the inverting input and ground which clamps the input voltage to 28 V max. The undervoltage lockout feature with hysteresis prevents spurious turnons at insufficient voltages. A voltage of greater than 10 V is required for turnon.

## OUTPUT DRIVERS

The output drivers are totem pole stages designed to sink and source 1.0 A peak current. This peak current was chosen to provide the designerwith the option of using bipolar, MOSFET, or IGBT switching elements. To minimize ringing on the output waveform, the series inductance seen by the drivers should be as low as possible. This can be accomplished by keeping the distance between the MIC3830 and the switching elements as short as possible, or using carbon composition series damping resistors.

## General Description

The MIC5009 is a highly versatile MOS oscillator and divider chain manufactured by Micrel using a depletion-load ionimplantation process and P -channel technology. The 16 -pin DIP package provides frequency division ranges from 1 to 36 $\times 10^{8}$. The circuit will operate from any of three frequency sources: the internal oscillator with an external RC combination, the internal oscillator with an external crystal, or with an externally-applied TTL signal. Controlinputs provide additional versatility and allow the circuit to be used in a variety of applications including instruments, timers, and clocks.

The MIC5009 consists basically of a series of counters, selectablevia an internal multiplexer. The $+10^{1}$ counteroutput is used to generate an internal clock signal for the $10^{2}$ through $36 \times 10^{8}$ counter stages, which are fully synchronous with each other.

With an input frequency of 1 MHz , the MIC5009 provides the basic time periods necessary for most frequency measuring instruments, i.e., $1 \mu \mathrm{~S}$ through 100 seconds. One-minute, ten-minute, and one-hour periods are also available using a 1 MHz input. Using a $1 / 1.2 \mathrm{MHz}$ input, the MIC5009 can also provide a $50 / 60 \mathrm{~Hz}$ output for accurate generation of line frequencies in portable instruments or clocks.

## Features

- Ion-implanted for full TTL/DTL compatibility
- Internal clock operates from:

External signal
External RC network
External crystal

- Operates DC to above 1 MHz
- Binary-encoded for frequency selection
- Resettable to highest or lowest state
- Twenty different modes of division


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC5009CN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 16 -pin Plastic DIP |

## Functional Diagram



Figure 1

The time-base output (TIME OUT) is a square wave; its frequency is determined by the selected counter division, and by the oscillator or external input frequency. The falling edge of the output square wave should be used to control external circuitry.

## Division Modes vs. Control Inputs

Table 1

*SPECIAL ADDRESSES:

| 0000 | - Oscillator signal selected by EXT/INT appears at TIME OUT |
| :--- | :--- |
| 1100 or 1101 | - Forces TIME OUT to legic |
| 1111 |  |
| Logic $1=$ High $=V_{\text {SS }}$ | Signal at EXT IN appears at TIME OUT |
| Logic $0=$ Low $=V_{D D}$ |  |

RC Operation


Figure 3

## Crystal Operation



Figure 4

## Functional Description

## TIME OUT, Pin 1

TIME OUT is the output of the divider chain. It is a square wave whose period depends upon the division mode. For this reason, external circuitry should be triggered on the falling edge of this signal.

## $V_{D D}$, Pin 2

$V_{D D}$ is normally ground for the chip and the other supply voltages are measured with respect to $\mathrm{V}_{\mathrm{DD}}$.

## EXT IN, Pin 3

When using an external frequency source to operate the MIC5009, the signal should be applied at EXT IN and EXT/ INT should be brought to a logic 1 level. The counters are incremented on the falling edge of EXT IN and the signal applied to this pin must be TTL-compatible. When unused, this pin can be tied either high or low.

## RESET 0, Pin 4

A positive going pulse of $10 \mu \mathrm{~S}$ or longer applied to RESET 0 will reset the counters to their lowest state. Taking RESET 0 to the most negative voltage, $\mathrm{V}_{\mathrm{GG}}$, allows bypassing portions of the divider chain for testing or other purposes according to Table 1.

## EXT/INT, Pin 5

A logic 1 level on EXT/INT will gate the signal present at EXT IN through to the counters. A logic 0 level applied to EXT/INT will gate the internal oscillator (RC/crystal) through to the counters.

## RESET MAX, Pin 6

A positive going pulse of $10 \mu \mathrm{~S}$ or longer on RESET MAX will reset counters to their highest state. RESET MAX enables the user to set up the counters to provide a falling TIME OUT edge at the next oscillator cycle or negative going EXT IN, regardless of which divider chain is selected.

Taking RESET MAX to the most negative voltage, $\mathrm{V}_{\mathrm{GG}}$, allows bypassing portions of the divider chain for testing or other purposes given in Table 1.

## CLAMP, Pin 7

CLAMP is used in conjunction with the RC mode of operation. Its purpose is to provide accurate start-up operations.

When CLAMP is taken to a logic 0 level, the internal circuitry is held at a fixed reference voltage. Then, when CLAMP is taken to a logic 1 level, the oscillator's first cycle will be a full cycle.

## FEEDBACK 1 and FEEDBACK 2, Pins 8 and 9

FEEDBACK 1 and FEEDBACK 2 are oscillator ports. Operation in the RC mode is achieved as shown in Figure 3. Frequency is approximately $0.8 /$ RC. R must be greater than or equal to $10 \mathrm{k} \Omega$ and C must be greater than or equal to 25 pF for proper operation. Operation in the crystal oscillator
mode is shown in Figure 4. The crystal operates in the parallel resonant mode, should operate properly with a 5 mW drive, and should have a loading capacitance ( $\mathrm{C}_{\mathrm{L}}$ ) of $\leq 32 \mathrm{pF}$. Values for the resistors are chosen to bias the internal circuitry for optimum performance. The two capacitors are chosen to provide the loading capacitance ( $\mathrm{C}_{\mathrm{L}}$ ) specified for the selected crystal. The series combination of C1 and C2 should not exceed the value of $C_{L}$.

## OSC OUT, Pin 10

The oscillator output, provided at Pin 10, is not a true logic output but may be used to drive a high impedance device such as other MOS circuitry. OSC OUT reflects the state of the internal oscillator.

## $\mathbf{2}^{\mathbf{3}}, \mathbf{2}^{\mathbf{2}}, \mathbf{2}^{\mathbf{1}}$, and $\mathbf{2}^{\mathbf{0}}$, Pins 11 through 14

The division selector inputs are used to select the ratio of the TIME OUT frequency to the oscillator input frequency. The effect of specific combinations of logic levels on these pins is shown in Table 1. Note that when all division selector inputs are high, the signal applied to EXT IN appears at the TIME OUT output. Also when RESET 0 and RESET MAX are used in conjunction with the division selector inputs, several more modes can be accessed. (See Table 1.)

## $V_{S S}$, Pin 15

$\mathrm{V}_{\mathrm{SS}}$ is the positive supply voltage and should be maintained at $5 \mathrm{~V}_{\mathrm{DC}} \pm 10 \%$ with respect to $\mathrm{V}_{\mathrm{DD}}$.
VGG, Pin 16
$V_{G G}$ is the negative supply voltage and should be maintained at -12 Vdc with respect to $\mathrm{V}_{\mathrm{DD}}$.
Figure 5 shows a very simple test circuit which demonstrates the MIC5009 in the crystal oscillator mode. The division selector switches control the divide mode. The output frequency will be related to the 1 MHz oscillator frequency according to Table 1.
Simple Test Configuration


Figure 5

Timing


## Loading Counter, Register (1 Digit)



## Absolute Maximum Ratings*

Voltage on Any Terminal
Relative to $\mathrm{V}_{\mathrm{SS}}$

$$
+0.3 \mathrm{~V} \text { to }-20 \mathrm{~V}
$$

Operating Temperature Range
(Ambient)
Storage Temperature Range
(Ambient)

$$
\begin{array}{r}
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\end{array}
$$

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Electrical Characteristics - DC

( $\mathrm{V}_{\mathrm{SS}}=+5 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{GG}}=-12.0 \mathrm{~V} \pm 20 \% ; 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Parameter | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SS }}$ | Supply Voltage | +4.5 |  | +5.5 | V |  |
| $V_{\text {DD }}$ | Supply Voltage | 0.0 |  | 0.0 | V |  |
| $\mathrm{V}_{\mathrm{GG}}$ | Supply Voltage | -9.6 |  | -14.4 | V |  |
| $\mathrm{I}_{\text {SS }}$ | Supply Current, $\mathrm{V}_{\text {SS }}$ |  | 6.0 | 11.0 | mA | Note 1 |
| $\mathrm{I}_{\mathrm{GG}}$ | Supply Current, $\mathrm{V}_{\mathrm{GG}}$ |  | 6.0 | 11.0 | mA |  |
| R | Feedback Resistance | 0.1 |  | 2.5 | $\mathrm{M} \Omega$ | Figure 3 |
| $\mathrm{V}_{\text {IL }}$ | Input Voltage, Logic 0, Reset Inputs Reset (Bypass Mode) All Other Logic Inputs | $\begin{gathered} 0.0 \\ \mathrm{~V}_{\mathrm{GG}} \end{gathered}$ |  | $\begin{array}{\|c\|} \hline 0.8 \\ \mathrm{~V}_{\mathrm{GG}}+1.0 \\ 0.8 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | Note 2 |
| $\mathrm{V}_{\text {IH }}$ | Input Voltage, Logic 1, All Logic Inputs | $\mathrm{V}_{\mathrm{SS}}-1.0$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{SS}}+0.3$ | V | Note 2 |
| $\mathrm{I}_{\text {LL }}$ | Input Current, Logic 0 |  |  | -1.6 | mA | Note 2; $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Voltage, Logic 0 |  |  | 0.4 | V | $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}^{*}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage, Logic 1 | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-40 \mu \mathrm{~A}^{*}$ |

## Electrical Characteristics - AC

( $\mathrm{V}_{\mathrm{SS}}=+5 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{DD}}=-12.0 \mathrm{~V} \pm 20 \% ; 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Parameter | Min. | Typ. $\dagger$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {XTAL }}$ | Crystal Frequency | 0.1 |  | 2.0 | MHz |  |
| $f_{\text {RC }}$ | RC Frequency | dc |  | 200 | kHz |  |
| $\mathrm{f}_{\mathrm{EXT}}$ | External Frequency | dc |  | 2.0 | MHz |  |
| $\mathrm{t}_{\mathrm{PL}}$ | Logic 0 Pulse Width, $\overline{\text { CLAMP }}$ | 1/2fosc |  |  |  | Note 5 |
|  | EXT IN | 200 |  |  | nS |  |
| $t_{\text {PH }}$ | Logic 1 Pulse Width, EXT IN | 200 |  |  | nS |  |
|  | RESET MAX | 10.0 |  |  | $\mu \mathrm{S}$ |  |
|  | RESET 0 | 10.0 |  |  | $\mu \mathrm{S}$ |  |
| $\mathrm{fS}_{\text {TA }}$ | Frequency Stability w/Nolt. Change, RC Mode w/Temp. Change, RC Mode Crystal Mode |  | $\begin{array}{r}  \pm 3.0 \\ -0.2 \end{array}$ |  | $\begin{gathered} \% / \mathrm{V} \\ \% /{ }^{\circ} \mathrm{C} \end{gathered}$ | Note 3 <br> Note 4 |
| ${ }^{\text {teE }}$ | Jitter, Edge-to-Edge Variation |  |  | 15 | nS | Temp. \& Supply Voltage Constant |

## NOTES:

$\dagger$ Typical values at $\mathrm{V}_{\mathrm{SS}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V}$, and $T_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

1. Logic inputs at $V_{S S}$, output open-circuited. Each logic input (see Note 2) contributes an additional 1.6 mA (max) to ISS when at logic 0 level.
2. Logic inputs are RESET MAX, RESET O. Address inputs: EXT IN, EXT/INT, and CLAMP.
3. Frequency variations due to power supply changes only.
4. Crystal mode stability is dependent upon crystal.
5. Minimum logic 0 time at CLAMP input is $50 \%$ of oscillator period (fosc $=$ oscillator frequency)

* $\mathrm{V}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{OL}}$ apply only to TIME OUT.
SECTION 7: MICREL SERVICES AND SPECIAL PRODUCTS ..... Page
Custom IC Capability ..... 7-2
Wafer Foundry Services ..... 7-3
IC Testing Services ..... 7-8
Source for Mature or Discontinued Integrated Circuits ..... 7-10
Radiation Hardened Integrated Circuits ..... 7-15


# Micrel Services and Special Products 

## Micrel Services and Special Products

Choice . . . the freedom to select what suits you best. The ability to choose is your reward when you go with Micrel. Whether you need full design and fabrication services, or a little relief for your fab or test facility during a peak production crisis, Micrel offers a wide range of choices to fulfill your digital and analog semiconductor processing requirements.

This section describes some of Micrel's service and special product offerings, including:

1. Custom IC Capability

Supporting processes for:
Bipolar
CMOS - Silicon Gate or Metal Gate
Merged technology (BiCMOS, BCD)
Custom Design Services
Internal design group - linear, digital
Process-qualified contract design services
2. Foundry Services

Processes optimized to customer recipes
Mil-Spec qualified
Full service
Process engineering
Prototype development
Production facility
3. IC Testing Services

Inspection
Upgrade screening (burn-in)
Class testing
Electrical test/sort
4. Source for Discontinued IC's

Micrel alternative to last-time-buy problem
Micrel alternative to OEM final-run problem
Extended-life Mil-Spec products
5. Radiation Hardened IC's

## Custom IC Capability

Micrel provides a complete solution for custom product design and development of customer-specific ICs to MilSpec standards. Our IC design specialists have the experience, organization, and resources to deliver - from concept to production - fast turn-around, high-quality circuits for a wide variety of applications and processes.

Micrel has assembled a team of design specialists experienced inboth digital and analog disciplines and industrystandard design rules. In addition to designing our own product line, this team has successfully generated microprocessor, memory, logic control and other designs for a broad range of custom, commercial, and military grade devices. They are uniquely qualified in combining digital, analog, and mixed-mode circuits for high-voltage and lowvoltage integrated circuits.

Micrel has built a management team experienced in the implementation of high-yield designs. Micrel can take your project from any stage - functional specification, block diagram, circuit design, database tape or PG tape-to any desired level of completion - processed silicon, tested die or graded, packaged product.

Micrel has provided our design team with the latest CAD/ CAM systems, engineering tools for circuit simulation, emulation, and verification, as well as complete foundry and test facilities that include electrical and environmental cycling.

In addition to the company's internal design staff, Micrel maintains on-going relationships with pre-qualified design consulting firms. The result is the ability to deliver, with maximum flexibility, short development-cycle IC's at very attractive prices.

## Supported Processes

Micrel maintains a library of proven, high-yield, configurable processes for the following technologies:

Standard NMOS, CMOS, PMOS \& Bipolar
Single or double CMOS - Silicon Gate or Metal Gate
Exclusive merged-technology - Bipolar/CMOS/DMOS (BCD)

These process libraries, which can help you get your design to market faster, are a direct result of Micrel's long experience in manufacturing the company's standard products and custom IC's in our own foundry. A detailed discussion of Micrel's process and foundry capabilities is provided later in this chapter.

## The Leader in Smart Power Design

Micrel design specialists are experts in Intelligent Power technology. Throughthe company's experience in developing and producing our highly successful ASISTM semiconductor product line, Micrel is now the leading source of design support for this fast growing IC market segment.

Micrel's expertise in interfacing low-voltage analog and digital signal processing circuits to high-voltage high-power electrical and electro-mechanical components makes us uniquely qualified. Micrel can help you provide cost-effective, reliable solutions for high-voltage interface applications in:

- Transportation
- Telecommunications
- Avionics
- Medical
- Industrial
- Computers
- Office automation
- Motor control
- Power supplies
- Solenoid/actuator control
- HV physiological stimulus
- Process control
- Peripheral drive control
- Print-head drivers
- Display Products
- Sensor Controllers
- Battery-powered vehicles


## You're in Control

When you work with the Micrel custom design team, you retain control of your own product. Our engineers will work with you as technical consultants to help you determine the feasibility, production requirements and specifications of your project. Micrel's goal is to see that your specifications are met.

Micrel's designers will generate layouts and develop a database for your circuit using industry-standard design rules appropriate for the process technology being implemented. Prior to release, the circuit database is checked against your specification for electrical and design-rule violations until it is error-free.

Micrel's engineers review device characterization data and evaluate functional and parametric requirements to ensure compliance with your specification prior to approval of the prototype. Full functional and environmental parametric test programs, designed to your specifications, are used for final product testing.

## Foundry Services

The Micrel Wafer Fab Division offers foundry services to commercial or military IC designers and manufacturers who seek a production solution compatible with their specific application ortechnology needs. The Micrel foundry provides a variety of wafer processing resources which can address your unique requirements for short runs or volume production of devices to $2 \mu$ geometries.

Micrel has a modern fabrication facility using projection lithography ( 4 inch), positive or negative resist, all-dry-etch and "all-implanted" processing, in-house implant and sputtered metal, and has the capability to produce up to 10,000 wafers/ month. Sophisticated measurement equipment is used to monitor and record line widths, particle levels, filmthicknesses, and other important parameter; final electrical characterization of the wafer test die is provided by automated test equipment.

Micrel has combinations of design, process and foundry services that are sure to fit your exact needs. There are a number of options you can select from. Each choice is designed to match your specific situation or requirements to the appropriate Micrel solution:

1. Foundry Micrel duplicates your process (COT)
2. R\&D Foundry

Micreldevelops a new process to meet your unique need
3. Semi-custom Micrel's technology, your design, Micrel's process
4. Custom Your circuit, Micrel's technology, design, and process
Your specification, Micrel's design, technology, process, test and packaging

## Micrel's Process Advantage

Micrel will optimize our process to your needs. This approach to contract foundry business stands apart from others in the industry. Because of Micrel's long-term expertise in foundry operations, and the company's stringent quality control and in-process test procedures, you don't have to modify your needs to match the company's foundry process.

For manufacturers looking to off-load excess production, this means that you can expect the same quality and performance from Micrel produced parts as from those produced in your own facility.

For developers looking for short production runs, this means that you don't have to compromise your design to achieve the prototype results you seek.

## The Full Service Foundry

When you choose Micrel for your wafer fabrication needs, you get a full service foundry capable of providing engineering support for your product's design, process, production, packaging, and reliability requirements. The same technical staff that has made Micrel IC products world-renowned for innovation, quality and performance is available to assist you in evaluating your circuit design, process recipe or test system for your semiconductor devices.

Two examples of the Micrel foundry commitment to service are Computer Aided Design (CAD) support and customized test patterns. Micrel CAD support helps you with often overlooked tasks such as alignment marks and scribe lines. Micrel can also order your masks from the mask vendor and ensure that they are built correctly. Unlike most foundries, Micrel will match your layout rules or design requirements with a customized wafer test pattern. This gives you many practical advantages:

- Yield Improvement/Process Development. Custom test structures, equipped with Spreading Resistance Profile (SRP) bars and optimized for your particular product, streamline data collection and provide an accurate means of characterizing your process.
- Correlation with Simulations. Personalized test patterns provide custom geometry devices that can confirm CAD models. Breadboarding, reliability testing, and evaluating radiation hardened characteristics are other benefits.

You have a choice in selecting the classification and quality standards to which your devices are manufactured. The highly-effective Micrel Quality Program, used for the production of ourown commercial ICs, is our default standard. You may also select upgrades to: industrial Class B, military Class S or Class B (MIL-STD-883) including full radiation hardening (RADHARD), or custom production requirements designed to your particular specification definitions.

## Process Capabilities

A well documented and controlled computer generated process traveler gives Micrel the capability to run a wide variety of MOS and bipolar technologies to $2 \AA$ design rules. These include single and double metal, single and double poly, as well as special variations of field and gate oxides for linear and digital devices.

For analog devices, Micrel can add DMOS or bipolar devices to CMOS technologies, CMOS devices to bipolar technologies, thin-film resistors, zener-zap devices, special capacitors, and many other enhancements. Micrel technologies and specification controls produce devices over a broad range of performance capabilities:

```
Bipolar - 10, 20, 30, 40 Volts*
BiCMOS - 10, 20, 30, 40 Volts*
BCD — 10, 40, 70, 150 Volts*
CMOS Si Gate -5, 10, 15, 20, 25 Volts*
CMOS Metal Gate - 5, 10, 20, 45, 60 Volts*
PMOS and NMOS Metal Gate - 5, 10, 20,45 Volts*
```

The accompanying tables and summaries in this section provide some examples of the Micrel Wafer Fab Division process capabilities. While this information is comprehensive, it is not necessarily complete. Micrel continually reviews and updates its process and production capabilities as part of our commitment to keep pace with the leading edge of the semiconductor industry. For information on the company's most current processes and capabilities, contact your Micrel sales representative.

[^14]MICREL STANDARD PROCESSES AND TECHNOLOGY SUMMARY

| [See legen description <br> (1) through | for |  |  | $\begin{aligned} & \text { (1) } \\ & \text { SPEC } \\ & \text { NO. } \end{aligned}$ | $\begin{gathered} (2) \\ \text { BKDN } \\ \mathrm{V} \\ \hline \end{gathered}$ | $\begin{aligned} & \text { (3) } \\ & \text { OX } \\ & \text { THK } \end{aligned}$ | $\begin{gathered} (4) \\ \text { RST } \\ \text { TYPE } \end{gathered}$ | $(5)$ PLY <br> NO. | (6) MTL NO. | (7) WELL TYPE | $\begin{gathered} (8) \\ \text { LDD } \\ \text { OPTN } \end{gathered}$ | $\begin{aligned} & \text { (9) } \\ & \text { LOW } \\ & V \end{aligned}$ | (10) SCHKY OPTN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $2.0 \mu$ | POLY | GATE | CMOS | 032 | 6.0 | 300 | P | 2 | 2 | P | N | - | - |
| $2.5 \mu$ | POLY | GATE | cMOS | 026 | 7.0 | 350 | P | 2 | 2 | P | N | - | - |
| $3.0 \mu$ | POLY | GATE | CMOS | 016 | 8.0 | 400 | P | 2 | 2 | P | N | - | - |
| $3.0 \mu$ | POLY | GATE | CMOS | 2/25 | 8.0 | 400 | P | 2 | 1 | P/N | $N$ | - | - |
| 4.0ر | POLY | GATE | CMOS | 003 | 12 | 500 | P | 1 | 1 | P | N | - | - |
| $5.0 \mu$ | POLY | GATE | CMOS | 005 | 16 | 750 | P | 2 | 1 | P | N | - | - |
| $5.0 \mu$ | POLY | GATE | CMOS | 018 | 16 | 750 | N | 2 | 1 | P | N | - | - |
| $5.0 \mu$ | POLY | GATE | CMOS | 027 | 18 | 750 | P | 2 | 1 | P | Y | - | - |
| $5.0 \mu$ | POLY | GATE | CMOS | 028 | 30 | 1.0 | P | 2 | 1 | P | $Y$ | - | - |
| 5.0ر | POLY | GATE | cMOS | 031 | 20 | 750 | $P$ | 2 | 1 | P | Y | - | - |
| $5.0 \mu$ | POLY | GATE | CMOS | 044 | 20 | 750 | P | 2 | 1 | P | Y | 3.0 | - |
| 11.0ر | POLY | GATE | CMOS | 019 | 30 | 1.7 | N | 2 | 1 | P | N | - | - |
| $7.0 \mu$ | POLY | GATE | NMOS | 050 | 15 | 1.0 | N | 1 | 1 | - | N | - | - |
| 7.0ر | POLY | GATE | PMOS | 034 | 25 | 1.2 | P | 1 | 1 | - | N | - | - |
| EPI-20 $\mu$ | POLY* | GATE | BCD | 001 | 140 | 750 | P | 2 | 2 | P | N | 5.0 | Y |
| EPI-14 $\mu$ | POLY* | GATE | BCD | 047 | 70 | 500 | P | 1 | 2 | P | Y/N | - | - |
| 5.0ر | METAL | GATE | cMOS | 015 | 12 | 800 | P | - | 1 | P | N | - | - |
| $6.0 \mu$ | METAL | GATE | CMOS | 017 | 15 | 800 | P | - | 1 | P | N | - | - |
| $6.0 \mu$ | METAL | GATE | cMOS | 035 | 15 | 800 | N | - | 1 | P | N | - | - |
| $7.0 \mu$ | METAL | GATE | CMOS | 029 | 18 | 1.0 | N | - | 1 | P | N | - | - |
| $8.0 \mu$ | METAL | GATE | CMOS | 007 | 20 | 1.0 | N | - | 1 | P | N | - | - |
| $9.0 \mu$ | METAL | GATE | cmos | 009 | 25 | 1.2 | N | - | 1 | P | N | - | - |
| 11.0ر | METAL | GATE | cMOS | 006 | 30 | 1.7 | N | - | 1 | P | N | - | - |
| 12.0ر | METAL | GATE | cMOS | 008 | 35 | 1.7 | N | - | 1 | P | N | - | - |
| $16.0 \mu$ | METAL | GATE | CMOS | 024 | 45 | 2.5 | N | - | 1 | P | Y | 8.0 | - |
| 5.0ر | METAL | GATE | NMOS | 042 | 13 | 800 | P | - | 1 | - | N | - | - |
| $8.0 \mu$ | METAL | GATE | PMOS | 043 | 18 | 1.2 | N | - | 1 | - | N | - | - |
| 10.0ر | METAL | GATE | PMOS | 020 | 20 | 1.2 | N | - | 1 | - | N | - | - |
| EPI-14 $\mu$ | METAL* | GATE | BICMOS | 041 | 40 | 1.2 | P | - | 2 | P | N | 11 | Y |
| EPI- $14 \mu$ |  |  | BIPOLAR | 014 | 40 | - | N | - | 1 | - | - | - | Y |
| EPI- $13 \mu$ |  |  | BIPOLAR | 014 | 30 | - | N | - | 1 | - | - | - | Y |
| EPI- $11 \mu$ |  |  | BIPOLAR | 014 | 20 | - | N | - | 1 | - | - | - | $Y$ |
| EPI-8 $\mu$ |  |  | BIPOLAR | 014 | 10 | - | N | - | 1 | - | - | - | Y |

(* Documents controlled)

## LEGEND

(1) $\mathbf{Q} / \mathrm{A}$ Specification Number 200-0XXX
(2) BREAKDOWN VOLTAGE: BVdss at $1 \mu$ A for MOS, LVceo at 1 mA for BiCMOS/Bipolar. In cases where multiple voltage devices exist, the highest voltage Spec is shown. Bipolar and BiCMOS processes have various options on base ohms/ sq, BVEBO, BVCBO, and field thresholds.
(3) GATE OXIDE THICKNESS: In Angstroms (kA if decimal included). If multiple oxides are used, the thinnest is shown.
(4) RESIST TYPE: P for positive, N for negative. All negative processes can be converted to positive. Positive products must use projection master tooling. Negative products may use projection master or working plate tooling.
(5) NUMBER OF POLY LAYERS: Any polysilicon gate process can have a double or triple poly option. Double metal processes are limited to two layers of poly only. Poly or sichrome resistors are available; consult Spec.\#200-0045 for sichrome option.
(6) NUMBER OF METAL LAYERS: Any process (including metal gate) may use double metal (2 layers poly max). Dryetched narrow pitch metal, usually reserved for $3 \mu$ or less, process can be included with other processes also.
(7) WELL TYPE: P for P -well, N for N -well. any process can be converted from pwell to nwell or vice versa. Most designers choose pwell in an attempt to betteroptimize K-prime ratios and pwell processes are better suited to N -on- $\mathrm{N}+$ EPI options. Nwell processes are often chosen to take advantage of NMOS cell libraries existing on $\mathrm{P}(100)$ substrate processes.
(8) LDD: Y for yes, N for no. Lightly doped drain (LDD) or some form of drain engineering is an option on all MOS or BiCMOS processes. It is typically used to extend operating voltage, improve output impedance, or reduce drain charge trapping.
(9) LOW VOLTAGE DEVICE: The channel length (in drawn microns) of a low voltage device is shown when this exists. This option is typically used in analog-digital applications where the low voltage device is used for high density digital functions.
(10) SCHOTTKY: Y for yes, — for "Not Applicable" Schottky option.

BIPOLAR, BICMOS TECHNOLOGY SUMMARY

| EPI | TECHNOLOGY ${ }^{1}$ | VOLTS <br> LVCEO | NPN-BASE SHEET-P | POWER RANGE |
| :---: | :---: | :---: | :---: | :---: |
| $14 \mu$ | Bipolar | 40 V | $\begin{aligned} & 200 \\ & 175 \\ & 150 \\ & 125 \end{aligned}$ | Low to High |
| $14 \mu$ | Bicmos | 40 V | $\begin{aligned} & 175 \\ & 125 \end{aligned}$ | Low to High Single/Double Metal |
| $13 \mu$ | Bipolar | 30 V | $\begin{aligned} & 200 \\ & 175 \\ & 150 \\ & 125 \end{aligned}$ | Low to High |
| 11 $\mu$ | Bipolar | 20 V | $\begin{aligned} & 200 \\ & 175 \\ & 150 \\ & 125 \\ & \hline \end{aligned}$ | Low to High |
| $8 \mu$ | Bipolar | 12 V | $\begin{aligned} & 200 \\ & 175 \end{aligned}$ | Medium |

(1) All of the technologies listed above come with various complementary devices and process additions as noted in the following summaries.

## CMOS PROCESSES

- Numerous digital and analog Si-gate technologies, from $2 \mu / 5 \mathrm{~V}$ to $16 \mu / 45 \mathrm{~V}$
- Anisotropically etched contacts, down to $1.5 \times 2 \mu$
- Anisotropically etched poly, pitch down to $4 \mu(2 \mu / 2 \mu)$
- Chemically vacuum etched metal, pitch down to $7 \mu$
- Dry etched metal, pitch down to $6 \mu$
- RadHard CMOS Si gate technologies
- Super RadHard CMOS metal gate technologies
- CMOS metal gate technology, down to $5 \mu / 12 \mathrm{~V}$
- Double or triple Poly technology
- Nitride-on-oxide poly-to-poly capacitors
- Sichrome resistor capability, 2 k ohm/sq (DAC's)
- LDD/MLDD processes for higher voltages
- DDD processes for higher voltages
- $3 \mu$ and $5 \mu$ extended-drain for higher voltage
- Cryogenic-optimized processes
- Buried and surface-channel CCD
- Double-poly EPROM technology
- Gate oxides, down to 200A
- KOH -etch capability for poly-on-nitride gates
- Transient-upset protected CMOS (Neutron-irradiation)
- N on $\mathrm{N}+\mathrm{CMOS}$ for latch-up reduction
- P on $\mathrm{P}+\mathrm{CMOS}$ for latch-up reduction
- Retrograde P-well for latch-up reduction
- Optical sensors with nitride-type anti-reflective coating
- Extended-drain CMOS for high-voltage ( 160 V )
- Dielectric isolation capability/experience
- Buried-contact or buried-poly via capability
- CMOS-type Bipolar technology and buried Zeners
- Plasma nitride passivation option
- Military-style nitride-on-oxide metal gate technology
- 15 ohm to 1 megaohm/sq poly resistors (Stabilized)
- Low-noise processes
- Low-leakage processes
- Contrast-enhanced-material lithography
- Metal fuses


## BIPOLAR PROCESSES

- Bipolar processes from $6 \mu \mathrm{EPI} / 10 \mathrm{~V}$ to $20 \mu \mathrm{EPI} / 170 \mathrm{~V}$
- Schottky diodes available with $\mathrm{Al}, \mathrm{AlSi}, \mathrm{AlCu}, \mathrm{AlSiCu}$, or PUTiW/Al
- Platinum silicide/TiW technology available
- $2 \mathrm{k} \Omega /$ sq sichrome resistor capability (DAC's)
- Optical sensors with nitride-type anti-reflective coating
- Dielectric isolation capability/experience
- Plasma nitride passivation capability
- Poly-interconnect, resistor, or field-plate option
- Washed-emitter technology
- Poly-emitter technology
- Characterized up/down isolation technology
- Pressure sensors, Hall-effect sensors, optical sensors
- $3 \mu$ thick metal etch capability
- Low-noise processes
- Low-leakage processes
- Zener-zapping
- Metal fuses
- Implanted (Antimony) buried layer


## BICMOS PROCESSES

- Metal gate CMOS along with power NPNs and power PNPs
- Option to add metal gate LDMOS for no additional masks
- In P-well Si gate or metal gate CMOS technologies, a high performance vertical PNP (separate collector) may be added with one additional $N$ base mask and is supported by predefined macros
- In P-well Si gate CMOS technology, a lateral NPN with good Beta and separate collector may be used and is supported by predefined macros
- BiCMOS options are available which are fully isolated (like Bipolar), just N-EPI on N+ starting material, or "No EPI"


## DMOS PROCESSES

- Discrete devices up to 2 GHz and up to 300 watts
- Dual-well metal gate DMOS/CMOS technology to 80 V
- D.I. version of DMOS/CMOS
- Lateral (Si gate or metal gate) or vertical DMOS


## MICREL SI-GATE BIPOLAR-CMOS-DMOS (BCD)

- DMOS/HVPCH and bipolar transistors: $50 \mathrm{~V}, 100 \mathrm{~V}$, or 200 V
- High-voltage CMOS: 45V
- 6V, 7V, 8 V Zeners/buried-Zeners
- Pre-tested analog/digital macros
- 5 V -In to 200 V -Out translators
- H-bridge capability (All-NCH)
- Double-poly high voltage nitride-on oxide capacitor technology
- Depletion devices
- High voltage resistors: $100 \mathrm{~V} / 200 \mathrm{~V}$
- High-efficiency voltage tripler
- Stabilized BiCMOS band-gap reference
- Over-temp/over-voltage capability
- Sense-FET capability (On-chip)
- Latch-up-proof process
- LDMOS and VDMOS on same wafer
- High voltage ( $100 \mathrm{~V} / 200 \mathrm{~V}$ ) gate VDMOS option
- Option for no-body-effect on VDMOS or HVPCH


## Special Technologies

- Pressure transducer
- Optical sensors
- Hall effect devices
- Solar cells
- Focal plane
- Imaging
- CCD
- Very low threshold
- BiCMOS
- BiCMOS - DMOS (BCD)


## IC Testing Services

Full-service IC screening and high-performance testing continues to be the very foundation of the business, as it has been since Micrel was first started in 1978. What this heritage means to you is an experienced team of experts provides you with high-quality off-load services for screening and testing of your commercial, industrial or military grade VLSI devices.

Over the years, Micrel has continually invested in equipment and facilities that assure you advanced capabilities for component inspection, upgrade-screening, wafer-sort, and electrical testing to meet industrial Class B or MIL-STD 883, Class B or Class $S$ requirements. Micrel uses modern automated test equipment (ATE), wafer probe, and autohandling equipment available for high and lowtemperature production testing.

The choice Micrel offers to you is a facility capable of meeting your specific test needs, whatever they may be. Some of the leading semiconductor manufacturers in the world ship production wafers to Micrel for probe and ink services, thereby freeing large blocks of their own tester time for internal use. Research and development centers rely on Micrelto provide thorough testing of prototype design samples. Other manufacturers use Micrelto assemble, test, and provide $100 \%$ good parts (with performance data certification) for high reliability programs.

Customers like these, who have come to depend on Micrel as their reliable choice fortest services, get the results they need because of the company'sfundamental commitment to customer satisfaction. Micrel's excellent engineering support and quality control systems insure maximum die-per-wafer yield to exacting customer specifications.

Micrel's complete approach to product reliability means that included in testing services are:

- Automatic lead straightening
- Full ESD handling precautions
- Certificate of Compliance

The quick turn-around policy insures that you get the service you need to meet your customer shipment requirements.

As a full-service test facility, Micrel can provide as much capability as you need for your particular situation.

## Incoming Inspection

Micrel can perform 100\% (or sample) electrical test at any temperature from $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ using automatic device handlers with computer-controlled testers.

You can use Micrel's incoming inspection testing to insure that properly tested product reaches your assembly lines, thereby reducing rework cycles caused when problems go undetected. Quick turn-around times keep your inventory moving. Micrel engineering support will work with your vendors, when required, to solve testing or correlation problems.

## Upgrade Screening

Perform burn-in and testing at hot and cold temperature extremes in order to increase your reliability factor on commercial product. Micrel can provide this logical alternative to purchasing Hi-Rel parts when they are not readily available. Sample testing of package-related tests is also available when hermetic packages are involved.

## Raw Class Testing

Manufacturers may off-load excess testing requirements to Micrel for expert, quick-turn, initial test after assembly. IC's may be drop-shipped from overseas, then forwarded to a specified location after Micrel completes testing and lead straightening.

Micrel is fully qualified to provide an extension to your final test function when necessary to meet your customer demands. Micrel will develop test software and hardware as required, working with your engineering group or customer specifications. Then, Micrel will perform electrical screening to Class B, Class S or to your specification control drawing (SCD) requirements. Groups A, B, C, and D qualification or quality conformance inspection ( QCl ) as required, can be performed.

Micrel uses automatic handlers for all package types and stringent ESD precautions are in place from incoming acceptance to final ship.

## Assembly and Test

Micrel offers a complete solution if your product requires an uncommon IC package that is not part of your generic part number standard. We will purchase die and packaging, assemble them to your requirements, then screen and test the parts to your specified quality level.

Assembly and test service procedures comply with our standard product quality requirements and customer specifications. Die and certification data fromits manufacturer or distributor are visually inspected for acceptability prior to
assembly in the plastic or ceramic package that you specify. You may choose either aluminum or gold wire-bond material. Pre-cap visual inspection and certification is performed. Screening and testing is done to the Class S, Class B or SCD requirements that you specify.

The assembly and test program makes it possible for you to ship to your customer good parts with accompanying performance data or certification of compliance.

## Test Services Summary

| Device classes: | Microprocessors, memories, interface <br> logic, linear, TTL, CMOS, ECL, HC/ <br> HCT logic, custom and semicustom <br> logic |
| :--- | :--- |
| Electrical test: | Raw class and receiving inspection <br> screening to generic or customer <br> specifications |
| Wafer sort: | Electrical sort with individual wafer or <br> wafer lot summaries |
| Burn-in: | Both static and dynamic |
| Lead straightening: | Both 300 mil and 600 mil packages |
| Environmental Test: | Stabilization bake, temperature cycle <br> and quality conformance inspection |
| Military test: | Full MIL-STD 883C, Class Sor Class <br> Bscreeningorcommercialupgrading, <br> automatic high/low temperature |
| Engineering test: | Device characterization, statistical <br> data, histograms, schmoo plots, <br> electrical failure analysis, andvendor |
| Tqualification |  |

## Test Equipment (Partial list)

ATE Systems: Fairchild Sentry 7, 3 ea. with five 60pin test heads (4 high voltage, 1 low voltage)
Fairchild Sentry 20, 2 ea. with four 60 -pin test heads ( 1 high voltage, 3 low voltage)
Fairchild Sentry 8, 1 ea. with one 120pin test head for low voltage, and one 60 -pin test head for high voltage
Wafer Probers: $\quad$ Electroglass, 6 ea. hot chuck, 3, 4, and 5 -inch wafers

| Autohandlers: | MCT, 5 ea. DIP, 300 and 600 mil, $\left(-55^{\circ} \mathrm{C}\right.$ to $+150^{\circ} \mathrm{C}$ ) |
| :---: | :---: |
|  | MCT, 1 ea. LCC/PLCC $\left(-55^{\circ} \mathrm{C}\right.$ to $+150^{\circ} \mathrm{C}$ ) |
|  | Delta, 1 ea. DIP, hot/cold, 300, 400, 600 mil $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+150^{\circ} \mathrm{C}\right)$ |
|  | Delta, 2 ea. Flat-pack, hot/cold, all sizes $\left(-65^{\circ} \mathrm{C}\right.$ to $\left.+150^{\circ} \mathrm{C}\right)$ |
|  | PAE, 1 ea. DIP, hot rail $\left(+25^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ ) |
| Burn-in Ovens: | Criteria IV, 3 ea. dynamic ( 36 boards per system) |
|  | AMT-14000, 1 ea. dynamic ( 56 boards per system) |
|  | Blue-M, 3 ea. static ( 20 boards per system) |
| Temperature Cycle: | Blue-M, 1 ea. temperature cycling system, all package types $\left(-65^{\circ} \mathrm{C}\right.$ to $+150^{\circ} \mathrm{C}$ ) |
| Lead Straighteners: | ATM, 2 ea. for 300 and 600 mil packages |

## Micrel, The Source for "Mature" or Discontinued IC's

Micrel is the primary wafer foundry for processing mature or obsolete MOS technologies. Since 1981, the company has been processing wafers using tooling supplied by our customers, by previously qualified manufacturers, or by reverse engineering the design.

Micrel uses a program approach to solving discontinued product problems on a specific project basis. Micrel does not merely buy out a stock of old IC's and hope to sell them to the market. Micrel's program approach includes full responsibility for manufacturing a device from base tooling, processing the die, packagingthe device according to customerperformance requirements, and screening and testing the final part to customer specifications.

Micrel's program approach resolves problems you might face if you were attempting to deal with a discontinued IC situation on your own; problems such as, how to get a copy of the test program, or how to get the die bonded in a specified package configuration.

Micrel's experience in providingtest and foundry services to the semiconductor industry makes us ideally suited to provide the exact solution you need to solve a specific discontinued IC situation. Micrel alternatives offers you a choice when faced with some of the scenarios commonto the discontinued IC problem.

## Making the Right Choice

There are four primary options that an IC Buyer should be considering when evaluating solutions to the impact of discontinued IC technologies and specific obsoleted IC.

## Option 1 - Last Time Buy

The Last-Time orLife-Time-Buy option attempts to resolve the problem, usually unsuccessfully, by purchasing a quantity of ICs that fulfill all forecast production requirements, spares commitments and maintenance contracts. Wafer storage that prevents damage due to oxidation, environment or handling can be costly.

Since most government programs will not fund future undefined events, the risk is placed on the contractor. If you over-estimate, expenses can never be recovered. If you under-estimate, you risk losing follow-on production and spares orders (typically the most profitable of contracts).

This option can leave you short of parts later on.

## Option 2 - Product Redesign

This option resolves the problem by eliminating the need for discontinued ICs. The system (or module) is redesigned using off-the-shelf, close to equivalent ICs.

For life-time procurements, the problems of spares logistics and maintenance commitments are significant. A redesignedmodule or product usually requires requalification of the system with inherent costs and risks based on the probability of success.

Another consideration for this option is the impact on new products. Technical resources that could be directed to new product development are directed to sustaining old product support and a window of market opportunity may be lost.

This option is costly, risky, and time consuming.

## Option 3 - Emulation

This option resolves the problem by replacing the obsoleted IC with another equivalent in form, fit and function. The most common vehicle for this option is the gate array or standard cell IC. Basic parameter specifications are usually achievable. However, the IC is processed to a different technology and employs a different design layout which will effect inherent performance characteristics.

One of the tools for evaluating an equivalent IC is a schmoo plot, which is a graphic presentation of device performance boundaries, and is generated by varying combinations of test conditions simultaneously. The window or overlap of common performance characteristics can be established by laying out the plot of one device over the plot of the other device.

The performance overlap of two devices made with different technologies and layout design will be much smaller than the individual schmoo plots. This indicates the two devices will meet the inherent performance requirements, but are not equivalent in other circuit design criteria. The result may be that significant requalification costs are incurred to test the new IC in each circuit application.

This option is seldom the correct solution, as many IC's are custom designs.

## Option 4 - The Micrel Solution

The Micrel solution resolves the problem by transferring the device technology to another manufacturerwho is capable of running the applicable process and performing the test program conditions. This approach duplicates the qualified device by using the same design data base software, master tooling, process specification and test program. A duplicated device is assured by using the same starting material, working plates, process steps and test specifications.

The critical phase inthis option is in securing the production tooling and test software from a qualified manufacturer. If the obsoleted IC is not readily available, the buyer should negotiate the tooling as a condition to the last-time-buy order. The qualified manufacturer is most cooperative at thistime because the technology is current and takes less effort to accumulate the transfer package, plus he wants to maintain good customer relationships and at the same time give up responsibility for support of the product.

If design tooling is not available from the original manufacturer, Micrel can quote on reverse engineering the product from a photograph of the die. This may be a better, more cost effective solution than a complete redesign of a device function.

The time factor for bringing up a new product on a mature process is typically 3 to 6 months for prototype ICs. If reverse engineering is required, 6 to 9 months will be required to provide product. To assure a smooth transition to the new device source, the buyer should have a one (1) year supply of IC's to meet forecast requirements. This allows adequate time to evaluate the device in the system, qualify the device to meet contractual quality requirements and integrate the device into the production build cycle.

Using Micrel as your aftermarket IC manufacturer offers the best solution to the problem of discontinued IC's. As an alternate supplier of the duplicated device, the company offers the lowest cost-risk product with the highest probability of program success.

Micrel Semiconductor is an excellent choice as your aftermarket IC manufacturer. Since 1978, Micrel has provided engineering start-up, tooling, procurement and on-time deliveries of products previously discontinued. If you need obsoleted or discontinued IC's to keep older systems in production, or to maintain a spare parts inventory for maintenance, Micrel is the right choice to provide the answers to your problems.

## MICREL "MATURE" PRODUCTS LIST

| Part Number | Description | DIP <br> Package | Notes |
| :--- | :--- | :---: | :---: |
| MIC2257 | $5 / 8$ Serial to Parallel Receiver | 24 | 1 |
| MIC2259 | $5 / 8$ Parallel to Serial Transmitter | 28 | 1 |
| MIC2260 | $5 / 8$ Serial to Parallel Receiver | 28 | 1 |
| MIC2533 | 1K Static Shift Register | 8 |  |
| MIC2534 | $2 \times 512$ Static Shift Register | 8 |  |
| MIC2535 | $2 \times 480$ Static Shift Register | 8 |  |
| MIC2827 | 2K Dynamic Shift Register | 8 |  |
| MIC2833 | 1K Static Shift Register | 8 |  |
| MIC2855 | Quad 128 Bit Shift Register | 16 |  |
| MIC2857 | 512 Bit Shift Register | 8 |  |
| CD4000A | Dual 3 Input NOR/Inverter | 14 | 2 |
| CD4001A/B | Quad 2 Input NOR | 14 | 2 |
| CD4002A/B | Dual 4 Input NOR | 14 | 2 |
| CD4006A | 18 Bit Static Shift Register | 14 | 2 |
| CD4007A/UB | Dual Complementary Pair + Inverter | 14 | 2 |

## MICREL "MATURE" PRODUCTS LIST (Continued)

| Part Number | Description | DIP Package | Notes |
| :---: | :---: | :---: | :---: |
| CD4009A | Hex Inverting Buffer | 14 | 2 |
| CD4010A | Hex Buffer | 14 | 2 |
| CD4011A/B | Quad 2 Input NAND | 14 | 2 |
| CD4012A/B | Dual 4 Input NAND | 14 | 2 |
| CD4013A/B | Dual D Flip-Flop | 14 | 2 |
| CD4014A/B | 8 Bit Static Shift Register | 16 | 2 |
| CD4015A/B | Dual 4-Bit Static Shift Register | 16 | 2 |
| CD4016A/B | Quad Analog Switch/Multiplexer | 14 | 2 |
| CD4017A/B | Decade Counter | 16 | 2 |
| CD4018A/B | Presettable Divide-by-N Counter | 16 | 2 |
| CD4019A/B | Dual AND/OR Select Gate | 16 | 2 |
| CD4020A/B | 14 Bit Binary Counter | 16 | 2 |
| CD4021A/B | 8 Bit Static Shift Register | 16 | 2 |
| CD4022AB | Octal Counter | 16 | 2 |
| CD4023A/B | Triple 3 Input NAND | 14 | 2 |
| CD4024A/B | Seven Stage Ripple Counter | 14 | 2 |
| CD4025A/B | Triple 3 Input NOR | 14 | 2 |
| CD4027A/B | Dual J-K Flip-Flop | 16 | 2 |
| CD4028A/B | BCD-to-Decimal Decoder | 16 | 2 |
| CD4029A/B | Binary/Decade Up/Down Counter | 16 | 2 |
| CD4030A | Quad Exclusive OR Gate | 14 | 2 |
| CD4031A/B | 64 Bit Static Shift Register | 16 | 2 |
| CD4034B | 8 Bit Universal Bus Register | 24 | 2 |
| CD4035A/B | 4 Bit Parallel Shift Register | 16 | 2 |
| CD4040A/B | 12 Bit Binary Counter | 16 | 2 |
| CD4041A | Quad True/Complement Buffer | 14 | 2 |
| CD4042A/B | Quad Transparent Latch | 16 | 2 |
| CD4043A/B | Quad NOR R-S Latch | 16 | 2 |
| CD4044A/B | Quad NAND R-S Latch | 16 | 2 |
| CD4046B | Phase Locked Loop | 14 | 2 |
| CD4047B | Monostable/Astable Multivibrator | 14 | 2 |
| CD4048A/B | Expandable 8 Input Gate | 16 | 2 |
| CD4049A/UB | Hex Buffer | 16 | 2 |
| CD4050A/B | Hex Buffer | 16 | 2 |
| CD4051A/B | Analog Mux/Demux | 16 | 2 |

## MICREL "MATURE" PRODUCTS LIST (Continued)

| Part Number | Description | $\begin{gathered} \text { DIP } \\ \text { Package } \end{gathered}$ | Notes |
| :---: | :---: | :---: | :---: |
| CD4052A/B | Analog Mux/Demux | 16 | 2 |
| CD4053AB | Analog Mux/Demux | 16 | 2 |
| CD4066A/B | Quad Analog Switch/Multiplexer | 14 | 2 |
| CD4069A/UB | Hex Inverter | 14 | 2 |
| CD4070B | Quad Exclusive OR | 14 | 2 |
| CD4071B | Quad 2 Input OR | 14 | 2 |
| CD4072B | Dual 4 Input OR | 14 | 2 |
| CD4073B | Triple 3 Input AND | 14 | 2 |
| CD4075B | Triple 3 Input OR | 14 | 2 |
| CD4076B | Quad D Register | 16 | 2 |
| CD4081B | Quad 2 Input AND | 14 | 2 |
| CD4082B | Dual 4 Input AND | 14 | 2 |
| CD4093B | Quad 2 Input NAND Schmitt Trigger | 14 | 2 |
| CD4094B | 8 Bit Shift/Store Register | 16 | 2 |
| CD4099B | 8 Bit Addressable Latch | 16 | 2 |
| CD40106B | Hex Schmitt Trigger | 14 | 2 |
| CD40160B | BCD Counter | 16 | 2 |
| CD40161B | Binary Counter | 16 | 2 |
| CD40162B | BCD Counter | 16 | 2 |
| CD40163B | Binary Counter | 16 | 2 |
| CD40174B | Hex D Flip Flop | 16 | 2 |
| CD40192B | Decade Up/Down Counter | 16 | 2 |
| CD40193B | Binary Up/Down Counter | 16 | 2 |
| CD4510B | BCD Up/Down Counter | 16 | 2 |
| CD4512B | 8 Channel Data Selector | 16 | 2 |
| CD4514B | 4 Bit Transparent Latch | 24 | 2 |
| CD4515B | 4 Bit Transparent Latch | 24 | 2 |
| CD4516B | Binary Up/Down Counter | 16 | 2 |
| CD4518B | Dual BCD Up Counter | 16 | 2 |
| CD4520B | Dual Binary Up Counter | 16 | 2 |
| CD4528B | Dual Monostable Multivibrator | 16 | 2 |
| CD4584B | Hex Schmitt Trigger | 14 | 2 |
| CD4724B | 8 Bit Addressable Latch | 16 | 2 |
| MIC5009 | Counter/Time Base | 16 | 1 |
| MM54C04 | Hex Inverter | 14 | 2 |

## MICREL "MATURE" PRODUCTS LIST (Continued)

| Part Number | Description | DIP <br> Package | Notes |
| :--- | :--- | :--- | :--- |
| MM54C09 | Quad 2 Input AND Gate | 14 | 2 |
| MM54C14 | Hex Inverting Schmitt Trigger | 14 | 2 |
| MM54C42 | BCD to Decimal Decoder | 16 | 2 |
| MM54C85 | 4 Bit Magnitude Comparator | 16 | 2 |
| MM54C86 | Quad 2 Input Exclusive OR Gate | 14 | 2 |
| MM54C160 | Synchronous Decade Counter | 16 | 2 |
| MM54C161 | Synchronous Binary Counter | 16 | 2 |
| MM54C162 | Synchronous Decade Counter | 16 | 2 |
| MM54C163 | Synchronous Binary Counter | 16 | 2 |
| MM54C164 | 8 Bit Serial In/Parallel Out | 14 | 2 |
| MM54C173 | Quad D Flip Flop | 16 | 2 |
| MM54C174 | Hex D Flip Flop | 16 | 2 |
| MM54C175 | Quad D Flip Flop | 16 | 2 |
| MM54C192 | Synchronous Decade Up/Down Counter | 16 | 2 |
| MM54C193 | Synchronous Binary Up/Down Counter | 16 | 2 |
| MM54C200 | 256 Bit RAM | 16 | 2 |
| MM54C240 | Inverting Octal Buffer | 20 | 2 |
| MM54C244 | Octal Buffer | 20 | 2 |
| MM54C374 | Octal D Flip Flop | 20 | 2 |
| MM54C901 | Hex Inverting Buffer | 14 | 2 |
| MM54C902 | Hex Buffer | 14 | 2 |
| MM54C903 | Hex Inverting Buffer | 14 | 2 |
| MM54C904 | Hex Buffer | 14 | 2 |
| MM54C905 | 12 Bit Successive Approximation Register | 14 | 24 |
| MM54C906 | Open Drain Buffer | 14 | 2 |
| MM54C907 | Open Drain Buffer | 16 | 2 |
| MM54C914 | Hex Schmitt Trigger | 16 | 2 |
| MM70C96 | Hex Inverting Buffer | 14 | 2 |
| MM70C98 | Hex Inverting Buffer | 2 |  |
| MM78C29 | Quad Single Ended Line Driver | 2 |  |
| MM78C30 | Dual Differential Line Driver | 2 | 2 |
|  |  | 14 | 2 |

Note 1: Parts available in Plastic DIP or in ceramic DIP screened to Class B on special order.
Note 2: Radiation hardened CMOS devices. Some devices require a non-recurring set up charge. Contact Micrel for further information.

## Radiation Hardened IC's

Micrel bas been processing radiation hard CMOS metal gate logic since 1986, when NSC and Micrel initiated a technology and product transfer agreement. Micrel manufacturers megarad hardened Metal Gate devices such as the NSC and RCA CD4000 series logic. We can process these die to full MIL-SPEC 883, Class B or S requirements.

General Electric was Micrel's first significant customer, requiring a Class S, 1 megarad, 54C244 Octal Buffer Driver in a 20 -lead flatpak for the MilStar program. Since then, Micrel has supplied radiation hardened IC's to the major U.S. military and aerospace manufacturers.

The following parts have been qualified to Mil-STD-883C Class B or $S$ and are generally available from production stock. These parts are qualified to 1 megarad total dose, and Class S or B depending on the customer's requirements.
Part Number Description ..... Package
MIC54C14JBR Hex Schmidt Trigger ..... 14
MIC54C157JBR Quad 2 Input Multiplier ..... 16
MIC54C85JBR 4 Bit Magnitude Comparator ..... 16
MIC54C174FSR Hex D Flip Flop ..... 16
MIC54C244FSR Octal Buffer and Line Driver ..... 21
MIC54C905JSR 12 Bit Successive Approximation Buffer ..... 21
MIC54C906JBR Hex Open Drain N Channel Buffer ..... 14
MIC54C922JBR Keyboard Encoder ..... 20
MIC54C941JBR Octal Buffer/Line Receiver/Line Driver ..... 20

## Packaging Information

SECTION 8: PACKAGING INFORMATION ..... Page
8-Pin DIP ..... 8-2
8 -Pin SOIC ..... 8-2
8 -Pin CerDIP ..... 8-3
14-Pin Plastic DIP ..... 8-3
14-Pin SOIC ..... 8-4
14-Pin CerDIP ..... 8-4
16-Pin Plastic DIP ..... 8-5
16-Pin SOIC Wide ..... 8-5
16-Pin CerDIP ..... 8-6
18-Pin Plastic DIP ..... 8-6
18-Pin CerDIP ..... 8-7
20-Pin Plastic DIP ..... 8-7
20-Pin LCC ..... 8-8
22-Pin Plastic DIP ..... 8-8
24-Pin Plastic DIP ..... 8-9
28-Pin Plastic DIP ..... 8-9
40-Pin Plastic DIP ..... 8-10
40-Pin LCC ..... 8-10
44-Pin PLCC ..... 8-11
44-Pin Gull Wing QFP ..... 8-12
44-Pin LCC ..... 8-12
44-Pin Quad PAC ..... 8-13
48-Pin Plastic DIP ..... 8-13
52-Pin Gull Wing QFP ..... 8-14


8-Pin SOIC (M)


## 8-Pin CerDIP (J)



14-Pin Plastic DIP (N)


14-Pin SOIC (M)


14-Pin CerDIP (J)


16-Pin Plastic DIP (N)


16-Pin SOIC (Wide) (WM)


## 16-Pin CerDIP (J)



18-Pin Plastic DIP (N)


## 18-Pin CerDIP (J)



20-Pin Plastic DIP (N)


## 20-Pin LCC (L)



22-Pin Plastic DIP (N)


24-Pin Plastic DIP (N)


28-Pin Plastic DIP (N)


40-Pin Plastic DIP (N)


40-Pin LCC (L)


## 44-Pin PLCC (V)




44-Pin LCC (L)


## 44-Pin Quad PAC (E)



48-Pin Plastic DIP (N)


## 52-Pin Gull Wing QFP (Q)



## Worldwide Sales Offices and Design Centers

SECTION 9: WORLDWIDE SALES OFFICES AND DESIGN CENTERS
U.S. Sales Representatives ..... 9-2
U.S. Distributors ..... 9-4
International Sales Representatives and Distributors ..... 9-5
Design Centers ..... 9-6

## U.S. Sales Representatives

## ALABAMA

Electronic Marketing Associates
7501 S. Memorial Parkway

## Suite 202

Huntsville, AL 35802
Tel: 205-880-8050
Fax: 205-880-8054

## ALASKA

Contact Micrel Directly

## ARIZONA

Sun State Technical Sales
2323 E. Magnolia, Suite 115
Phoenix, AZ 85034
Tel: 602-220-0595
Fax: 602-220-0685

## ARKANSAS

Barry Sales
1300 E. Arapaho, Suite 105
Richardson, TX 75081
Tel: 214-234-0255
Fax: 214-235-0271
CALIFORNIA (Northern)
W-J Electronic Sales 2086-C Walsh Ave.
Santa Clara, CA 95050
Tel: 408-982-9222
Fax: 408-982-9224
CALIFORNIA (Southern)
D $^{2}$ Sales Incorporated 622 Nardo Avenue
Solana Beach, CA 92075
Tel: 619-481-9310
Fax: 619-481-2026
R.T.S. Associates

1111 El Camino Real, Suite 101
Tustin, CA 92680
Tel: 714-730-9561
Fax: 714-730-9585
The L.C.S. Company
781 Phelan Road, Suite 5
Pinon Hills, CA 92372
Tel: 619-868-5844
Fax: 619-868-2532

## COLORADO

Contact Micrel Directly
CONNECTICUT
Dynamic Sales
6 Cedar Ridge Rd.
Collinsville, CT 06022
Tel: 203-693-6567
Fax: 203-693-1302

DELAWARE
Omega Electronic Sales
2655 Interplex Drive, Suite 104
Trevose, PA 19047
Tel: 215-244-4000
Fax: 215-244-4104

## ELORIDA

Contact Micrel Directly

## GEORGIA

Electronic Marketing Associates
6695 Peachtree Industrial
Suite 101
Atlanta, GA 30360
Tel: 404-448-1215
Fax: 404-446-9363

HAWAll
Contact Micrel Directly
IDAHO
Contact Micrel Directly
ILLINOIS
Contact Micrel Directly
INDIANA
Applied Data Management
P.O. Box 213

Batesville, IN 47006
Tel: 317-257-8949
Fax: 513-579-8510
IOWA
JR Sales Engineering Inc.
1930 St. Andrews N.E.
Cedar Rapids, IA 52402
Tel: 319-393-2232
Fax: 319-393-0109

KANSAS
Contact Micrel Directly
KENTUCKY
Contact Micrel Directly
LOUISIANA
Barry Sales
1300 E. Arapaho, Suite 105
Richardson, TX 75081
Tel: 214-234-0255
Fax: 214-235-0271

MAINE
See Massachusetts

MARYLAND
Boyle Associates
12001 Whip Road
Reston, VA 22091
Tel: 703-620-9558
Fax: 703-476-0414

MASSACHUSETTS
Dynamic Sales
24 Ray Avenue
Burlington, MA 01803
Tel: 617-272-5676
Fax: 617-273-4856

MICHIGAN
Applied Data Management
7420 Drew Circle, Suite 12
Westland, MI 48185
Tel: 313-427-8181
Fax: 313-427-8160

## MINNESOTA

George Russell \& Associates
8030 Cedar Avenue South, Suite 114
Minneapolis, MN 55425
Tel: 612-854-1166
Fax: 612-854-6799
MISSISSIPPI
Electronic Marketing Associates
7501 S. Memorial Parkway
Suite 202
Huntsville, AL 35802
Tel: 205-880-8050
Fax: 205-880-8054

## U.S. Sales Representatives

## MISSOURI

Contact Micrel Directly
MONTANA
Contact Micrel Directly

## NEBRASKA

$J$ R Sales Engineering Inc.
1930 St. Andrews N.E.
Cedar Rapids, IA 52402
Tel: 319-393-2232
Fax: 319-393-0109

## NEVADA

Contact Micrel Directly

## NEW HAMPSHIRE

Dynamic Sales
24 Ray Avenue
Burlington, MA 01803
Tel: 617-272-5676
Fax: 603-635-9843

## NEW JERSEY

Comp Tech Sales
208 Boulevard, Suite E Hasbrouck Heights, NJ 07604
Tel: 201-288-7400
Fax: 201-288-7583
NEW MEXICO
Nelco Electronix
3240C Juan Tabo N.E.
Albuquerque, NM 87111
Tel: 505-293-1399
Fax: 505-293-1011
NEW YORK CITY/LONG ISLAND
Comp Tech Sales
208 Boulevard, Suite E
Hasbrouck Heights, NJ 07604
Tel: 201-288-7400
Fax: 201-288-7583

## NORTH CAROLINA

Electronic Marketing Associates 6512 Six Forks Road, Suite 601A
Raleigh, NC 27615
Tel: 919-847-8800
Fax: 919-848-1787

## NORTH DAKOTA

Contact Micrel Directly

## OHIO

Crest Component Sales
8505 Tanglewood Square
Chagrin Falls, OH 44022
Tel: 216-543-9808
Fax: 216-543-9800
OKLAHOMA
Barry Sales
1300 E. Arapaho, Suite 105
Richardson, TX 75081
Tel: 214-234-0255
Fax: 214-235-0271

## OREGON

Contact Micrel Directly
PENNSYLVANIA (East)
Omega Electronic Sales
2655 Interplex Drive, Suite 104
Trevose, PA 19047
Tel: 215-244-4000
Fax: 215-244-4104
PENNSYLVANIA (West)
See Ohio
RHODE ISLAND
Contact Micrel Directly
SOUTH DAKOTA
Contact Micrel Directly

## SOUTH CAROLINA

Electronic Marketing Associates
210 W. Stone Avenue
Greenville, SC 29609
Tel: 803-233-4637
Fax: 830-242-3089

## TENNESSEE

Electronic Marketing Associates 6695 Peachtree Industrial Blvd.
Suite 101
Atlanta, GA 30360
Tel: 404-448-1215
Fax: 404-446-9363

## TEXAS

Barry Sales
1300 E. Arapaho, Suite 105
Richardson, TX 75081
Tel: 214-234-0255
Fax: 214-235-0271
UTAH
Contact Micrel Directly

## VERMONT

Dynamic Sales
Rd. \#1, Box 117-W
Graniteville, VT 05654
Tel: 802-476-4223
Fax: 802-476-4223

## VIRGINIA

Boyle Associates
12001 Whip Road
Reston, VA 22091
Tel: 703-620-9558
Fax: 703-476-0414

## WASHINGTON

Contact Micrel Directly
WASHINGTON D.C.
Boyle Associates
12001 Whip Road
Reston, VA 22091
Tel: 703-620-9558
Fax: 703-476-0414

## WEST VIRGINIA

Contact Micrel Directly

## WISCONSIN

Contact Micrel Directly

## WYOMING

Contact Micrel Directly

COMPETITIVE COMPONENTS
2013 W. Commonwealth
Fullerton, CA 92633
Tel: 714-871-8700
Fax: 714-871-3500
CONNEC TEK, INC.
1625 Crescent Circle, Suite 115
Carrollton, TX 75006
Tel: 214-245-1266
Fax: 800-356-3701
CONNEC TEK, INC.
4520-E West 34th Street
Houston, TX 77092
Tel: 713-956-9091
Fax: 713-956-2501
CONNEC TEK, INC.
8204 North Lamar, Suite B-11
Austin, TX 78753
Tel: 512-837-9892
Fax: 512-837-3324
HIGH TECHNOLOGY
SEMICONDUCTOR CORP.
212 Chambers Roads
Suite 209
Tustin, CA 92680
Tel: 714-259-7733
JAN DEVICES INC.
6925 Canby, Building 109
Reseda, CA 91335
Tel: 818-708-1100
Fax: 818-708-7436
NU HORIZONS
3421 N.W. 55th Street
Ft. Lauderdale, FL 33309
Tel: 305-735-2555
Fax: 305-735-2880

NU HORIZONS
8975 Guilford Road, Suite 120
Columbia, MD 20146
Tel: 301-995-6330
Fax: 301-995-6332
NU HORIZONS
19 Corporate Place
107 Audubon Road, Building 1
Wakefield, MA 01880
Tel: 617-246-4442
Fax: 617-246-4462
NU HORIZONS
39 U.S. Route 46
Pine Brook, NJ 07058
Tel: 201-882-8300
Fax: 201-882-8398
NU HORIZONS
6000 New Horizons Blvd.
Amityville, NY 11701
Tel: 516-226-6000
Fax: 516-226-5886
NU HORIZONS
2002C Greentree Executive
Campus
Marlton, NJ 08053
Tel: 609-596-1833
Fax: 609-596-0612
NU HORIZONS
100 Bluff Drive
Rochester, NY 14445
Tel: 716-248-5980
Fax: 716-248-9132
OPTO PLUS+ INC.
23382 Madero, Unit A
Mission Viejo, CA 92691
Tel: 714-380-8654
Fax: 714-380-0761

## INTERNATIONAL REPRESENTATIVES

FRANCE
Rep France
102 rue des Nouvelles
F92150 Suresnes
Tel: 331-420-42925
Fax: 331-450-64699
GERMANY
Adicom GmbH
Pognerstrasse 11
8000 Munchen 70
Tel: 49-089-723-7078
Fax: 49-089-723-1625
ISRAEL
I.E.S.

50 Betzalel Street
Ramat-Gan
Tel: 972-3-752-6333
Fax: 972-3-751-0927
ITALY
ACSIS s.r.I.
20149 Milano
Via Alberto Mario, 26
Tel: 02-439-0832
Fax: 02-469-7607

## JAPAN

Kawasho Corporation
World Trade Center Building
30F, Hamamatsu-cho
2-4-1 Minato-ku
Tokyo
Tel: 813-35-78-5190
Fax: 813-35-78-5921
UNITED KINGDOM
Mogul Electronics
Unit 11 Vestry Estate
Sevenoaks
Kent TN14 5EU
Tel: 44-732-741841
Fax: 44-732-740394

## INTERNATIONAL DISTRIBUTORS

DITZ SCHWEITZER
Vallensbaekvej 41
BK-2605 Broendby
Denmark
Tel: 45-42-459244
Fax: 45-42-459206
ELECTRONITEL
CH du Grand Clos 1
P.O. Box 93

CH1752 Villars Sur Glane
Switzerland
Tel: 41-37-410060
Fax: 41-37-410070
ISC FRANCE
28, Rue De la Procession
B.P. 118-92153 Suresnes Cedex

France
Tel: 331-45-064275
Fax: 331-45-064699
LAGERKRANTZ KELTECH AB
Box 981
S 19129 Sollentuna
Sweden
Tel: 08-754-7400
Fax: 08-754-4709
SOLID STATE SUPPLIES
Century House, Park Road
Southborough, Tunbridge Wells
Kent, TN4 ONX
United Kingdom
Tel: 892-343-66
Fax: 892-510-624

UNITRONICS S.A. Plaza De Espana, 18 28008 Madrid
Spain
Tel: 34-1-542-5204
Fax: 34-1-542-7896
KAWASHO CORPORATION
World Trade Center Building
30F, Hamamatsu-cho
2-4-1 Minato-ku
Tokyo, Japan
Tel: 813-35-78-5190
Fax: 813-35-78-5921
R \& D ELECTRONICS
4 Florence Street
P.O. Box 206

Burwood, Victoria
Australia 3125
Tel: 03-808-8911
Fax: 03-808-9168

## Design Centers

Electronic Technology Corp.<br>ISU Research Park<br>2501 North Loop Drive<br>Ames, IA 50010<br>Tel: 515-296-7000<br>Fax: 515-296-7001<br>The Engineering Consortium, Inc.<br>2975 Bowers Ave.<br>Suite 301<br>Santa Clara, CA 95051<br>Tel: 408-748-1984<br>Fax: 408-748-0216<br>Micro Circuit Engineering, Ltd.<br>Alexandra Way,<br>Aschurch, Tewkesbury<br>Gloucestershire GL208TB<br>United Kingdom<br>Tel: (0684) 297777<br>Fax: (0684) 299435<br>Kawasho Corporation<br>World Trade Center Building<br>30F, Hamamatsu-cho<br>2-4-1 Minato-ku<br>Tokyo, Japan<br>Tel: 813-35-78-5190<br>Fax: 813-35-78-5921

MICREL INC.
560 Oakmead Parkway
Sunnyvale, California 94086
(408) 245-2500

FAX (408) 245-4175



[^0]:    Conditions: 1. CerDIP Package ( $\theta_{\mathrm{JA}}=150^{\circ} \mathrm{C} / \mathrm{W}$ )
    2. $T_{A}=25^{\circ} \mathrm{C}$
    3. $C_{L}=2500 \mathrm{pF}$

[^1]:    * Time for gate voltage to reach $\mathrm{V}++5 \mathrm{~V}$ in test circuit with $\mathrm{VS}=\mathrm{V}+-5 \mathrm{~V}$ (prevents gate clamp from interfering with measurement).

[^2]:    $\dagger$ Suppliers of Kelvin-sensed power resistors:

[^3]:    Protected under one or more of the following Micrel patents: patent \#4,951,101; patent \# 4,914,546

[^4]:    †Suppliers of Kelvin-sensed power resistors:
    Dale Electronics, Inc., 2064 12th Ave., Columbus, NE 68601. Tel: (402) 564-3131
    International Resistive Co., P.O. Box 1860, Boone, NC 28607-1860. Tel: (704) 264-8861
    Kelvin, 14724 Ventura Blvd., Ste. 1003, Sherman Oaks, CA 91403-3501. Tel: (818) 990-1192
    RCD Components, Inc., 520 E. Industrial Pk. Dr., Manchester, NH 03103. Tel: (603) 669-0054
    Ultronix, Inc., P.O. Box 1090, Grand Junction, CO 81502. Tel: (303) 242-0810

[^5]:    L = Low Logic Level

[^6]:    L = Low Logic Level

[^7]:    L = Low Logic Level
    $H=$ High Logic Level
    $X=$ Irrelevant
    $P=$ Present State
    R = Previous State

[^8]:    * Contact factory for other options

[^9]:    *Carry occurs at 99:59:59 for the 50396 and 59:59:99 for the 50397

[^10]:    * 129T, 30 gauge Cu , wound on Philips (Ferroxcube) core \#2213P-A600-3B7

[^11]:    *Required if using MIC8031 with $\mathrm{V}_{\text {BB }}>50 \mathrm{~V}$.

[^12]:    - EARLY WARNING FLAG ON LOW INPUT VOLTAGE
    - MAIN OUTPUT LATCHES OFF AT LOWER INPUT VOLTAGES
    - BATTERY BACKUP ON AUXILLARY OUTPUT

    OPERATION: REG. \#1'S $\mathrm{V}_{\text {out }}$ IS PROGRAMMED ONE DIODE DROP ABOVE 5 V . ITS ERROR FLAG BECOMES ACTIVE WHEN $\mathrm{V}_{\text {w }} \leq 5.7 \mathrm{~V}$. WHEN $\mathrm{V}_{\text {w }}$ DROPS BELOW 5.3 V , THE ERROR FLAG OF REG. \#2 BECOMES ACTIVE AND VIA Q1 LATCHES THE MAIN OUTPUT OFF. WHEN $\mathrm{V}_{\text {w }}$ AGAIN EXCEEDS 5.7 V REG. \# 1 IS BACK IN REGULATION AND THE EARLY WARNING SIGNAL RISES, UNLATCHING REG. \#2 VIA D3.

[^13]:    *MINIMUM INPUT-OUTPUT VOLTAGE RANGES FROM 40 mV TO 400 mV , DEPENDING ON LOAD CURRENT. CURRENT LIMIT IS TYPICALLY 240 mA .

[^14]:    * Operating voltage. Maximum voltage is $30 \%$ to $100 \%$ higher.

