


## 1 DIGITAL 9 SIGNAD 4 PROCESSING Back

MAY 1994





M A Y 1 9 9 4

Jala

628 East Evelyn Avenue Sunnyvale, California 94086 (408) 737-3300 • FAX (408) 733-7690

Copyright © 1994, LOGIC Devices Incorporated

Printed in U.S.A.



#### **IMPORTANT NOTICE**

LOGIC DEVICES INCORPORATED (LDI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. LDI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

LDI warrants performance of its semiconductor products to current specifications in accordance with LDI's standard warranty. Testing and other quality control techniques are utilized to the extent that LDI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

LDI assumes no liability for LDI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does LDI warrant or represent that any license, either expressed or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of LDI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

LOGIC DEVICES INCORPORATED products are not intended for use in life support applications, devices or systems. Use of a LOGIC Devices product in such application without the prior written consent of the appropriate LOGIC Devices officer is prohibited.

Copyright © 1994, LOGIC Devices Incorporated



1	Ordering Information
2	Video Imaging Products
3	Arithmetic Logic Units & Special Arithmetic Functions
4	Multipliers & Multiplier-Accumulators
5	Register Products
6	Peripheral Products
7	Quality and Reliability
8	Technology and Design Features
9	Package Information
10	Product Listing
11	Sales Offices



#### PUBLICATION TEAM

Darren Andrus:	Production Team, Cover Design
Michael De Caro:	Production Team, Cover Design
Richard De Caro:	Project Leader, Production Coordinator, Production Team, Technical Editing, Cover Design, Cover Production
Tim Flaherty:	Technical Editing

Table of Contents

1.	ORDERING	G INFORMATION	
2	VIDEO IMA	AGING PRODUCTS	2-1
	LF2242	12/16-bit Half-Band Digital Filter	
	LF2246	11 x 10-bit Image Filter	
	LF2249	12 x 12-bit Digital Mixer	
	LF2250	12 x 10-bit Matrix Multiplier	
	LF2272	Colorspace Converter/Corrector (3 x 12-bits)	
	LF43881	8 x 8-bit Digital Filter	
	LF43891	9 x 9-bit Digital Filter	
3.		TIC LOGIC UNITS & SPECIAL ARITHMETIC FUNCTIONS	
	Arithmetic L		
	L4C381	16-bit Cascadable ALU	
	L29C101	16-bit ALU Slice (Quad 2901)	
	-	umetic Functions	
	LSH32	32-bit Cascadable Barrel Shifter	
	LSH33	32-bit Cascadable Barrel Shifter with Registers	
	L10C23	64 x 1 Digital Correlator	
4.		ERS & MULTIPLIER-ACCUMULATORS	
	Multipliers		
	LMU08	8 x 8-bit Parallel Multiplier, Signed	
	LMU8U	8 x 8-bit Parallel Multiplier, Unsigned	
	LMU557	8 x 8-bit Parallel Multiplier, Latched Output	
	LMU558	8 x 8-bit Parallel Multiplier, Unregistered	
	LMU12	12 x 12-bit Parallel Multiplier	
	LMU112	12 x 12-bit Parallel Multiplier, Reduced Pinout	
	LMU16	16 x 16-bit Parallel Multiplier	
	LMU216	16 x 16-bit Parallel Multiplier, Surface Mount	
	LMU17	16 x 16-bit Parallel Multiplier, Microprogrammable	
	LMU217	16 x 16-bit Parallel Multiplier, Microprogrammable, Surface Mount	
	LMU18	16 x 16-bit Parallel Multiplier, 32 Outputs	
	Multiplier-A		
	LMA1009	12 x 12-bit Multiplier-Accumulator	
	LMA2009	12 x 12-bit Multiplier-Accumulator, Surface Mount	
	LMA1010	16 x 16-bit Multiplier-Accumulator	
	LMA2010	16 x 16-bit Multiplier-Accumulator, Surface Mount	
	Multiplier-Su		
	LMS12	12 x 12 + 26-bit Cascadable Multiplier-Summer, FIR	

۷

5.	REGISTER	PRODUCTS	
	Pipeline Reg	gisters	
	L29C520	4 x 8-bit Multilevel Pipeline Register (1-4 Stages)	
	L29C521	4 x 8-bit Multilevel Pipeline Register (1-4 Stages)	
	LPR520	4 x 16-bit Multilevel Pipeline Register (1-4 Stages)	
	LPR521	4 x 16-bit Multilevel Pipeline Register (1-4 Stages)	
	LPR200	8 x 16-bit Multilevel Pipeline Register (1-8 Stages)	
	LPR201	7 x 16-bit Multilevel Pipeline Register (1-7 Stages)	
	L29C524	14 x 8-bit Dual 7-Deep Pipeline Register (1-14 Stages)	
	L29C525	16 x 8-bit Dual 8-Deep Pipeline Register (1-16 Stages)	
	L10C11	4/8-bit Variable Length Shift Register (3-18 Stages)	
	Register File		
	LRF07	8 x 8-bit Register File (3-Port)	
	Shadow Reg	zisters	
	L29C818	8-bit Serial Scan Shadow Register	
6.	PERIPHER	AL PRODUCTS	
	L5380	SCSI Bus Controller	
	L53C80	SCSI Bus Controller	
7.	QUALITY	AND RELIABILITY	7-1
8.	TECHNOL	OGY AND DESIGN FEATURES	
		nd ESD Protection	
	-	sipation in LOGIC Devices Products	
9	PACKAGE	INFORMATION	9_1
		evices/MIL-STD-1835 Package Code Cross-Reference	
		Considerations	
		Aarking Guide	
	0	al Drawings	
10.	PRODUCT	LISTING	
11.	SALES OF	FICES	

#### Numeric Table of Contents

L10C11	18 x 8-bit Variable Length Shift Register	5-37
L10C23	64 x 1 Digital Correlator	
L29C101	16-bit ALU Slice (Quad 2901)	3-15
L29C520	4 x 8-bit Multilevel Pipeline Register (1-4 Stages)	<b>5-</b> 3
L29C521	4 x 8-bit Multilevel Pipeline Register (1-4 Stages)	
L29C524	14 x 8-bit Dual 7-Deep Pipeline Register (1-14 Stages)	5-27
L29C525	16 x 8-bit Dual 8-Deep Pipeline Register (1-16 Stages)	5-27
L29C818	8-bit Serial Scan Shadow Register	5-49
L4C381	16-bit Cascadable ALU	3-3
L5380	SCSI Bus Controller	6-3
L53C80	SCSI Bus Controller	6-3
LF2242	12/16-bit Half-Band Digital Filter	2-3
LF2246	11 x 10-bit Image Filter	. 2-11
LF2249	12 x 12-bit Digital Mixer	.2-19
LF2250	12 x 10-bit Matrix Multiplier	2-27
LF2272	Colorspace Converter/Corrector (3 x 12-bits)	2-43
LF43881	8 x 8-bit Digital Filter	. 2-51
LF43891	9 x 9-bit Digital Filter	2-63
LMA1009	12 x 12-bit Multiplier-Accumulator	4-55
LMA1010	16 x 16-bit Multiplier-Accumulator	4-63
LMA2009	12 x 12-bit Multiplier-Accumulator, Surface Mount	. 4-55
LMA2010	16 x 16-bit Multiplier-Accumulator, Surface Mount	4-63
LMS12	12 x 12 + 26-bit Cascadable Multiplier-Summer, FIR	. 4-71
LMU08	8 x 8-bit Parallel Multiplier, Signed	4-3
LMU112	12 x 12-bit Parallel Multiplier, Reduced Pinout	. 4-25
LMU12	12 x 12-bit Parallel Multiplier	.4-19
LMU16	16 x 16-bit Parallel Multiplier	. 4-31
LMU17	16 x 16-bit Parallel Multiplier, Microprogrammable	4-39
LMU18	16 x 16-bit Parallel Multiplier, 32 Outputs	4-47
LMU216	16 x 16-bit Parallel Multiplier, Surface Mount	4-31
LMU217	16 x 16-bit Parallel Multiplier, Microprogrammable, Surface Mount	4-39
LMU557	8 x 8-bit Parallel Multiplier, Latched Output	4-11
LMU558	8 x 8-bit Parallel Multiplier, Unregistered	4-11
LMU8U	8 x 8-bit Parallel Multiplier, Unsigned	
LPR200	8 x 16-bit Multilevel Pipeline Register (1-8 Stages)	5-17
LPR201	7 x 16-bit Multilevel Pipeline Register (1-7 Stages)	
LPR520	4 x 16-bit Multilevel Pipeline Register (1-4 Stages)	
LPR521	4 x 16-bit Multilevel Pipeline Register (1-4 Stages)	
LRF07	8 x 8-bit Register File (3-Port)	
LSH32	32-bit Cascadable Barrel Shifter	
LSH33	32-bit Cascadable Barrel Shifter with Registers	3-37





### **Ordering Information** 1 **Register Products Peripheral Products Quality and Reliability Package Information Product Listing** 11 Sales Offices

- **Video Imaging Products**
- **Arithmetic Logic Units & Special Arithmetic Functions** 
  - **Multipliers & Multiplier-Accumulators**

**Technology and Design Features** 



#### Ordering Information

1

Ī



----




#### TO CONSTRUCT A VALID PART NUMBER:

In order to construct a valid LOGIC Devices part number, begin with the generic number obtained from the data sheet header. To this number, append two or three characters from the tables below indicating the desired package code, temperature range, and screening. Finally, append one or two digits indicating the performance grade desired. Most devices are offered in several speed grades with the part number suffix indicating a critical path delay in nanoseconds.

#### FOR MORE INFORMATION ON AVAILABLE PART NUMBERS:

All products are not offered with all combinations of package styles, temperature ranges, and screening. The Ordering Information table on the last page of each data sheet indicates explicitly all valid combinations of package, temperature, screening, and performance codes for a given product.



\*Some devices are available in packages of two widths. For devices available in a single width, C, D, K, and P are used.





#### **Ordering Information**

#### **Video Imaging Products**

- **Arithmetic Logic Units & Special Arithmetic Functions** 
  - **Multipliers & Multiplier-Accumulators** 
    - **Register Products**
    - **Peripheral Products**
    - **Quality and Reliability**
    - **Technology and Design Features** 
      - **Package Information** 
        - **Product Listing** 
          - Sales Offices



\_\_\_\_

VID	DEO IMA	GING PRODUCTS	2-1
I	LF2242	12/16-bit Half-Band Digital Filter	2-3
I		11 x 10-bit Image Filter	
I	LF2249	12 x 12-bit Digital Mixer	2-19
I	LF2250	12 x 10-bit Matrix Multiplier	2-27
I		Colorspace Converter/Corrector (3 x 12-bits)	
I	LF43881	8 x 8-bit Digital Filter	2-51
I	LF43891	9 x 9-bit Digital Filter	2-63





#### FEATURES

- 66 MHz Clock Rate
- □ Passband (0 to  $0.22f_{\rm S}$ ) Ripple: ±0.02 dB
- □ Stopband  $(0.28f_{\rm S} \text{ to } 0.5f_{\rm S})$ Rejection: 59.4 dB
- User-Selectable 2:1 Decimation or 1:2 Interpolation
- 12-bit Two's Complement Input and 16-bit Output with User-Selectable Rounding to 9 through 16 Bits
- User-Selectable Two's Complement or Inverted Offset Binary Output Formats
- □ Three-State Outputs
- □ Replaces TRW/Raytheon TMC2242
- Deckage Styles Available:
  - 44-pin Plastic LCC, J-Lead

#### DESCRIPTION

The LF2242 is a linear-phase, halfband (low pass) interpolating/ decimating digital filter that, unlike intricate analog filters, requires no tuning. The LF2242 can also significantly reduce the complexity of traditional analog anti-aliasing prefilters without compromising the signal bandwidth or attenuation. This can be achieved by using the LF2242 as a decimating post-filter with an A/D converter and by sampling the signal at twice the rate needed. Likewise, by using the LF2242 as an interpolating pre-filter with a D/A converter, the corresponding analog reconstruction post-filter circuitry can be simplified.


The coefficients of the LF2242 are fixed, and the only user programming required is the selection of the mode (interpolate, decimate, or passthrough) and rounding. The asynchronous three-state output enable control simplifies interfacing to a bus.

Data can be input into the LF2242 at a rate of up to 66 million samples per second. Within the 66 MHz I/O limit, the output sample rate can be one-half, equal to, or two times the

input sample rate. Once data is clocked in, the 55-value output response begins after 6 clock cycles and ends after 60 clock cycles. The pipeline latency from the input of an impulse response to its corresponding output peak is 33 clock cycles.

The output data may be in either two's complement format or inverted offset binary format. To avoid truncation errors, the output data is always internally rounded before it is latched into the output register. Rounding is user-selectable, and the output data can be rounded from 16 bit values down to 9 bit values.


DC gain of the LF2242 is 1.0015 (0.0126 dB) in pass-through and decimate modes and 0.5007 (-3.004 dB) in interpolate mode. Passband ripple does not exceed  $\pm 0.02$  dB from 0 to  $0.22f_{\rm S}$  with stopband attenuation greater than 59.4 dB from  $0.28f_{\rm S}$  to  $0.5f_{\rm S}$  (Nyquist frequency). The response of the filter is -6 dB at  $0.25f_{\rm S}$ . Full compliance with CCIR Recommendation 601 (-12 dB at  $0.25f_{\rm S}$ ) can be achieved by cascading two devices serially.



= Video Imaging Products

10/05/93-LDS.2242-B





#### SIGNAL DEFINITIONS

#### Power

Vcc and GND

+5 V power supply. All pins must be connected.

#### Clock

CLK — Master Clock

The rising edge of CLK strobes all registers. All timing specifications are referenced to the rising edge of CLK.

#### SYNC - Synchronization Control

Incoming data is synchronized by holding SYNC HIGH on CLKN, and then by bringing SYNC LOW on CLKN+1 with the first word of input data. SYNC is held LOW until resynchronization is desired, or it can be toggled at half the clock rate. For interpolation ( $\overline{INT}$  = LOW), input data should be presented at the first rising edge of CLK for which SYNC is LOW and then at every alternate rising edge of CLK thereafter. SYNC is inactive if  $\overline{DEC}$  and  $\overline{INT}$  are equal (pass-through mode).

#### Inputs

SI11-0 — Data Input

12-bit two's complement data input port. Data is latched into the register on the rising edge of CLK. The LSB is SI0 (Figure 2).

#### Outputs

#### SO15-0 Data Output

The current 16-bit result is available on the SO15-0 outputs. The LF2242's limiter ensures that a valid full-scale (7FFF positive or 8000 negative) output will be generated in the event of an internal overflow. The LSB is SO0 (Figure 2).

#### Controls

INT — Interpolation Control

When INT is LOW and DEC is HIGH (Table 1), the device internally forces every other incoming data sample to zero. This effectively halves the input data rate and the output amplitude.

#### DEC — Decimation Control

When DEC is LOW and INT is HIGH (Table 1), the output register is strobed on every other rising edge of CLK (driven at half the clock rate), decimating the output data stream.

TABL	Е1.	MODE SELECTION
ĪNT	DEC	MODE
0	0	Pass-through*
0	1	Interpolate
1	0	Decimate
1	1	Pass-through*

\*Input and output registers run at full clock rate



FIGURE 2. INPUT AN	d Output Formats
[ <u>1</u> :	wo's Complement Input Format         1       10       9       8       3       2       1       0         2º       2-1       2 <sup>-2</sup> 2 <sup>-3</sup> 2 <sup>-8</sup> 2 <sup>-9</sup> 2 <sup>-10</sup> 2 <sup>-11</sup> ign)
Two's Complem	ent Output Format (TCO = 1, Non-interpolate)
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Two's Comple	ement Output Format (TCO = 1, Interpolate)
-	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Inverted Offset Bi	nary Output Format (TCO = 1, Non-interpolate)
:	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Inverted Offset	Binary Output Format (TCO = 1, Interpolate)

15	14	13	12	₩	3	2	1	0
21	2º	2-1	2-2		2-11	2-12	2-13	2-14
(Sigr	I)							

RND2-0 - Rounding Control

The rounding control inputs set the position of the effective LSB of the output data by adding a rounding bit to the internal bit position that is one below that specified by RND2-0. All bits below the effective LSB position are subsequently zeroed (Table 2).

#### TCO — Two's Complement Format Control

The TCO input determines the format of the output data. When TCO is HIGH, the output data is presented in two's complement format. When TCO is LOW, the data is in inverted offset binary format (all output bits are inverted except the MSB — the MSB is unchanged).

#### $\overline{OE}$ — Output Enable

When the  $\overline{OE}$  signal is LOW, the current data in the output register is available on the SO15-0 pins. When  $\overline{OE}$  is HIGH, the outputs are in a high-impedance state.

RND2-0	SO15	SO14	SO13	SO12	•••	SO8	<b>SO</b> 7	SO6	SO5	SO4	SO3	SO <sub>2</sub>	SO1	SO0
000	х	х	Х	х	•••	х	Х	х	х	Х	Х	Х	Х	R
001	X	х	Х	х	•••	х	Х	х	х	Х	Х	Х	R	0
010	х	х	х	х	•••	х	х	х	х	х	X	R	0	0
011	х	х	Х	х	•••	х	Х	х	х	Х	R	0	0	0
100	х	х	Х	х	•••	х	Х	х	х	R	0	0	0	0
101	х	х	Х	х	•••	х	Х	х	R	0	0	0	0	0
110	х	х	Х	х	•••	х	Х	R	0	0	0	0	0	0
111	х	х	х	х	•••	х	R	0	0	0	0	0	0	0

'R' indicates the half-LSB rounded bit (effective LSB position)



MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	
Input signal with respect to ground	0.5 V to Vcc + 0.5 V
Signal applied to high impedance output	0.5 V to Vcc + 0.5 V
Output current into low outputs	25 m/
Latchup current	

<b>DPERATING CONDITIONS</b> To meet specified electrical and switching characteristics					
Mode	Temperature Range (Ambient)	Supply Voltage			
Active Operation, Commercial	0°C to +70°C	4.75 V ≤ <b>V</b> CC ≤ 5.25 V			
Active Operation, Military	-55°C to +125°C	4.50 V ≤ <b>V</b> CC ≤ 5.50 V			


ELECTRIC	CAL CHARACTERISTICS Ove	r Operating Conditions (Note 4)				
Symbol	Parameter	Test Condition	Min	Тур	Мах	Unit
<b>V</b> он	Output High Voltage	Vcc = Min., Iон = -2.0 mA	2.4			v
VOL	Output Low Voltage	VCC = Min., IOL = 4.0 mA			0.4	v
<b>V</b> iH	Input High Voltage		2.0		Vcc	v
Vi∟	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground $\leq$ VIN $\leq$ VCC (Note 12)			±10	μA
loz	Output Leakage Current	(Note 12)			±40	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)			140	mA
ICC2	Vcc Current, Quiescent	(Note 7)			10	mA
CIN	Input Capacitance	<b>T</b> A = 25°C, f = 1 MHz			10	pF
<b>C</b> OUT	Output Capacitance	<b>T</b> A = 25°C, f = 1 MHz			10	pF

= Video Imaging Products



#### SWITCHING CHARACTERISTICS

COMMERCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10 (ns)												
		LF2242										
		3	13	2	25	1	5					
Symbol	Parameter	Min	Max	Min	Max	Min	Max					
tcyc	Cycle Time	33		25		15	, and the second					
tPW	Clock Pulse Width	10		10		7	2					
ts	Input Setup Time	10		8		6	2					
t∺	Input Hold Time	0		0		0						
tD	Output Delay		20		16		12					
tDIS	Three-State Output Disable Delay (Note 11)		15		15	2	12					
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		15		15	Q	12					



LF2242


= Video Imaging Products






E

#### 12/16-bit Half-Band Interpolating/ Decimating Digital Filter









#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

#### NCV<sup>2</sup>F 4

#### where

N = total number of device outputs C = capacitive load per output

- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 20 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1 µF ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.


10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from


the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.








= Video Imaging Products



LF2242





#### FEATURES

- 40 MHz Data and Coefficient Input and Computation Rate
- □ Four 11 x 10-bit Multipliers with Individual Data and Coefficient Inputs and a 25-bit Accumulator
- User-Selectable Fractional or Integer Two's Complement Data Formats
- □ Fully Registered, Pipelined Architecture
- □ Input and Output Data Registers, with User-Configurable Enables
- □ Three-State Outputs
- Fully TTL Compatible
- Ideally Suited for Image Processing and Filtering Applications
- Replaces TRW/Raytheon TMC2246
- Package Styles Available:
  - 120-pin Pin Grid Array
  - 120-pin Plastic Quad Flatpack


#### DESCRIPTION

The LF2246 consists of an array of four 11 x 10-bit registered multipliers followed by a summer and a 25-bit accumulator. All multiplier inputs are user accessible and can be updated every clock cycle with either fractional or integer two's complement data. The pipelined architecture has fully registered input and output ports and an asynchronous three-state output enable control to simplify the design of complex systems. The pipeline latency for all inputs is five clock cycles.

Storage for mixing and filtering coefficients can be accomplished by holding the data or coefficient inputs over multiple clock cycles. A 25-bit accumulator path allows cumulative word growth which may be internally rounded to 16 bits. Output data is updated every clock cycle and may be held under user control. All inputs, outputs, and controls are registered on the rising edge of clock, except for OEN. The LF2246 operates at a clock rate of 40 MHz over the full temperature and supply voltage ranges.

The LF2246 is applicable for performing pixel interpolation in image manipulation and filtering applications. The LF2246 can perform a bilinear interpolation of an image (4pixel kernels) at real-time video rates when used with an image resampling sequencer. Larger kernels or more complex functions can be realized by utilizing multiple devices.

Unrestricted access to all data and coefficient input ports provides the LF2246 with considerable flexibility in applications such as digital filters, adaptive FIR filters, mixers, and other similar systems requiring high-speed processing.





11 x 10-bit Image Filter

FIGURE 1A. INPUT FORMATS	
Data	Coefficient
Fractional Two's Comp	olement (FSEL = 0)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Integer Two's Comple	ement (FSEL = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
FIGURE 1B. OUTPUT FORMATS	
Fractional Two's Comp	plement (FSEL = 0)
15 14 13 12 11 10 9 8 7	
$-2^{6} 2^{5} 2^{4} 2^{3} 2^{2} 2^{1} 2^{0} 2^{-1} 2^{-1}$	- <sup>2</sup> 2 <sup>-3</sup> 2 <sup>-4</sup> 2 <sup>-5</sup> 2 <sup>-6</sup> 2 <sup>-7</sup> 2 <sup>-8</sup> 2 <sup>-9</sup>
(Sign)	
(Sign)	ement (FSEL = 1)
(Sign) Integer Two's Comple	ement (FSEL = 1) 7 6 5 4 3 2 1 0

#### SIGNAL DEFINITIONS

#### Power

Vcc and GND

+5 V power supply. All pins must be connected.

#### Clock

CLK — Master Clock

The rising edge of CLK strobes all enabled registers. All timing specifications are referenced to the rising edge of CLK.

#### Inputs

D19-0-D49-0 — Data Input

D1–D4 are 10-bit data input registers. The LSB is DN0 (Figure 1a).

C110–0–C410–0 — Coefficient Input

C1–C4 are 11-bit coefficient input registers. The LSB is CN0 (Figure 1a).

#### Outputs

#### S15-0 — Data Output

The current 16-bit result is available on the S15-0 outputs (Figure 1b).

#### Controls

ENB1-ENB4 — Input Enable

The ENBN (N = 1, 2, 3, or 4) input allows either or both the DN and CN registers to be updated on each clock cycle. When ENBN is LOW, registers DN and CN are both strobed by the next rising edge of CLK. When ENBN is HIGH and ENSEL is LOW, register DN is strobed while register CN is held. If both ENBN and ENSEL are HIGH, register DN is held, and register CN is strobed (Table 1).

#### ENSEL — Enable Select

The ENSEL input in conjunction with the individual input enables ENB1– ENB4 determines whether the data or the coefficient input registers will be held on the next rising edge of CLK (Table 1).

#### **OEN** — Output Enable

When the OEN signal is LOW, the current data in the output register is available on the S15-0 pins. When OEN is HIGH, the outputs are in a high-impedance state.

TABLE 1	. Input	REGISTER CONTROL
ENB1-4	ENSEL	INPUT REGISTER HELD
1	1	Data 'N'
1	0	Coefficient 'N'
0	х	None

X = "Don't Care" 'N' = 1, 2, 3, or 4

#### $\overline{OCEN}$ — Clock Enable

When the  $\overline{\text{OCEN}}$  input is LOW, the accumulator output is stored in the output register on the next rising edge of CLK. When  $\overline{\text{OCEN}}$  is HIGH, the contents of the output register is held. Accumulation continues internally as long as ACC is HIGH, despite the state of  $\overline{\text{OCEN}}$ .

#### FSEL — Format Select

When the FSEL input is LOW, the data input during the current clock cycle is assumed to be in fractional two's complement format, and the upper 16 bits of the accumulator are presented at the output. Rounding of the accumulator result to 16 bits is performed if the accumulator control input ACC is LOW. When FSEL is HIGH, the data input is assumed to be in integer two's complement format, and the lower 16 bits of the accumulator are presented at the output. No rounding is performed when FSEL is HIGH.

#### ACC — Accumulator Control

The ACC input determines whether internal accumulation is performed on the data input during the current clock cycle. If ACC is LOW, no accumulation is performed, the prior accumulated sum is cleared, and the current sum of products is output. If FSEL is also LOW, one-half LSB rounding to 16 bits is performed on the result. This allows summations without propagating roundoff errors. When ACC is HIGH, the emerging product is added to the sum of the previous products, without additional rounding.



11 x 10-bit Image Filter

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	
Input signal with respect to ground	0.5 V to Vcc + 0.5 \
Signal applied to high impedance output	0.5 V to Vcc + 0.5 \
Output current into low outputs	25 mA
Latchup current	

<b>OPERATING CONDITIONS</b> To meet specified electrical and switching characteristics									
Mode	Temperature Range (Ambient)	Supply Voltage							
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \text{V}\text{cc} \leq 5.25 \text{ V}$							
Active Operation, Military	–55°C to +125°C	$4.50~\text{V} \leq \text{V}\text{cc} \leq 5.50~\text{V}$							

ELECTRIC	CAL CHARACTERISTICS OVE	er Operating Conditions (Note 4)				
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
<b>V</b> он	Output High Voltage	Vcc = Min., Iон = -2.0 mA	2.4			v
<b>V</b> OL	Output Low Voltage	<b>V</b> CC = Min., IOL = 4.0 mA			0.4	v
<b>V</b> ін	Input High Voltage		2.0		Vcc	v
Vi∟	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground $\leq$ VIN $\leq$ VCC (Note 12)			±10	μA
loz	Output Leakage Current	(Note 12)			±40	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)			100	mA
ICC2	Vcc Current, Quiescent	(Note 7)			6	mA
CIN	Input Capacitance	<b>T</b> A = 25°C, f = 1 MHz			10	pF
COUT	Output Capacitance	<b>T</b> A = 25°C, f = 1 MHz			10	pF


= Video Imaging Products 12/17/93-LDS.2246-C DEVICES INCORPORATED

#### 11 x 10-bit Image Filter

LF2246

#### SWITCHING CHARACTERISTICS

Сомме	COMMERCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10 (ns)									
Symbol		LF2246–								
		3	3	25						
	Parameter	Min	Max	Min	Max					
tCYC	Cycle Time	33		25						
<b>t</b> PWL	Clock Pulse Width, LOW	15		10						
<b>t</b> PWH	Clock Pulse Width, HIGH	10		10						
ts	Input Setup Time	10		8						
tн	Input Hold Time	0		0						
tD	Output Delay		15		13					
tDIS	Three-State Output Disable Delay (Note 11)		15		15					
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		15		15					



#### 11 x 10-bit Image Filter

#### NOTES

DEVICES INCORPORATED

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

where

- N = total number of device outputs
- C = capacitive load per output
- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 30 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.


b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.


10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.










DEVICES INCORPORATED

11 x 10-bit Image Filter

120-pin		1	2	3	4	5	6	7	8	9	10	11	12	13	
	А			C ENB3	0 D47	) D45	() D42	0 D41	C410	<u>С</u> 48	) C46	() C43	) C40	<b>)</b> C32	
	В	0	0	ENB3 ENB4	$\odot$	D45 046	D42 D43	D41 D40	C410	C48 C47	C40 C44	C43 C42	C30	C35	
	С	) S15		0	O ENB1	$\odot$	0 D44	GND	O Vcc	0 C45	C41	) C31	() C33	() C36	
	D	) S13			9		KEY					) C34	() C37	() C39	
	E	() S11	() S12									() C38	C310	) D30	
	F G	$\bigcirc $		$\bigcirc \circ \circ \bigcirc$			T Throu	op Vie ah Pa		e			() D32 ()	⊖ D33	
	G H	) S7 ()	Sa C		(		Compo	-	-		t)	0 D35 ()	D36	D34	
	J	) % ()	S₅	Vcc VCC								GND	D38	D37	
	к	S4 S2 S2	S₃	GND								D27	D29	D39	
	L	S2 () S0	S1 () D17	D18 () D15	$\bigcirc$ D12	() C19	) GND		) C20	() C24	() C28	D23	D26 () D24	D28 () D25	
	м	D19	D17 D14	O18 D11	C110	C17	C15	C13	C20 C10	C24	C28 C25	C29	D24 D21	025 022	
	Ν	<b>)</b> D16	) D13	) D10	() C18	() C16	() C14	O C12	() C11	() C21	() C23	() C26	$\odot$	<b>O</b> C210	
4						Cera	mic F	Pin Gr (G4)	id Arr	ay					 
0°C to +70°	°С — Сомі	VERCIAL	SCRI	EENING		d at e									
5								46GC							



11 x 10-bit Image Filter





----



#### FEATURES

- 40 MHz Data and Computation Rate
- □ Two 12 x 12-bit Multipliers with Individual Data Inputs
- Separate 16-bit Input Port for Cascading Devices
- Independent, User-Selectable 1–16 Clock Pipeline Delay for Each Data Input
- User-Selectable Rounding of Products
- □ Fully Registered, Pipelined Architecture
- □ Three-State Outputs
- □ Fully TTL Compatible
- Replaces TRW/Raytheon TMC2249
- Package Styles Available:
  - 120-pin Pin Grid Array
  - 120-pin Plastic Quad Flatpack


#### DESCRIPTION

The LF2249 is a high-speed digital mixer comprised of two 12-bit multipliers and a 24-bit accumulator. All multiplier inputs are user accessible, and each can be updated on every clock cycle. The LF2249 utilizes a pipelined architecture with fully registered inputs and outputs and an asynchronous three-state output enable control for optimum flexibility.

Independent input register clock enables allow the user to hold the data inputs over multiple clock cycles. Each multiplier input also includes a user-selectable 1-16 clock pipeline delay. The output of each multiplier can be independently negated under user control for subtraction of products. The sum of the products can also be internally rounded to 16 bits during the accumulation process.

A separate 16-bit input port connected to the accumulator is included to allow cascading of multiple LF2249s. Access to all 24 bits of the accumulator is gained by switching between upper or lower 16-bit words. The accumulated output data is updated on every clock cycle.

All inputs and outputs of the LF2249 are registered on the rising edge of clock, except for  $\overline{OE}$ . Internal pipeline registers for all data and control inputs are provided to maintain



12/17/93-LDS.2249-D



synchronous operation between the incoming data and all available control functions. The LF2249 operates at a clock rate of 40 MHz over the full commercial temperature and supply voltage ranges.

Because of its flexibility, the LF2249 is ideally suited for applications such as image switching and mixing, digital quadrature mixing and modulating, FIR filtering, and arithmetic function and waveform synthesis.

#### SIGNAL DEFINITIONS

#### Power

Vcc and GND

+5 V power supply. All pins must be connected.

#### Clock

CLK — Master Clock

The rising edge of CLK strobes all enabled registers. All timing specifications are referenced to the rising edge of CLK.


#### Inputs


#### A11-0–D11-0 — Data Inputs

A11-0–D11-0 are 12-bit data input registers. Data is latched into the input registers on the rising edge of CLK. The contents of the input registers are clocked into the top of the corresponding 16-stage pipeline delay (pushing the contents of the register stack down one register position) on the next clock cycle if the pipeline register stack is enabled. The LSBs are A0-D0 (Figure 1a).

#### CAS15-0 — Cascade Data Input

CAS15-0 is the 16-bit cascade data input port. Data is latched into the register on the rising edge of CLK. The LSB is CAS0 (Figure 1a). I F2249





#### FIGURE 1B. OUTPUT FORMATS

	Sum Output (Upper 16 bits)														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0 2 <sup>8</sup>
–2 <sup>23</sup> (Sign		2 <sup>21</sup>	2 <sup>20</sup>	2 <sup>19</sup>	2 <sup>18</sup>	2 <sup>17</sup>	2 <sup>16</sup>	2 <sup>15</sup>	214	2 <sup>13</sup>	2 <sup>12</sup>	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>
	Sum Output (Lower 16 bits)														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2 <sup>14</sup>	2 <sup>13</sup>	<b>2</b> <sup>12</sup>	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>	2 <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	2 <sup>4</sup>	2 <sup>3</sup>	2²	2¹	2º

# Video Imaging Products

2<sup>15</sup>



#### Outputs

#### S15-0 — Data Output

The current 16-bit result is available on the S15-0 outputs. The output data may be either the upper or lower 16 bits of the accumulator <u>output</u>, depending on the state of <u>SWAP</u>. The LSB is S0 (Figure 1b).

#### Controls

#### ENA–END — Pipeline Register Enable

Input data in the N (N = A, B, C, or D) input register is latched into the corresponding pipeline register stack on each rising edge of CLK for which  $\overline{\text{ENN}}$  is LOW. Data already in the N register stack is pushed down one register position. When  $\overline{\text{ENN}}$  is HIGH, the data in the N pipeline register stack does not change, and the data in the N input register will not be stored in the register stack.

#### ADEL3-0–DDEL3-0 — Pipeline Delay Select

NDEL (N = A, B, C, or D) is the 4-bit registered pipeline delay select word. NDEL determines which stage of the N pipeline register stack is routed to the multiplier inputs. The minimum delay is one clock cycle (NDEL = 0000), and the maximum delay is 16 clock cycle (NDEL = 1111). Upon power up, the values of ADEL-DDEL and the contents of the pipeline register stacks are unknown and must be initialized by the user.

#### NEG1–NEG2 — Negate Control

The NEG1 and NEG2 controls determine whether a subtraction or accumulation of products is performed. When NEG1 is HIGH, the product  $A \times B$  is negated, causing the product to be subtracted from the accumulator contents. Likewise, when NEG2 is HIGH, the product  $C \times D$  is negated, causing the product to be subtracted as well. NEG1 and NEG2 determine the operation to be performed on the data input during the current clock cycle when ADEL–DDEL = 0000.

#### $\overline{CASEN}$ — Cascade Enable

When  $\overline{\text{CASEN}}$  is LOW, data being input on the CAS15-0 inputs during that clock cycle will be registered and accumulated internally. When  $\overline{\text{CASEN}}$  is HIGH, the CAS15-0 inputs are ignored.

#### FT — Feedthrough Control

When FT is LOW and ADEL–DDEL = 0000, data being input on the CAS15-0 inputs is delayed three clock cycles to align the data with the data being input on the A11-0–D11-0 inputs. When FT is HIGH, the cascade data being input is routed around the three delay registers to simplify the cascading of multiple devices.

# 12 x 12-bit Digital Mixer

#### ACC — Accumulator Control

The ACC input determines whether internal accumulation is performed on the data input during the current clock cycle. If ACC is LOW, no accumulation is performed, the prior accumulated sum is cleared, and the current sum of products is output. When ACC is HIGH, the emerging products are added to the sum of the previous products.

#### RND — Rounding Control

When RND is HIGH, the sum of the products of the data being input on the current clock cycle will be rounded to 16 bits. To avoid the accumulation of roundoff errors, rounding is only performed during the first cycle of each accumulation process.

#### SWAP — Output Select

The SWAP control allows the user to access all 24 bits of the accumulator output by switching between upper and lower 16-bit words. When SWAP is HIGH, the upper 16 bits of the accumulator are always output. When SWAP is LOW, the lower 16 bits of the accumulator are output on every other clock cycle. As long as SWAP remains LOW, new output data will not be clocked into the output registers.

#### $\overline{OE}$ — Output Enable

When the  $\overline{OE}$  signal is LOW, the current data in the output registers is available on the S15-0 pins. When  $\overline{OE}$  is HIGH, the outputs are in a high-impedance state.



12 x 12-bit Digital Mixer

# MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	
Input signal with respect to ground	–0.5 V to Vcc + 0.5 V
Signal applied to high impedance output	0.5 V to Vcc + 0.5 V
Output current into low outputs	
Latchup current	

<b>OPERATING COND</b>	TIONS To meet specified e	electrical and switching	characteristics
		v	

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \text{V}\text{cc} \leq 5.25 \text{ V}$
Active Operation, Military	-55°C to +125°C	$4.50 \text{ V} \leq \text{V}\text{cc} \leq 5.50 \text{ V}$


ELECTRI	CAL CHARACTERISTICS OVE	er Operating Conditions (Note 4)				
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
<b>V</b> он	Output High Voltage	Vcc = Min., IOH = -2.0 mA	2.4			V
VOL	Output Low Voltage	Vcc = Min., IOL = 4.0 mA			0.4	v
<b>V</b> IH	Input High Voltage		2.0		Vcc	v
VIL	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground ≤ VIN ≤ VCC (Note 12)			±10	μA
loz	Output Leakage Current	(Note 12)			±40	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)			100	mA
ICC2	Vcc Current, Quiescent	(Note 7)			6	mA
CIN	Input Capacitance	<b>T</b> A = 25°C, f = 1 MHz			10	pF
COUT	Output Capacitance	<b>T</b> A = 25°C, f = 1 MHz			10	pF



12 x 12-bit Digital Mixer

# SWITCHING CHARACTERISTICS

Сомме	COMMERCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10 (ns)									
in differi				LF2	249-	<u></u>				
		4	0	3	13	2	25			
Symbol	Parameter	Min	Max	Min	Max	Min	Max			
tcyc	Cycle Time	40		33		25				
<b>t</b> PWL	Clock Pulse Width, LOW	15		15		10				
<b>t</b> PWH	Clock Pulse Width, HIGH	10		10		10				
ts	Input Setup Time	8		8		7				
tн	Input Hold Time	0		0		0				
tD	Output Delay		17		15		14			
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		15		15		15			
tDIS	Three-State Output Disable Delay (Note 11)		15		15		15			







# NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

$$\frac{\mathsf{N}\mathsf{C}\mathsf{V}^2\mathsf{F}}{4}$$

where

- N = total number of device outputs
- C = capacitive load per output
- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 25 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.


10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from


the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.










# LF2249



120-pin		1	2	3	4	5	6	7	8	9	10	11	12	13		
	А	0	0	0	0	0	0	0	0		0	0	0	0		
	^	DDELo	<b>DDEL3</b>	END	D2	D4	D7	D8	D10	() C11	C9	C6	Сз	Co		
	В		) ACC		$\bigcirc_{D}$	O D3	) D6	O D9	) D11	) C10	() C7	() C5	$\bigcap_{C^2}$	CDEL2		
	с	$\odot$	Õ		ODEL2		Õ	Õ	$\circ$	$\mathbf{O}$	$ \bigcirc_{C_4}^{C_7} $	$O_{C_1}^{\circ}$	$\odot$	0		
	D	S15	RND	CLK		D1	D5	GND	Vcc	C8	C4	C1	ENC	CDEL1		
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$												CASEN			
	F	0	S12 S10	C SND			_					Ö	CASO C	CAS1		
	0	S9	S10	Vcc			Top View CAS2 CA						CAS3	CAS4		
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$											CAS5				
	$H \left[ \begin{array}{c} \bigcirc & \bigcirc & \bigcirc \\ S_6 & S_5 & V_{CC} \end{array} \right] \left[ \begin{array}{c} (100, 100, 100, 100, 100, 100, 100, 100$															
	J	Õ	55 53	$\odot$									CAS	$\bigcirc$		
	K	$\bigcirc$ S4 $\bigcirc$ S2	S3	GND								CAS13		CAS10		
	к	52 S2	) S1									ADELo		CAS12		
2	L	⊖ S₀		O BDEL2	⊖ B0	) B4	) GND	) Vcc	) A9	$\hat{O}$	() A1	O ADEL3	) NC	CAS15		
	м	$\odot$	$\odot$	0	$\ddot{\mathbb{O}}$	Õ	$\odot$	0	Õ	A5	õ	Õ	Õ	$\mathbf{O}$		
	м		BDEL3	B1	Вз	B6	B8	<b>B</b> 10	<b>A</b> 10	<b>A</b> 7	A4	A0				
	OE       BDEL3       B1       B3       B6       B8       B10       A10       A7       A4       A0       ADEL2 ADEL1         N       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O       O <t< th=""><th></th><th></th><th></th></t<>															
d						Cera		Pin Gr (G4)	id Arı	ay						
0°C to +70°C	— Сом	MERCIAL	SCRI	EENING	ing an		y (9,809		04.5%	0.0 M						<u>De tropo</u>
3	noor <u>too to thing of d</u>	e <del>na se de la constance</del> de la constance de la constanc		tan ta anan i saya		مىد ئىلىمى بۇن		249GC			ندیک <sub>ور</sub> و محمد ا			a Katalan ya mataka a	ilondoid, ita - an	
								249GC 249GC								
'							LF22	4960	,25							

2

# 12 x 12-bit Digital Mixer





# LF2250 12 x 10-bit Matrix Multiplier

## FEATURES

- 40 MHz Data and Computation Rate
- Nine Multiplier Array with 12-bit Data and 10-bit Coefficient Inputs
- Separate 16-bit Cascade Input and Output Ports
- On-board Coefficient Storage
- □ Four User-Selectable Filtering and Transformation Functions:
  - 3 x 3 Matrix Multiplier
  - Cascadable 9-Tap FIR Filter
  - Cascadable 3 x 3 Convolver
  - Cascadable 4 x 2 Convolver
- □ Replaces TRW/Raytheon TMC2250
- DESC SMD No. 5962-93260
- Available 100% Screened to MIL-STD-883, Class B
- □ Package Styles Available:
  - 120-pin Pin Grid Array
  - 120-pin Plastic Quad Flatpack

### DESCRIPTION

The LF2250 is a high-speed matrix multiplier consisting of an array of nine 12 x 10-bit multipliers. Internal summing adders are also included to provide the configurations needed to implement matrix multiplications, cascadable FIR filters, and pixel convolvers.

The 3 x 3 matrix multiplier (triple dot product) configuration of the LF2250 allows users to easily perform threedimensional perspective translations or video format conversions at realtime video rates. By using the LF2250 in this configuration, conversions can be made from the RGB (color component) format to the YIQ (quadrature encoded chrominance) or YUV (color difference) formats and vice versa (YIQ or YUV to RGB).

In addition to color space conversions, the LF2250 offers a range of selectable configurations designed for filtering applications. When configured as a 9-tap FIR filter, the LF2250 automatically selects the necessary internal bus structure and inserts the appropriate data path delay elements. In addition, a 16-bit cascade input port allows for the creation of larger filters without a reduction in throughput.

Real-time video image filtering using the convolver modes of the LF2250 can provide edge detection, texture enhancement, and detail smoothing. Both pixel convolver configurations,  $3 \times 3$  and  $4 \times 2$ , deliver high-speed data manipulation in a single chip solution. By using the 16-bit cascade input port to cascade two devices, cubic convolutions ( $4 \times 4$ -pixel) can be easily accommodated with no decrease in throughput rates.

All inputs and outputs, as well as all control lines, are registered on the rising edge of clock. The LF2250 operates at clock rates up to 40 MHz over the full commercial temperature and supply voltage ranges.




TABLE 1.	MODE SELECTION
MODE1-0	OPERATING MODE
00	3 x 3 Matrix Multiplier
01	9-Tap FIR Filter
10	3 x 3 Convolver
11	4 x 2 Convolver

#### **OPERATING MODES**

The LF2250 can realize four different user-selectable digital filtering architectures as determined by the state of the mode (MODE1-0) inputs. Upon selection of the desired function, the LF2250 automatically chooses the appropriate internal data paths and input/output bus structure. Table 1 details the modes of operation.

#### DATA FORMATTING

The coefficient input ports (KA, KB, KC) are 10-bit fractional two's complement format regardless of the operating mode. The data input ports (A, B, C) are 12-bit integer two's complement format regardless of the operating mode.

In the matrix multiplier mode (Mode 00), the data output ports (X, Y, Z) are 12-bit integer two's complement format. In the FIR filter and convolver modes (Modes 01, 10, 11), the X, Y, and Z ports are configured as the cascade-in (CASIN15-0) and cascadeout (CASOUT15-0) ports. These ports assume 16-bit (12-bit integer, 4-bit fractional) two's complement data on both the inputs and outputs. Table 2 shows the data port formatting for each of the four operating modes.

### **BIT WEIGHTING**

The internal sum of products of the LF2250 can grow to 23 bits. However, in order to keep the output format of the matrix multiply mode (Mode 00) identical to the input format, the X, Y, and Z outputs are truncated to 12-bit integer words. In the filter modes (Modes 01, 10, 11), the cascade output is always half-LSB rounded to 16 bits (12 integer bits and 4 fractional bits). The user may half-LSB round the output to any size less than 16 bits by simply forcing a "1" into the bit position of the cascade input immediately below the desired LSB. For example, if half-LSB rounding to 12 bits is desired, then a "1" must be forced into the CASIN3 bit position (CASOUT4 would then be the LSB).

In all four modes, the user may adjust the bit weighting, by applying an identical scaling correction factor to both the input and output data streams. If the coefficients are rescaled, then the relative weightings of the cascade-in and cascade-out ports will differ accordingly. Figure 1 illustrates the input and output bit weightings for all four modes.

### DATA OVERFLOW

Because the LF2250's matched input and output data formats accommodate unity gain (0 dB), input conditions that could lead to numeric overflow may exist. To ensure that no overflow conditions occur, the user must be aware of the maximum input data and coefficient word sizes allowable for each specific algorithm being performed.

# 12 x 10-bit Matrix Multiplier

#### SIGNAL DEFINITIONS

#### Power

VCC and GND

+5 V power supply. All pins must be connected.

#### Clock

CLK — Master Clock

The rising edge of CLK strobes all enabled registers. All timing specifications are referenced to the rising edge of CLK.

#### Inputs

A11-0, B11-0, C11-0 — Data Inputs

A, B, and C are the 12-bit registered data input ports. Data presented to these ports is latched into the multiplier input registers for the current operating mode (Table 1). In the filter modes (Modes 01, 10, 11), the rising edge of CLK internally right-shifts new data to the next filter tap.

#### KA9-0, KB9-0, KC9-0 - Coefficient Inputs

KA, KB, and KC are the 10-bit registered coefficient input ports. Data presented to these ports is latched into the corresponding internal coefficient register set defined by CWE1-0 (Table 4) on the next rising edge of CLK. Table 3 shows which coefficient registers are available for each coefficient input port.

TABLE 2.	DAT	A PORT	FORMA	TTING	And a second second						
						PIN	AMES				
MODE1-0	<b>A</b> 11-0	<b>B</b> 11-0	C11-0	KA9-0	KB9-0	KC9-0	XC11-0	YC11-8	Y7-4	YC3-0	ZC11-0
00	<b>A</b> 11-0	B11-0	C11-0	KA9-0	KB9-0	KC9-0	<b>X</b> 11-0	<b>Y</b> 11-8	Y7-4	<b>Y</b> 3-0	Z11-0
01	<b>A</b> 11-0	<b>A</b> 11-0	NC	KA9-0	KB9-0	KC9-0	CASIN15-4	CASIN3-0	NC	CASOUT <sub>3-0</sub>	CASOUT15-4
10	<b>A</b> 11-0	B11-0	C11-0	KA9-0	KB9-0	KC9-0	CASIN15-4	CASIN3-0	NC	CASOUT <sub>3-0</sub>	CASOUT15-4
11	<b>A</b> 11-0	B11-0	NC	KA9-0	KB9-0	KC9-0	CASIN15-4	CASIN3-0	NC	CASOUT3-0	CASOUT15-4



# 12 x 10-bit Matrix Multiplier

Figure 1a. Input Formats
Data Input (All Modes)
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
Coefficient Input (All Modes)
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
Cascade Input (Modes 01, 10, 11)
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
Internal Sum (All Modes)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
FIGURE 1B. OUTPUT FORMATS
Result (Mode 00)
$\begin{array}{ cccccccccccccccccccccccccccccccccccc$
Cascade Out (Modes 01, 10, 11)
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

CASOUT15-0 — Cascade Output

In the filter modes (Modes 01, 10, 11), the 12-bit Z port and four bits of the Y port are internally reconfigured as the 16-bit registered cascade output port.

**NOTE:** The X, Y, and Z ports are automatically reconfigured by the LF2250 as the cascade-in and cascade-out ports as required for each operating mode. Because both the X and Z ports are used for the cascade ports, all X port pins and all Z port pins are labelled as XC and ZC, respectively. All Y port pins that are used for the cascade ports are labelled as YC. Those Y port pins which are not used for the cascade ports are labelled as Y.

#### Controls

MODE1-0 — Mode Select

The registered mode select inputs determine the operating mode of the LF2250 (Table 1) for data being input on the next clock cycle. When switching between modes, the internal pipeline latencies of the device must be observed. After switching operating modes, the user must allow enough clock cycles to pass to flush the internal registers before valid data will appear on the outputs.

#### CWE1-0 — Coefficient Write Enable

The registered coefficient write enable inputs determine which internal coefficient register set to update (Table 4) on the next clock cycle.

TABLE 3. COEFFICIENT INPUTS							
INPUT PORT	REG. AVAILABLE						
KA	KA1, KA2, KA3						
KB	KB1, KB2, KB3						
KC	KC1, KC2, KC3						

#### CASIN15-0 — Cascade Input

-2<sup>11</sup> 2<sup>10</sup> 2<sup>9</sup>

(Sign)

In the filter modes (Modes 01, 10, 11), the 12-bit X port and four bits of the Y port are internally reconfigured as the 16-bit registered cascade input port. Data presented to this port will be added to the internal sum of products.

2<sup>8</sup> 2<sup>7</sup>

 $2^{6}$   $2^{5}$   $2^{4}$   $2^{3}$   $2^{2}$   $2^{1}$ 

#### Outputs

#### X11-0, Y11-0, Z11-0 — Data Outputs

20 2-1 2-2 2-3 2-4

X, Y, and Z are the 12-bit registered output ports for the matrix multiply mode (Mode 00). These ports are automatically reconfigured for the filter modes (Modes 01, 10, 11) as the cascade-in and cascade-out ports.

TABLE 4.	COEFF. REG. UPDATE
CWE1-0	COEFFICIENT SET
00	Hold All Registers
01	KA1, KB1, KC1
10	KA2, KB2, KC2
11	KA3, KB3, KC3

#### **DETAILS OF OPERATION**

#### 3 x 3 Matrix Multiplier — Mode 00

In this mode, all three input ports (A, B, C) and all three output ports (X, Y, Z) are utilized to implement a 3 x 3 matrix multiplication (triple dot product). Each truncated 12-bit output is the sum of all three input words multiplied by the appropriate coefficients (Table 5). The pipeline latency for this mode is five clock cycles. Therefore, the sum of products will be output five clock cycles after the input data has been latched. New output data is subsequently available every clock cycle thereafter.

#### 9-Tap FIR Filter — Mode 01

This mode utilizes the 12-bit A and B data input ports as well as the 16-bit CASIN port. The input data should be presented to the A and B ports simultaneously. The resulting 9-sample response, which is half-LSB rounded to 16 bits, begins after five clock cycles and ends after 13 clock cycles (Table 5). The pipeline latency from the input of an impulse response to the center of the output response is nine clock cycles. The latency from the CASIN port to the CASOUT port is four clock cycles. New output data is available every clock cycle.

#### 3 x 3-Pixel Convolver — Mode 10

When configured in this mode, line delayed data is loaded through the A, B, and C input ports. During each cycle, a new rounded 16-bit output (comprising of the summation of the multiplications of the last nine data inputs with their related coefficients) becomes available (Table 5). The CASIN term is also added to each new output. The internal bus structure and pipeline delays allow new input data to be added every cycle while maintaining the structure of the filtering operation. This addition of new data every cycle produces the effect of the convolution window moving to the next pixel column.


#### 4 x 2-Pixel Convolver — Mode 11

Using the A and B ports, input data is loaded and multiplied by the onboard coefficients. These products are then summed with the CASIN data and rounded to create the 16-bit output. The cascade ports allow multiple devices to be used together for use with larger kernels. As with Mode 10, each cycle results in a 16-bit output created from the products and summations performed.

TABLE 5. LA	TENCY EQUATIONS
	3 x 3 Matrix Multiplier Mode 00
X(r	+4) = A(n)KA1(n) + B(n)KB1(n) + C(n)KC1(n)
Y(r	+4) = A(n)KA2(n) + B(n)KB2(n) + C(n)KC2(n)
Z(n	(+4) = A(n)KA3(n) + B(n)KB3(n) + C(n)KC3(n)
	9-Tap FIR Filter Mode 01
CASOUT(n+12)	= $A(n+8)KA3(n+8) + A(n+7)KA2(n+7) + A(n+6)KA1(n+6)$
	+ B(n+5)KB3(n+8) + B(n+4)KB2(n+7) + B(n+3)KB1(n+6)
	+ B(n+2)KC3(n+8) + B(n+1)KC2(n+7) + B(n)KC1(n+6)
	+ CASIN(n+9)
	3 x 3-Pixel Convolver — Mode 10
CASOUT(n+6)	= A(n+2)KA3(n+2) + A(n+1)KA2(n+1) + A(n)KA1(n)
	+ B(n+2)KB3(n+2) + B(n+1)KB2(n+1) + B(n)KB1(n)
	+ C(n+2)KC3(n+2) + C(n+1)KC2(n+1) + C(n)KC1(n)
	+ CASIN(n+3)
	4 x 2-Pixel Convolver — Mode 11
CASOUT(n+7)	= $A(n+3)KA3(n+3) + A(n+2)KA2(n+2) + A(n+1)KA1(n+1)$
	+ A(n)KC3(n+3) + B(n+3)KB3(n+3) + B(n+2)KB2(n+2)
	+ B(n+1)KB1(n+1) + B(n)KC1(n+1)
	+ CASIN(n+4)



12 x 10-bit Matrix Multiplier




= Video Imaging Products 03/11/94-LDS.2250-D

# LOGIC


DEVICES INCORPORATED

12 x 10-bit Matrix Multiplier






2



# LOGIC

DEVICES INCORPORATED





Storage temperature	65°C to +150°C
Operating ambient temperature	–55°C to +125°C
VCC supply voltage with respect to ground	
Input signal with respect to ground	0.5 V to Vcc + 0.5 V
Signal applied to high impedance output	0.5 V to Vcc + 0.5 V
Output current into low outputs	
Latchup current	

<b>OPERATING CONDITIONS</b> To meet spec	istics	
Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \text{V}\text{cc} \leq 5.25 \text{ V}$
Active Operation, Military	-55°C to +125°C	$4.50 \text{ V} \leq \textbf{V}\text{CC} \leq 5.50 \text{ V}$

	_			_		
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
<b>V</b> он	Output High Voltage	Vcc = Min., IOH = -2.0 mA	2.4			v
VOL	Output Low Voltage	Vcc = Min., IOL = 4.0 mA			0.4	v
<b>V</b> ін	Input High Voltage		2.0		Vcc	v
Vi∟	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground $\leq$ VIN $\leq$ VCC (Note 12)			±10	μA
loz	Output Leakage Current	(Note 12)			±40	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)			160	mA
ICC2	Vcc Current, Quiescent	(Note 7)			12	mA
CIN	Input Capacitance	<b>T</b> <sub>A</sub> = 25°C, f = 1 MHz			10	pF
<b>С</b> оит	Output Capacitance	<b>T</b> A = 25°C, f = 1 MHz			10	pF



# 12 x 10-bit Matrix Multiplier


# SWITCHING CHARACTERISTICS


Сомме	RCIAL OPERATING RANGE (0°C to +70°C) Note	es 9, 10 (ns)				
			LF2	250-		
			33	25		
Symbol	Parameter	Min	Max	Min	Max	
tCYC	Cycle Time	33		25		
<b>t</b> PWL	Clock Pulse Width, LOW	15		10		
<b>t</b> PWH	Clock Pulse Width, HIGH	10		10		
ts	Input Setup Time	8		6	,	
t∺	Input Hold Time	0		0		
tD	Output Delay		18		16	

MILITAR	Y OPERATING RANGE (-55°C to +125°C) Not	es 9, 10 (ns)			
			LF2	250-	
Symbol         Parameter           tcyc         Cycle Time	3	33	2	5	
Symbol	Parameter	Min	Max	Min	Max
tCYC	Cycle Time	33		25	
<b>t</b> PWL	Clock Pulse Width, LOW	15		10	
<b>t</b> PWH	Clock Pulse Width, HIGH	10		10	
ts	Input Setup Time	12		9	
t∺	Input Hold Time	0		0	
tD	Output Delay		25		20




12 x 10-bit Matrix Multiplier






2









# 12 x 10-bit Matrix Multiplier

# NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

$$\frac{NCV^2F}{4}$$

where

N = total number of device outputs

- C = capacitive load per output
- V =supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 20 MHz clock rate.

7. Tested with all inputs within 0.1 V of **V**CC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.


10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from


the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.










120-pin		1	2	3	4	5	6	7	8	9	10	11	12	13		
	А	XC7	С хсэ		MODE		$O_{C^8}$	() C7	<b>○</b> C5	$\bigcirc_{C_3}$	() C1	) B10	) B7	О В4		
	В	XC4	) XC5	⊖ xc₃	) XC11	MODE		$\bigcirc_{C_6}$	) C4	$\bigcap_{C^2}$	) B11	O B9	$\bigcirc$ B6	<u>С</u> В2		
	С	XC1	) XC2	∭ XC6	O Vcc	GND	) C10			$\mathbf{O}_{\mathbf{C}_{0}}$		O B5	⊖ B3	O B1		
	D	0	$\odot$	$\odot$	õ				<b>V</b> CC			$\odot$	0	0		
	Е	YC11	XC0	XC₃	7	×	KEY					CLK	Bo			
	F	YC9	YC10									A11	Ă9 ()	A8 ()		
		<b>Y</b> 7	YC8	Vcc				op Vie Igh Pa		•		<b>A</b> 7	<b>A</b> 6	A5		
	G		$\bigcup_{Y_6}$	() GND	(			onent			it)	C) A3	) A2	() A4		
	н		⊖ YC₀									) GND		O A1		
	J	YC1	⊖ YC2	() GND								С	CWE1	CWE0		
	K	0	$\odot$	$\odot$								$\odot$	$\odot$	0		
	L	YC₃	zc₀ ᢕ	ZC₃	0	0	0	0	0	0	0	KA₄	KA7			
	м	ZC1	ZC4	ZC6	GND	KČ0	GND	Vcc	KB0	KB4	KB8	KĀ1	KĀ5	KĂ6		
			ZC7	ZC9	ZC11	KC2	KC4	KC6	KC9	KB2	KB5	KB9	KA2	KАз		
	N	ZC5	C) ZC8	) ZC10		С₃ кс₃	С₅ КС₅	С7 КС7	C8 KC8	C) KB1	⊖ KB₃	С) КВ6	КВ7	C KA0		
d						Cera		Pin Gr (G4)	id Arr	ay						
0°C to +7	0°С — Сом	MERCIAL	SCRI	EENING	3											
6								50GC								
		_		2.00.000.000							Account of the second					
-55°C to	+125°C — (	COMMER	RCIAL	SCREE	NING	en hoge	1 F22	50GN	33	Soldie,	Necder	and the second	i new g	Augusoff (1996)	nietherheiter i s	here e sourcesta
5								50GN								
-55°C to	+125°C — I	MII - ST	'D-88	3 Co		JT	(PRO-			- and the second se						-104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 - 104 -
6			0.00	000	WI 6370		LF22	50GM	B33							
5							LF22	50GM	B25							
1																



2

12 x 10-bit Matrix Multiplier







# FEATURES

- 40 MHz Data and Computation Rate
- Full Precision Internal Calculations with Output Rounding
- On-board 10-bit Coefficient Storage
- Overflow Capability in Low Resolution Applications
- Two's Complement Input and Output Data Format
- 3 Simultaneous 12-bit Channels (64 Giga Colors)
- □ Applications:
  - Component Color Standards Translations (RGB, YIQ, YUV)
  - Color-Temperature Conversion
  - Image Capturing and Manipulation
  - Composite Color Encoding/ Decoding
  - Three-Dimensional Perspective Translation
- □ Replaces TRW/Raytheon TMC2272
- 120-pin Pin Grid Array

### DESCRIPTION


The LF2272 is a high-speed digital colorspace converter/corrector consisting of three simultaneous 12-bit input and output channels for functionality up to 64 Giga (2<sup>36</sup>) colors. Some of the applications the LF2272 can be used for include phosphor colorimetry correction, image capturing and manipulation, composite color encoding/decoding, color matching, and composite color standards conversion/transcoding.

The 3 x 3 matrix multiplier (triple dot product) allows users to easily perform three-dimensional perspective translations or video format conversions at real-time video rates. By using the LF2272, conversions can be made from the RGB (color component) format to the YIQ (quadrature encoded chrominance) or YUV (color difference) formats and vice versa (YIQ or YUV to RGB). Differing signal formats in each stage of a system can be disregarded. For example, using an LF2272 at each format interface allows each stage of a system to operate on the data while in the appropriate format.

All inputs and outputs, as well as all control lines, are registered on the rising edge of clock. The LF2272 operates at clock rates up to 40 MHz over the full commercial temperature and supply voltage ranges. A narrower data path can be used to allow the LF2272 to work with many different imaging applications.

#### DETAILS OF OPERATION

All three input ports (A, B, C) and all three output ports (X, Y, Z) are utilized to implement a  $3 \times 3$  matrix multiplication (triple dot product). Each truncated 12-bit output is the sum of all three input words multiplied by the appropriate coefficients (Table 1). The pipeline latency is five clock cycles. Therefore, the sum of





products will be output five clock cycles after the input data has been registered. New output data is subsequently available every clock cycle thereafter.

#### **DATA FORMATTING**

The data input ports (A, B, C) and data output ports (X, Y, Z) are 12-bit integer two's complement format.

The coefficient input ports (KA, KB, KC) are 10-bit fractional two's complement format. Refer to Figures 1a and 1b.

#### **BIT WEIGHTING**

The internal sum of products of the LF2272 can grow to 23 bits. However, in order to keep the output format identical to the input format, the X, Y, and Z outputs are rounded to 12-bit integer words. The rounding is done only at the final output stage to allow accuracy, with correct rounding and overflow, for applications requiring less than 12-bit integer words. The user may adjust the bit weighting by applying an identical scaling correction factor to both the input and output data streams.

 TABLE 1.
 LATENCY EQUATIONS

 X(n+4) = A(n)KA1(n) + B(n)KB1(n) + C(n)KC1(n) 

 Y(n+4) = A(n)KA2(n) + B(n)KB2(n) + C(n)KC2(n) 

 Z(n+4) = A(n)KA3(n) + B(n)KB3(n) + C(n)KC3(n)


#### DATA OVERFLOW


Because the LF2272's matched input and output data formats accommodate unity gain (0 dB), input conditions that could lead to numeric overflow may exist. To ensure that no overflow conditions occur, the user must be aware of the maximum input data and coefficient word sizes allowable for each specific algorithm being performed.

2-44

#### SYSTEMS SMALLER THAN 12-BITS

Using a data path less than 12-bits requires the input data to be right justified and sign extended to 12-bits because the LF2272 carries out all calculations to full precision. Since all least-significant bits are used, the desired X, Y, and Z outputs are rounded correctly and upper-order output bits are used for overflow.





### = Video Imaging Products

Colorspace Converter/ Corrector (3 x 12-bits)



#### SIGNAL DEFINITIONS

#### Power

VCC and GND

+5 V power supply. All pins must be connected.

#### Clock

CLK — Master Clock

The rising edge of CLK strobes all enabled registers. All timing specifications are referenced to the rising edge of CLK.

#### Inputs

A11-0, B11-0, C11-0 — Data Inputs

A, B, and C are the 12-bit registered data input ports. Data presented to these ports is latched into the multiplier input registers.

KA9-0, KB9-0, KC9-0 - Coefficient Inputs

KA, KB, and KC are the 10-bit registered coefficient input ports. Data presented to these ports is latched into the corresponding internal coefficient register set defined by CWEL1-0 (Table 3) on the next rising edge of CLK. Table 2 shows which coefficient registers are available for each coefficient input port.

TABLE 2. C	OEFFICIENT INPUTS
INPUT PORT	REG. AVAILABLE
KA	KA1, KA2, KA3
КВ	KB1, KB2, KB3
KC	KC1, KC2, KC3

#### Outputs

X11-0, Y11-0, Z11-0 — Data Outputs

X, Y, and Z are the 12-bit registered data output ports.

#### Controls

CWEL1-0 — Coefficient Write Enable


The registered coefficient write enable inputs determine which internal coefficient register set to update (Table 3) on the next clock cycle.

# Colorspace Converter/ Corrector (3 x 12-bits)

I F227

TABLE 3.	COEFF. REG. UPDATE
CWEL1-0	COEFFICIENT SET
00	Hold All Registers
01	KA1, KB1, KC1
10	KA2, KB2, KC2
11	КАЗ, КВЗ, КСЗ







# MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	−65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	0.5 V to Vcc + 0.5 V
Signal applied to high impedance output	0.5 V to Vcc + 0.5 V
Output current into low outputs	25 mA
Latchup current	


Mode	Temperature Range (Ambient)	Supply Voltage			
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \le V \text{CC} \le 5.25 \text{ V}$			
Active Operation, Military	–55°C to +125°C	4.50 V ≤ <b>V</b> CC ≤ 5.50 V			

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
<b>V</b> он	Output High Voltage	Vcc = Min., IOH = -2.0 mA	2.4			v
VOL	Output Low Voltage	Vcc = Min., IOL = 4.0 mA			0.4	v
<b>V</b> IH	Input High Voltage		2.0		Vcc	v
Vi∟	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground $\leq$ <b>V</b> IN $\leq$ <b>V</b> CC (Note 12)			±10	μA
loz	Output Leakage Current	(Note 12)			±40	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)			160	mA
ICC2	Vcc Current, Quiescent	(Note 7)			12	mA
CIN	Input Capacitance	<b>T</b> A = 25°C, f = 1 MHz			10	pF
<b>C</b> OUT	Output Capacitance	<b>T</b> A = 25°C, f = 1 MHz			10	pF

2

# SWITCHING CHARACTERISTICS

COMMERCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10 (ns)									
		LF2272–							
		33			25				
Symbol	Parameter	Min	Max	Min	Max				
tCYC	Cycle Time	33		25					
<b>t</b> PWL	Clock Pulse Width, LOW	15		10					
<b>t</b> PWH	Clock Pulse Width, HIGH	10		10					
ts	Input Setup Time	8		6					
tΗ	Input Hold Time	0		0					
tD	Output Delay		18		16				



# NOTES

DEVICES INCORPORATED

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

$$\frac{NCV^2F}{4}$$

where

N = total number of device outputs

- C = capacitive load per output
- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 20 MHz clock rate.

7. Tested with all inputs within 0.1 V of **V**CC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu F$  ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.


b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.


10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.









120-pin		1	2	3	4	5	6	7	8	9	10	11	12	13		
	. [	~	~	~	~	~	~	~	~	0	~	~		0		
	A	<b>)</b> X7	) X9	) X10	MODE		$\bigcirc_{C_8}$	) C7	$\bigcirc_{C_5}$	$O_{C_3}$	$O_{C1}$	) B10	) B7	<b>)</b> B4		
	В	Õ	Õ	$O_{X_8}$	) X11	MODE	$O_1$	() C6	() C4	() C2	) B11	C B9	$\bigcirc$ B <sub>6</sub>	O B2		
	с	Ô	õ	$\hat{O}_{X_6}$	0	0	0	0	$\odot$	$\odot$	0	O B5	⊖ B3	0		
	D	X4 () X1 ()	X2	X6 ()		GND	C10	GND	Vcc	Co	B8	B₅	B₃	B1		
	_	Y11	Xo	Хз	Š	$\sim$	KEY						O B0	A10		
	E	() Y9		) GND								() A11	ن A9	C A8		
	F	Õ	$\bigcup_{Y_8}$	$\odot$			т	op Vi	-w			Õ	Q	0		
	G	O <sub>Y7</sub> O	$\overset{Y8}{\bigcirc}$	Vcc				igh Pa		е		A7	$\overset{A6}{\bigcirc}$	A₅		
		Y5 Y4	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$									A4				
	н	<u>у</u> Ү4	$\bigcup_{Y_0}$	) Vcc							$\odot$	$\odot$	O A1			
	J	O Y1		) GND												
	к	$O_{Y_3}$	Ô	0								0	$\odot$	0		
	L	Y <sub>3</sub>	Zo	Z <sub>3</sub>	0	0	0	0	0	0	0	KA₄	KA7	KA9		
	_	$\bigcirc$ Z1 $\bigcirc$ Z2	Z4		GND	KC0	GND	Vcc	KB0	KB4	KB8	KA1	KA5	KA6		
	М	U Z2		) Z9	) Z11	⊖ KC2	С кс₄	С КС6	С) КС9	O KB2	⊖ ĸB₅	С) КВ9	⊖ KA2	C) KA3		
	N	<b>)</b> Z5	$\bigcirc_{Z_8}$	) Z10	C) KC1	⊖ ĸc₃	⊖ ĸc₅	<b>О</b> КС7	С кСв	КВ1	С) кв₃	C) KB6	С КВ7	C KA0		
						Cera		Pin Gr	id Arı	ray						
d 0°C to +70°(	С — Соми	AERCIAI	SCR	FENIN		Parte		(G4)		1000	- Series				Appropriate and	an unda
6	e e e e e	Lineira				00404003	LF22	272GC	:33							19691 - 26673
5							LF22	272GC	25							



#### FEATURES


- □ 30 MHz Maximum Sampling Rate
- 240 MHz Multiply-Accumulate Rate
- 8 Filter Cells
- 8-bit Unsigned or Two's Complement Data
- 8-bit Unsigned or Two's Complement Coefficients
- □ 26-bit Data Outputs
- Shift-and-Add Output Stage for Combining Filter Outputs
- □ Expandable Data Size, Coefficient Size, and Filter Length
- User-Selectable 2:1, 3:1, or 4:1 Decimation
- □ Available 100% Screened to MIL-STD-883, Class B
- Replaces Harris HSP43881 and HSP43881/883
- Package Styles Available:
  - 84-pin Plastic LCC, J-Lead
  - 100-pin Plastic Quad Flatpack
  - 84-pin Ceramic PGA

### DESCRIPTION

The **LF43881** is a video-speed digital filter that contains eight filter cells (taps) cascaded internally and a shiftand-add output stage. An 8 x 8 multiplier, three decimation registers, and a 26-bit accumulator are contained in each filter cell. The output stage of the LF43881 contains a 26-bit accumulator which can add the contents of any filter stage to the output stage accumulator shifted right by 8 bits. 8-bit unsigned or two's complement format for data and coefficients can be independently selected.

Expanded coefficients and word sizes can be processed by cascading multiple LF43881s to implement larger filter lengths without affecting the sample rate. By reducing the sample rate, a single LF43881 can process larger filter lengths by using multiple passes. The sampling rate can range from 0 to 30 MHz. Over 1000 taps may be processed without overflows due to the architecture of the device.


The output sample rate can be reduced to one-half, one-third, or onefourth the input sample rate by using the three decimation registers contained in every filter cell. Matrix multiplication, N x N spatial correlations/convolutions, and other 2-D operations for image processing can also be achieved using these registers.



LF43881

LOGIC DEVICES INCORPORATED

# 8 x 8-bit Digital Filter



LF43881

8 x 8-bit Digital Filter

#### FILTER CELL DESCRIPTION


DEVICES INCORPORATED

8-bit coefficients are loaded into the C register (CIN7-0) and are output as COUT7-0 (the COENB signal enables the COUT7-0 outputs). The path taken by the coefficients varies according to the decimation mode chosen. With no decimation, the coefficients move directly from the C register, bypassing all decimation registers, and are available at the output on the following clock cycle. When decimation is chosen, the coefficient output is delayed by 1, 2, or 3 clock cycles depending on how many decimation registers the coefficients pass through (D1, D2, or D3). The number of decimation registers the coefficients pass through is determined by DCM1-0. Refer to Table 1 for choosing a decimation mode.

CIENB enables the C and D registers for coefficient loading. The registers are loaded on the rising edge of CLK when CIENB is LOW. CIENB is latched and delayed internally which enables the registers for loading one clock cycle after CIENB goes active (loading takes place on the second rising edge of CLK after CIENB goes LOW). Therefore, CIENB must be LOW one clock cycle before the coefficients are placed on the CIN7-0 inputs. The coefficients are held when CIENB is HIGH.

DIENB enables the X register for the loading of data. The X register is loaded on the rising edge of CLK when DIENB is LOW. DIENB is latched and delayed internally (loading takes place on the second rising edge of CLK after DIENB goes LOW). Therefore, DIENB must be LOW one clock cycle before the data is placed on the DIN7-0 inputs. The X register is loaded with all zeros when DIENB is HIGH.

The output of the C register (C8-0) and X register (X8-0) provide the inputs of the  $8 \times 8$  multiplier. The multiplier is followed by two pipeline registers,



M REG0 and M REG1. The output of the multiplier is sign extended and is used as one of the inputs to the 26-bit adder. The output of the 26-bit accumulator provides the second input to the adder. Both the accumulator and T register are loaded simultaneously with the output of the adder.

The accumulator is loaded with the output of the adder on every clock cycle unless cleared. Clearing the accumulator can be achieved using two methods. The first method, when both RESET and ERASE are LOW, causes all accumulators and all

registers in the device to be cleared together. RESET and ERASE are latched and delayed internally causing the clearing to occur on the second clock cycle after RESET and ERASE go active.

The second method, when only ERASE is LOW, clears a single accumulator of a selected cell. The cell is selected using the ADR2-0 inputs (decoded to Cell n). ERASE is latched and delayed internally causing the clearing to occur on the second clock cycle after ERASE goes active. Refer to Table 2 for clearing registers and accumulators.



# 8 x 8-bit Digital Filter

TABLE 1. DECIMATION MODE SELECTION					
DCM1	DCM0	Decimation Function			
0	0	Decimation registers not used			
0	1	One decimation register used (decimation by one-half)			
1	0	Two decimation registers used (decimation by one-third)			
1	1	Three decimation registers used (decimation by one-fourth)			

TABLE 2. REGISTER AND ACCUMULATOR CLEARING						
ERASE	SE RESET Clearing Effect					
0	0	All accumulators and all registers are cleared				
0	1	Only the accumulator addressed by ADR2-0 is cleared				
1	0	All registers are cleared (accumulators are not cleared)				
1	1	No clearing occurs, internal state remains the same				

#### **OUTPUT STAGE DESCRIPTION**

The 26-bit adder contained in the output stage can add the contents of any filter cell accumulator (selected by ADR2-0) with the 18 most significant bits of the output buffer. The result is stored back into the output buffer. The complete operation takes only one clock cycle. The eight least significant bits of the output buffer are lost.

The Zero multiplexer is controlled by the SHADD input signal. This allows selection of either the 18 most significant bits of the output buffer or all zeros for the adder input. When SHADD is LOW, all zeros will be selected. When SHADD is HIGH, the 18 most significant bits of the output buffer are selected enabling the shiftand-add operation. SHADD is latched and delayed internally by one clock cycle.

The output multiplexer is also controlled by the SHADD input signal. This allows selection of either a filter cell accumulator, selected by ADR2-0, or the output buffer to be output to the SUM25-0 bus. Only the 26 least significant bits from either a filter cell accumulator or the output buffer are output on SUM25-0. If SHADD is LOW during two consecutive clock cycles (low during the current and previous clock cycle), the output multiplexer selects the contents of a filter cell accumulator addressed by ADR2-0. Otherwise, the output multiplexer selects the contents of the output buffer.

If the same address remains on the ADR2-0 inputs for more than one clock cycle, SUM25-0 will not change to reflect any updates to the addressed cell accumulator. Only the result from the first selection of the cell (first clock cycle) will be output. This allows the interface of slow memory devices where the output needs to be active for more than one clock cycle. Normal FIR operation is not affected because ADR2-0 is changed sequentially.

#### NUMBER SYSTEMS

Data and coefficients can be represented as either unsigned or two's complement numbers. The TCS and TCCI inputs determine which of the two formats is to be used. All values are represented as 9-bit two's complement numbers internally. The value of the ninth bit is determined by the number system selected. The ninth bit is a sign extended bit when the two's complement mode is chosen. When the unsigned mode is chosen, the ninth bit is zero.

#### SIGNAL DEFINITIONS

#### Power

VCC and GND

+5 V power supply. All pins must be connected.

Clock

CLK — Master Clock

The rising edge of CLK strobes all registers. All timing specifications are referenced to the rising edge of CLK.

#### Inputs

#### DIN7-0 — Data Input

8-bit data is latched into the X register of each filter cell simultaneously. The TCS signal selects the appropriate data format type. The DIENB signal enables loading of the data.

#### CIN7-0 — Coefficient Input

8-bit coefficients are latched into the C register of Filter Cell 0. The TCCI signal selects the appropriate coefficient format type. The CIENB signal enables loading of the coefficients.

#### Outputs

#### SUM25-0 — Data Output

The 26-bit result from an individual filter cell will appear when ADR2-0 is used to select the filter cell result. SHADD in conjunction with ADR2-0 is used to select the output from the shift-and-add output stage.

#### COUT7-0 — Coefficient Output

The 8-bit coefficient output from Filter Cell 7 can be connected to the CIN7-0 coefficient input of the same LF43881 to recirculate the coefficients. COUT7-0 can also be connected to the CIN7-0 of another LF43881 to cascade the devices. The COENB signal enables the output of the coefficients.



# 8 x 8-bit Digital Filter

#### Controls

#### TCS — Data Format Control

The TCS input determines the interpretation of the input data. When TCS is HIGH, two's complement arithmetic is used. When TCS is LOW, unsigned arithmetic is used.

#### TCCI — Coefficient Input Format Control

The TCCI input determines the interpretation of the coefficients. When TCCI is HIGH, two's complement arithmetic is used. When TCCI is LOW, unsigned arithmetic is used.

#### TCCO — Coefficient Output Format

The TCCO output shows the format of the COUT7-0 coefficient output. TCCO follows the TCCI input. When cascading multiple LF43881s, the TCCO output of one device should be connected to the TCCI input of another device. The COENB signal enables TCCO.

#### DIENB — Data Input Enable

The DIENB input enables the X register of every filter cell. While DIENB is LOW, the X registers are loaded with the data present at the DIN7-0 inputs on the rising edge of CLK. While DIENB is HIGH, all bits of DIN7-0 are forced to zero and a rising edge of CLK will load the X register of every filter cell with all zeros. DIENB must be low one clock cycle prior to presenting the input data on the DIN7-0 input since it is latched and delayed internally.

#### CIENB — Coefficient Input Enable

The CIENB input enables the C and D registers of every filter cell. While CIENB is LOW, the C and appropriate D registers are loaded with the coefficient data on the rising edge of CLK. While CIENB is HIGH, the contents of the C and D registers are held and the CLK signal is ignored. By using CIENB in its active state, coefficient data can be shifted from cell to cell. CIENB must be low one clock cycle prior to presenting the coefficient data on the CIN7-0 input since it is latched and delayed internally.

#### COENB — Coefficient Output Enable

The COENB input enables the COUT7-0 and TCCO outputs. When COENB is LOW, the outputs are enabled. When COENB is HIGH, the outputs are placed in a high-impedance state.

#### DCM1-0 — Decimation Control

The DCM1-0 inputs select the number of decimation registers to use (Table 1). Coefficients are passed from one cell to another at a rate determined by DCM1-0. When no decimation registers are selected, the coefficients are passed from cell to cell on every rising edge of CLK (no decimation). When one decimation register is selected, the coefficients are passed from cell to cell on every other rising edge of CLK (2:1 decimation). When two decimation registers are selected, the coefficients are passed from cell to cell on every third rising edge of CLK (3:1 decimation) and so on. DCM1-0 is latched and delayed internally.

#### ADR2-0 — Cell Accumulator Select

The ADR2-0 inputs select which cell's accumulator will available at the SUM25-0 output or added to the output stage accumulator. In both cases, ADR2-0 is latched and delayed by one clock cycle. If the same address remains on the ADR2-0 inputs for more than one clock cycle, SUM25-0 will not change if the contents of the accumulator changes. Only the result from the first selection of the cell (first clock cycle) by ADR2-0 will be available. ADR2-0 is also used to select which accumulator to clear when ERASE is LOW.

#### SENBH — MSB Output Enable

When SENBH is LOW, SUM25-16 is enabled. When SENBH is HIGH, SUM25-16 is placed in a high-impedance state.

#### SENBL — LSB Output Enable

When SENBL is LOW, SUM15-0 is enabled. When SENBL is HIGH, SUM15-0 is placed in a high-impedance state.

#### RESET — Register Reset Control

When  $\overrightarrow{\text{RESET}}$  is LOW, all registers are cleared simultaneously except the cell accumulators.  $\overrightarrow{\text{RESET}}$  can be used with  $\overrightarrow{\text{ERASE}}$  to clear all cell accumulators.  $\overrightarrow{\text{RESET}}$  is latched and delayed internally. Refer to Table 2.

#### ERASE — Accumulator Erase Control

When  $\overrightarrow{\text{ERASE}}$  is LOW, the cell accumulator specified by ADR2-0 is cleared. When  $\overrightarrow{\text{RESET}}$  is LOW in conjunction with  $\overrightarrow{\text{ERASE}}$ , all cell accumulators are cleared. Refer to Table 2.



# 8 x 8-bit Digital Filter

MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
VCC supply voltage with respect to ground	
Input signal with respect to ground	0.5 V to Vcc + 0.5 V
Signal applied to high impedance output	
Output current into low outputs	25 mA
Latchup current	

OPERATING CONDITIONS To meet specified electrical and switching characteristics								
Mode	Temperature Range (Ambient)	Supply Voltage						
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq V \text{cc} \leq 5.25 \text{ V}$						
Active Operation, Military	–55°C to +125°C	$4.50~V \leq V \text{CC} \leq 5.50~V$						

ELECTRI	CAL CHARACTERISTICS Ove	er Operating Conditions (Note 4)				
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
<b>V</b> он	Output High Voltage	Vcc = Min., Iон = -400 µА	2.6		~	V
VOL	Output Low Voltage	VCC = Min., IOL = 2.0 mA			0.4	v
<b>V</b> IH	Input High Voltage		2.0		Vcc	v
Vi∟	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground $\leq$ VIN $\leq$ VCC (Note 12)			±10	μA
loz	Output Leakage Current	(Note 12)			±10	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)			160	mA
ICC2	Vcc Current, Quiescent	(Note 7)			500	μA
CIN	Input Capacitance	<b>T</b> A = 25°C, f = 1 MHz			10	pF
COUT	Output Capacitance	<b>T</b> A = 25°C, f = 1 MHz			10	pF


# 8 x 8-bit Digital Filter

## SWITCHING CHARACTERISTICS

## COMMERCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10 (ns)

		LF43881–								
		5	i0	4	0	33				
Symbol	Parameter	Min	Max	Min	Max	Min	Max			
tCYC	Cycle Time	50		39		33				
tpw	Clock Pulse Width	20		16		13				
ts	Input Setup Time	16		14		13				
tн	Input Hold Time	0		0		0				
todc	Coefficient Output Delay		24		20		18			
tods	Sum Output Delay		27		25		21			
tDIS	Three-State Output Disable Delay (Note 11)		20		15		15			
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		20		15		15			

MILITAR	Y OPERATING RANGE (-55°C to +125°C) Notes 9, 10 (ns)				
			LF43	8881-	
		ę	50	4	0
Symbol	Parameter	Min	Max	Min	Max
tCYC	Cycle Time	50		39	
<b>t</b> PW	Clock Pulse Width	20		16	
ts	Input Setup Time	20		17	
tн	Input Hold Time	0		0	
tODC	Coefficient Output Delay		24		20
tODS	Sum Output Delay		31		25
tDIS	Three-State Output Disable Delay (Note 11)		20		15
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		20		15



= Video Imaging Products

## LF43881



# LOGIC DEVICES INCORPORATED

## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

where

- N = total number of device outputs
- C = capacitive load per output
- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 20 MHz clock rate.

7. Tested with all inputs within 0.1 V of **V**CC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.


10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from


the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.










2


8 x 8-bit Digital Filter



**Video Imaging Products** 



## 8 x 8-bit Digital Filter



Video Imaging Products



2

# 8 x 8-bit Digital Filter

84-pir	٦													
			1	2	3	4	5	6	7	8	9	10	11	-
		Α	<b>*</b> O	<u> </u>	0	<u> </u>		0	Q	⊖ DIN0	0	0		
		в				RESET			DIN3					
1		с	Vcc		TCCO	ERASE	TCS		DIN2	CIENB	CIN7		CIN₄	
				COUT6			DIENB	DIN5	) DIN4			CIN5	CIN3	
		D	COUT3	COUT₄								⊖ CIN2		
		Е		) GND	$\mathbf{O}$			Top Vie	w		CIN1	⊖ CIN0		
		F	0	$\odot$	$\odot$			ough Pa			0	$\odot$	$\odot$	
		G		COUT₀	SHADD	(i.	.e., Com	ponent S	Side Pine	out)	SUM0	Vcc		
			ADR2	DCM0	CLK						C SUM1	SUM3	SUM <sub>2</sub>	
		н	ADR1			L						⊖ SUM5	) SUM₄	
		J		C SUM25			C SUM20	C SUM17	C SUM16			C SUM7	) GND	
		к	0	$\odot$	0	0	0	$\odot$	$\odot$	0	0	0	0	
		L	SENBH	SUM24	GND	Vcc	SUM19		SUM15	SUM12	SUM10	SUMB	SUM6	
			DCM1	SUM23	SUM22	SUM <sub>21</sub>	SUM18	SUM14	Vcc	SUM13	GND	SUM11	SUM9	
d						Се	eramic			rray				
	+70°C — C	OMMEF	ICIAL SO	REENI	NG			(G3)						
S					(			38810						
s								38810 38810						
-55°C 1	to +125°C ·	— Con	IMERCIA		EENING		6.715	a sa farana a	in a statiki Se statiki				An Contractor	
s s								38810 38810						
5							LF4	36810	310140					
–55°C 1	to +125°C -	-MIL	-STD-	883 C	OMPLI			- 	eres 20		1942)			
s								3881G			C Sily & view	<u></u>		
s							LF43	3881G	WB40					



\_\_\_\_



## **FEATURES**


- □ 30 MHz Maximum Sampling Rate
- □ 240 MHz Multiply-Accumulate Rate
- □ 8 Filter Cells
- 8-bit Unsigned or 9-bit Two's Complement Data
- 8-bit Unsigned or 9-bit Two's Complement Coefficients
- 26-bit Data Outputs
- □ Shift-and-Add Output Stage for Combining Filter Outputs
- □ Expandable Data Size, Coefficient Size, and Filter Length
- User-Selectable 2:1, 3:1, or 4:1 Decimation
- Available 100% Screened to MIL-STD-883, Class B
- Replaces Harris HSP43891 and HSP43891/883
- □ Package Styles Available:
  - 84-pin Plastic LCC, J-Lead
  - 100-pin Plastic Quad Flatpack
  - 84-pin Ceramic PGA

## DESCRIPTION

The **LF43891** is a video-speed digital filter that contains eight filter cells (taps) cascaded internally and a shiftand-add output stage. A 9 x 9 multiplier, three decimation registers, and a 26-bit accumulator are contained in each filter cell. The output stage of the LF43891 contains a 26-bit accumulator which can add the contents of any filter stage to the output stage accumulator shifted right by 8 bits. 8-bit unsigned or 9-bit two's complement format for data and coefficients can be independently selected.

Expanded coefficients and word sizes can be processed by cascading multiple LF43891s to implement larger filter lengths without affecting the sample rate. By reducing the sample rate, a single LF43891 can process larger filter lengths by using multiple passes. The sampling rate can range from 0 to 30 MHz. Over 1000 taps may be processed without overflows due to the architecture of the device.


The output sample rate can be reduced to one-half, one-third, or onefourth the input sample rate by using the three decimation registers contained in every filter cell. Matrix multiplication, N x N spatial correlations/convolutions, and other 2-D operations for image processing can also be achieved using these registers.



2



## 9 x 9-bit Digital Filter



2

## 9 x 9-bit Digital Filter


#### FILTER CELL DESCRIPTION

9-bit coefficients are loaded into the C register (CIN8-0) and are output as COUT8-0 (the COENB signal enables the COUT8-0 outputs). The path taken by the coefficients varies according to the decimation mode chosen. With no decimation, the coefficients move directly from the C register, bypassing all decimation registers, and are available at the output on the following clock cycle. When decimation is chosen, the coefficient output is delayed by 1, 2, or 3 clock cycles depending on how many decimation registers the coefficients pass through (D1, D2, or D3). The number of decimation registers the coefficients pass through is determined by DCM1-0. Refer to Table 1 for choosing a decimation mode.

CIENB enables the C and D registers for coefficient loading. The registers are loaded on the rising edge of CLK when CIENB is LOW. CIENB is latched and delayed internally which enables the registers for loading one clock cycle after CIENB goes active (loading takes place on the second rising edge of CLK after CIENB goes LOW). Therefore, CIENB must be LOW one clock cycle before the coefficients are placed on the CIN8-0 inputs. The coefficients are held when CIENB is HIGH.

DIENB enables the X register for the loading of data. The X register is loaded on the rising edge of CLK when DIENB is LOW. DIENB is latched and delayed internally (loading takes place on the second rising edge of CLK after DIENB goes LOW). Therefore, DIENB must be LOW one clock cycle before the data is placed on the DIN8-0 inputs. The X register is loaded with all zeros when DIENB is HIGH.

The output of the C register (C8-0) and X register (X8-0) provide the inputs of the  $9 \times 9$  multiplier. The multiplier is followed by two pipeline registers,



M REG0 and M REG1. The output of the multiplier is sign extended and is used as one of the inputs to the 26-bit adder. The output of the 26-bit accumulator provides the second input to the adder. Both the accumulator and T register are loaded simultaneously with the output of the adder.

The accumulator is loaded with the output of the adder on every clock cycle unless cleared. Clearing the accumulator can be achieved using two methods. The first method, when both RESET and ERASE are LOW, causes all accumulators and all

registers in the device to be cleared together. RESET and ERASE are latched and delayed internally causing the clearing to occur on the second clock cycle after RESET and ERASE go active.

The second method, when only  $\overline{\text{ERASE}}$  is LOW, clears a single accumulator of a selected cell. The cell is selected using the ADR2-0 inputs (decoded to Cell n). ERASE is latched and delayed internally causing the clearing to occur on the second clock cycle after  $\overline{\text{ERASE}}$  goes active. Refer to Table 2 for clearing registers and accumulators.

## Video Imaging Products

## 9 x 9-bit Digital Filter

TABLE	TABLE 1. DECIMATION MODE SELECTION						
DCM1	DCM0	Decimation Function					
0	0	Decimation registers not used					
0	1	One decimation register used (decimation by one-half)					
1	0	Two decimation registers used (decimation by one-third)					
1	1	Three decimation registers used (decimation by one-fourth)					

TABLE	TABLE 2. REGISTER AND ACCUMULATOR CLEARING								
ERASE	RESET	Clearing Effect							
0	0	All accumulators and all registers are cleared							
0	1	Only the accumulator addressed by ADR2-0 is cleared							
1	0	All registers are cleared (accumulators are not cleared)							
1	1	No clearing occurs, internal state remains the same							

#### **OUTPUT STAGE DESCRIPTION**

The 26-bit adder contained in the output stage can add the contents of any filter cell accumulator (selected by ADR2-0) with the 18 most significant bits of the output buffer. The result is stored back into the output buffer. The complete operation takes only one clock cycle. The eight least significant bits of the output buffer are lost.

The Zero multiplexer is controlled by the SHADD input signal. This allows selection of either the 18 most significant bits of the output buffer or all zeros for the adder input. When SHADD is LOW, all zeros will be selected. When SHADD is HIGH, the 18 most significant bits of the output buffer are selected enabling the shiftand-add operation. SHADD is latched and delayed internally by one clock cycle.

The output multiplexer is also controlled by the SHADD input signal. This allows selection of either a filter cell accumulator, selected by ADR2-0, or the output buffer to be output to the SUM25-0 bus. Only the 26 least significant bits from either a filter cell accumulator or the output buffer are output on SUM25-0. If SHADD is LOW during two consecutive clock cycles (low during the current and previous clock cycle), the output multiplexer selects the contents of a filter cell accumulator addressed by ADR2-0. Otherwise, the output multiplexer selects the contents of the output buffer.

If the same address remains on the ADR2-0 inputs for more than one clock cycle, SUM25-0 will not change to reflect any updates to the addressed cell accumulator. Only the result from the first selection of the cell (first clock cycle) will be output. This allows the interface of slow memory devices where the output needs to be active for more than one clock cycle. Normal FIR operation is not affected because ADR2-0 is changed sequentially.

#### NUMBER SYSTEMS

Data and coefficients can be represented as either 8-bit unsigned or 9-bit two's complement numbers. All values are represented as 9-bit two's complement numbers internally. If the most significant or sign bit is a zero, the multiplier can multiply 8-bit unsigned numbers.

#### SIGNAL DEFINITIONS

#### Power

VCC and GND

+5 V power supply. All pins must be connected.

#### Clock

CLK — Master Clock

The rising edge of CLK strobes all registers. All timing specifications are referenced to the rising edge of CLK.

#### Inputs

#### DIN8-0 — Data Input

9-bit data is latched into the X register of each filter cell simultaneously. The DIENB signal enables loading of the data.

#### CIN8-0 — Coefficient Input

9-bit coefficients are latched into the C register of Filter Cell 0. The CIENB signal enables loading of the coefficients.

#### Outputs

#### SUM25-0 — Data Output

The 26-bit result from an individual filter cell will appear when ADR2-0 is used to select the filter cell result. SHADD in conjunction with ADR2-0 is used to select the output from the shift-and-add output stage.

#### COUT8-0 --- Coefficient Output

The 9-bit coefficient output from Filter Cell 7 can be connected to the CIN8-0 coefficient input of the same LF43891 to recirculate the coefficients. COUT8-0 can also be connected to the CIN8-0 of another LF43891 to cascade the devices. The COENB signal enables the output of the coefficients.



#### Controls

#### DIENB — Data Input Enable

The DIENB input enables the X register of every filter cell. While DIENB is LOW, the X registers are loaded with the data present at the DIN8-0 inputs on the rising edge of CLK. While DIENB is HIGH, all bits of DIN8-0 are forced to zero and a rising edge of CLK will load the X register of every filter cell with all zeros. DIENB must be low one clock cycle prior to presenting the input data on the DIN8-0 input since it is latched and delayed internally.

#### CIENB — Coefficient Input Enable

The CIENB input enables the C and D registers of every filter cell. While CIENB is LOW, the C and appropriate D registers are loaded with the coefficient data on the rising edge of CLK. While CIENB is HIGH, the contents of the C and D registers are held and the CLK signal is ignored. By using CIENB in its active state, coefficient data can be shifted from cell to cell. CIENB must be low one clock cycle prior to presenting the coefficient data on the CIN8-0 input since it is latched and delayed internally.

#### COENB — Coefficient Output Enable

The COENB input enables the COUT8-0 output. When COENB is LOW, the outputs are enabled. When COENB is HIGH, the outputs are placed in a high-impedance state.

#### DCM1-0 — Decimation Control

The DCM1-0 inputs select the number of decimation registers to use (Table 1). Coefficients are passed from one cell to another at a rate determined by DCM1-0. When no decimation registers are selected, the coefficients are passed from cell to cell on every rising edge of CLK (no decimation). When one decimation register is selected, the coefficients are passed from cell to cell on every other rising edge of CLK (2:1 decimation). When two decimation registers are selected, the coefficients are passed from cell to cell on every third rising edge of CLK (3:1 decimation) and so on. DCM1-0 is latched and delayed internally.

#### ADR2-0 — Cell Accumulator Select

The ADR2-0 inputs select which cell's accumulator will available at the SUM25-0 output or added to the output stage accumulator. In both cases, ADR2-0 is latched and delayed by one clock cycle. If the same address remains on the ADR2-0 inputs for more than one clock cycle, SUM25-0 will not change if the contents of the accumulator changes. Only the result from the first selection of the cell (first clock cycle) by ADR2-0 will be available. ADR2-0 is also used to select which accumulator to clear when ERASE is LOW.

#### SENBH — MSB Output Enable

When SENBH is LOW, SUM25-16 is enabled. When SENBH is HIGH, SUM25-16 is placed in a high-impedance state.

9 x 9-bit Digital Filter

#### SENBL — LSB Output Enable

When SENBL is LOW, SUM15-0 is enabled. When SENBL is HIGH, SUM15-0 is placed in a high-impedance state.

#### RESET — Register Reset Control

When **RESET** is LOW, all registers are cleared simultaneously except the cell accumulators. **RESET** can be used with **ERASE** to clear all cell accumulators. **RESET** is latched and delayed internally. Refer to Table 2.

#### ERASE — Accumulator Erase Control

When  $\overline{\text{ERASE}}$  is LOW, the cell accumulator specified by ADR2-0 is cleared. When  $\overline{\text{RESET}}$  is LOW in conjunction with  $\overline{\text{ERASE}}$ , all cell accumulators are cleared. Refer to Table 2.

2



## 9 x 9-bit Digital Filter

## MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	
Input signal with respect to ground	
Signal applied to high impedance output	
Output current into low outputs	
Latchup current	

<b>OPERATING CONDITIONS</b> To meet specified electrical and switching characteristics								
Mode	Temperature Range (Ambient)	Supply Voltage						
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \text{V}\text{cc} \leq 5.25 \text{ V}$						
Active Operation, Military	-55°C to +125°C	$4.50~V \leq Vcc \leq 5.50~V$						

ELECTRI	CAL CHARACTERISTICS OVE	er Operating Conditions (Note 4)		and the second		0.000
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
<b>V</b> он	Output High Voltage	Vcc = Min., Iон = -400 µА	2.6			V
VOL	Output Low Voltage	Vcc = Min., Io∟ = 2.0 mA			0.4	v
<b>V</b> iн	Input High Voltage		2.0		Vcc	v
Vi∟	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground $\leq$ VIN $\leq$ VCC (Note 12)			±10	μA
loz	Output Leakage Current	(Note 12)			±10	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)			160	mA
ICC2	Vcc Current, Quiescent	(Note 7)			500	μA
CIN	Input Capacitance	<b>T</b> A = 25°C, f = 1 MHz			10	pF
COUT	Output Capacitance	<b>T</b> A = 25°C, f = 1 MHz			10	pF




## LF43891

9 x 9-bit Digital Filter

## SWITCHING CHARACTERISTICS

Сомме	RCIAL OPERATING RANGE (0°C to +70°C) Notes	9, 10 (ns)	K, 690 (		COMMERCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10 (ns)										
		LF43891–													
		50					3								
Symbol	Parameter	Min	Max	Min	Max	Min	Max								
tCYC	Cycle Time	50		39		33									
tPW	Clock Pulse Width	20		16		13									
ts	Input Setup Time	16		14		13									
tн	Input Hold Time	0		0		0									
todc	Coefficient Output Delay		24		20		18								
tods	Sum Output Delay		27		25		21								
tDIS	Three-State Output Disable Delay (Note 11)		20		15		15								
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		20		15		15								

MILITARY OPERATING RANGE (-55°C to +125°C) Notes 9, 10 (ns)									
<u>a de la composición de</u>			LF43						
		5	0	4	0				
Symbol	Parameter	Min	Max	Min	Max				
tCYC	Cycle Time	50		39					
<b>t</b> PW	Clock Pulse Width	20		16					
ts	Input Setup Time	20		17					
tн	Input Hold Time	0		0					
tODC	Coefficient Output Delay		24		20				
tODS	Sum Output Delay		31		25				
tDIS	Three-State Output Disable Delay (Note 11)		20		15				
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		20		15				



## = Video Imaging Products

03/10/94-LDS.43891-C

## LF43891



# 

## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

NCV <sup>2</sup> F

where

N = total number of device outputs

- C = capacitive load per output
- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 20 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu F$  ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.


b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.


10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.











9 x 9-bit Digital Filter



= Video Imaging Products



9 x 9-bit Digital Filter





# 9 x 9-bit Digital Filter

	84-pin
	1 2 3 4 5 6 7 8 9 10 11
	^ <b>*o</b> o o o o o o o <b>o</b>
	GND COENB VCC RESET DIN7 DIN6 DIN3 DIN0 CIN8 VCC GND
	B O O O O O O O O O O O O O O O O O O O
	G O O O (i.e., Component Side Pinout) SUM0 VCC GND G O O O
	ADR2 DCM0 CLK SUM1 SUM3 SUM2
	ADR1 ADR0 SUM5 SUM4
	J O O O O O O O O O O O O O O O O O O O
	K O O O O O O O O O O O O O O O O O O O
	L O O O O O O O O O O O O O O O O O O O
ed	Ceramic Pin Grid Array (G3)
Seu	0°C to +70°C — Commercial Screening
ns ns	LF43891GC50 LF43891GC40
ns	LF43891GC33
ay ar	-55°C to +125°C — Commercial Screening
ns	LF43891GM50
ns	LF43891GM40
5255	-55°C to +125°C — MIL-STD-883 Compliant
	LF43891GMB50
ns	

03/10/94-LDS.43891-C

= Video Imaging Products





# Ordering Information

Video Imaging Products

# 3

- 4
- 5
- 6
- 1
- 8
- 9
- 10
- 1
  - 11

# **Arithmetic Logic Units & Special Arithmetic Functions**

- Multipliers & Multiplier-Accumulators
  - Register Products
  - Peripheral Products
  - Quality and Reliability
  - Technology and Design Features
    - Package Information
      - Product Listing
        - Sales Offices



Arithmetic Logic Units & Special Arithmetic Functions

ARITHMET	IC LOGIC UNITS & SPECIAL ARITHMETIC FUNCTIONS	
Arithmetic L	ogic Units	
L4C381	16-bit Cascadable ALU	3-3
L29C101	16-bit ALU Slice (Quad 2901)	3-15
Special Arith	umetic Functions	
LSH32	32-bit Cascadable Barrel Shifter	
LSH33	32-bit Cascadable Barrel Shifter with Registers	3-37
L10C23	64 x 1 Digital Correlator	





## FEATURES

- High-Speed (15ns), Low Power 16-bit Cascadable ALU
- Implements Add, Subtract, Accumulate, Two's Complement, Pass, and Logic Operations
- All Registers Have a Bypass Path for Complete Flexibility
- DESC SMD No. 5962-89959
- Available 100% Screened to MIL-STD-883, Class B
- Package Styles Available:
- 68-pin Plastic LCC, J-Lead
  - 68-pin Ceramic LCC
- 68-pin Commercial PGA

CLK ----> TO ALL REGISTERS

• 68-pin Ceramic PGA

## DESCRIPTION

The **L4C381** is a flexible, high speed, cascadable 16-bit Arithmetic and Logic Unit. It combines four 381-type 4-bit ALUs, a look-ahead carry generator, and miscellaneous interface logic — all in a single 68-pin package. While containing new features to support high speed pipelined architectures and single 16-bit bus configurations, the L4C381 retains full performance and functional compatibility with the bipolar '381 designs.

The L4C381 can be cascaded to perform 32-bit or greater operations. See "Cascading the L4C381" toward

L4C381 BLOCK DIAGRAM A15-A0 B15-B0 16 16 A REGISTER ENB FNA **B REGISTER** FTAB OSA OSB P, G, C16 ALU S2-S0, C0 OVF, Z 16 RESULT REGISTER ENF 16 OF 16

F15-F0

the end of this data sheet for more information.

#### ARCHITECTURE

The L4C381 operates on two 16-bit operands (A and B) and produces a 16-bit result (F). Three select lines control the ALU and provide 3 arithmetic, 3 logical, and 2 initialization functions. Full ALU status is provided to support cascading to longer word lengths. Registers are provided on both the ALU inputs and the output, but these may be bypassed under user control. An internal feedback path allows the registered ALU output to be routed to one of the ALU inputs, accommodating chain operations and accumulation. Furthermore, the A or B input can be forced to Zero allowing unary functions on either operand.

#### **ALU OPERATIONS**

The S2–S0 lines specify the operation to be performed. The ALU functions and their select codes are shown in Table 1.

The two functions, B minus A and A minus B, can be achieved by setting the carry input of the least significant slice and selecting codes 001 and 010 respectively.

TABLE 1	I. ALU FUNCTIONS
S2-S0	FUNCTION
000	CLEAR (F = 00 · · · 00)
001	NOT(A) + B
010	A + NOT(B)
011	A + B
100	A XOR B
101	A OR B
110	A AND B
111	PRESET (F = 11 ••• 11)

## **Arithmetic Logic Units**



**16-bit Cascadable ALU** 



## ALU STATUS

The ALU provides Overflow and Zero status bits. Carry, Propagate, and Generate outputs are also provided for cascading. These outputs are defined for the three arithmetic functions only. The ALU sets the Zero output when all 16 output bits are zero. The Generate, Propagate, C16, and OVF flags for the A + B operation are defined in Table 2. The status flags produced for NOT(A) + B and A + NOT(B) can be found by complementing Ai and Bi respectively in Table 2.

#### **OPERAND REGISTERS**

The L4C381 has two 16-bit wide input registers for operands A and B. These registers are rising edge triggered by a common clock. The A register is enabled for input by setting the ENA control LOW, and the B register is enabled for input by setting the ENB control LOW. When either the ENA control or ENB control is HIGH, the data in the corresponding input register will not change.

This architecture allows the L4C381 to accept arguments from a single 16-bit data bus. For those applications that do not require registered inputs, both the A and B operand registers can be bypassed with the FTAB control line. When the FTAB control is asserted (FTAB = HIGH), data is routed around the A and B input registers; however, they continue to function normally via the ENA and ENB controls. The contents of the input registers will again be available to the ALU if the FTAB control is released.

#### **OUTPUT REGISTER**

The output of the ALU drives the input of a 16-bit register. This rising-edge-triggered register is clocked by the same clock as the input registers. When the ENF control is LOW, data from the ALU will be clocked into the

## TABLE 2. ALU STATUS FLAGS

ADLE	Z. ALU STATUS I LAGS	a minute second second products
	Bit Carry Generate = gi = AiBi Bit Carry Propagate = pi = Ai + Bi	for i = 0 15 for i = 0 15
	P0 = p0 Pi = pi (Pi-1)	for i = 1 15
	and	
	$\begin{array}{rcl} G_0 &= & g_0 \\ G_i &= & g_i + p_i \left( G_{i-1} \right) \\ C_i &= & G_{i-1} + P_{i-1} \left( C_0 \right) \end{array}$	for i = 1 15 for i = 1 15
	then	
	$\vec{G}$ = NOT(G15) $\vec{P}$ = NOT(P15) C16 = G15 + P15C0 OVF = C15 XOR C16	

output register. By disabling the output register, intermediate results can be held while loading new input operands. Three-state drivers controlled by the  $\overrightarrow{OE}$  input allow the L4C381 to be configured in a single bidirectional bus system.

The output register can be bypassed by asserting the FTF control signal (FTF = HIGH). When the FTF control is asserted, output data is routed around the output register, however, it continues to function normally via the ENF control. The contents of the output register will again be available on the output pins if FTF is released. With both FTAB and FTF true (HIGH) the L4C381 is functionally identical to four cascaded 54S381-type devices.

#### **OPERAND SELECTION**

The two operand select lines, OSA and OSB, control multiplexers that precede the ALU inputs. These multiplexers provide an operand force-to-zero function as well as F register feedback to the B input. Table 3 shows the inputs to the ALU as a function of the operand select inputs. Either the A or B operands may be forced to zero.

TABL	Е З.	OPERAND SELECTION					
OSB	OSA	OPERAND B	OPERAND A				
0	0	F	А				
0	1	0	Α				
1	0	В	0				
1	1	В	А				

When both operand select lines are low, the L4C381 is configured as a chain calculation ALU. The registered ALU output is passed back to the B input to the ALU. This allows accumulation operations to be performed by providing new operands via the A input port. The accumulator can be preloaded from the A input by setting OSA true. By forcing the function select lines to the CLEAR state (000), the accumulator may be cleared. Note that this feedback operation is not affected by the state of the FTF control. That is, the F outputs of the L4C381 may be driven directly by the ALU. The output register continues to function, however, and provides the ALU B operand source.

**Arithmetic Logic Units** 



# 16-bit Cascadable ALU

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
VCC supply voltage with respect to ground	
Input signal with respect to ground	-3.0 V to +7.0 V
Signal applied to high impedance output	
Output current into low outputs	
Latchup current	

<b>DPERATING CONDITIONS</b> To meet specified electrical and switching characteristics								
Mode	Temperature Range (Ambient)	Supply Voltage						
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \text{V} \text{cc} \leq 5.25 \text{ V}$						
Active Operation, Military	–55°C to +125°C	4.50 V ≤ <b>V</b> CC ≤ 5.50 V						

ELECTRI	CAL CHARACTERISTICS Ove	er Operating Conditions (Note 4)				
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
<b>V</b> он	Output High Voltage	Vcc = Min., Iон = -2.0 mA	2.4			V
VOL	Output Low Voltage	VCC = Min., IOL = 8.0 mA			0.5	v
<b>V</b> ін	Input High Voltage		2.0		Vcc	v
<b>V</b> IL	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground $\leq$ VIN $\leq$ VCC (Note 12)			±20	μA
loz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		15	30	mA
ICC2	Vcc Current, Quiescent	(Note 7)			1.5	mA



## 16-bit Cascadable ALU

## SWITCHING CHARACTERISTICS — COMMERCIAL OPERATING RANGE (0°C to +70°C)

GUARANTEED MAXIMUM COMBINATIONAL DELAYS Notes 9, 10 (ns)													
To Output	To Output L4C381-55					L4C381-40				L4C381-26			
From Input	F15-F0	P, G	OVF, Z	<b>C</b> 16	F15-F0	P, G	OVF, Z	<b>C</b> 16	F15-F0	P, G	OVF, Z	C16	
FTAB = 0, FTF = 0													
Clock	32	38	53	36	26	30	44	32	22	22	26	22	
Co			34	22			28	20			18	18	
S2-S0, OSA, OSB		42	42	42		32	34	35	—	22	22	22	
FTAB = 0, FTF = 1													
Clock	56	38	53	36	46	30	44	32	28	22	26	22	
Co	37	—	34	22	30		28	20	22		18	18	
S2-S0, OSA, OSB	55	42	42	42	40	32	34	35	26	22	22	22	
FTAB = 1, FTF = 0													
A15-A0, B15-B0		36	46	37		30	40	32	_	22	22	22	
Clock	32		_		26				22	_			
Co			34	22			28	20			18	18	
S2-S0, OSA, OSB	—	42	42	42		32	34	35		22	22	22	
FTAB = 1, FTF = 1													
A15-A0, B15-B0	55	36	46	37	40	30	40	32	26	22	22	22	
Clock (OSA, OSB = 0)	56	38	53	36	46	30	44	32	28	22	26	22	
Co	37		34	22	30		28	20	22		18	18	
S2-S0, OSA, OSB	55	42	42	42	40	32	34	35	26	22	22	22	

GUARANTEED MINIMUM SETUP AND HOLD TIMES WITH RESPECT TO CLOCK RISING EDGE Notes 9, 10 (ns)												
		L4C3	81-55			L4C3	81-40			L4C3	81-26	
	FTAE	3 = 0	FTAE	3 = 1	FTAE	B = 0	FTAE	3 = 1	FTAE	B = 0	FTAB =	
Input	Setup	Hold	Setup	Hold								
A15-A0, B15-B0	8	2	35	2	8	2	28	2	8	2	16	2
Co	21	0	21	0	16	0	16	0	8	0	8	0
S2-S0, OSA, OSB	44	0	44	0	32	0	32	0	18	0	18	0
ENA, ENB, ENF	10	2	10	2	10	2	10	2	8	2	8	2

TRI-STAT	E ENABLE/DISABI	LE TIMES Notes	9, 10, 11 (ns)
	L4C381-55	L4C381-40	L4C381-26
<b>t</b> ENA	20	18	16
tDIS	20	18	16

CLOCK CYCLE TIN	IE AND PULSE	WIDTH Notes	9, 10 (ns)
	L4C381-55	L4C381-40	L4C381-26
Minimum Cycle Time	43	34	20
Highgoing Pulse	15	10	10
Lowgoing Pulse	15	10	10

# = Arithmetic Logic Units



16-bit Cascadable ALU

	CHARACTERISTIC		

GUARANTEED MAXIMUM	COMBINA	TIONAL	DELAYS	Note	s 9, 10 (I	ns)	Tage in a creat Poles		
To Output		L4C3	81-20			L4C3	81-15		
From Input	F15-F0	P, G	OVF, Z	C16	F15-F0	₽, G	OVF, Z	C16	
FTAB = 0, FTF = 0									
Clock	11	20	20	20	11	15	15	15	
Co	-	—	14	14	—	—	13	13	
S2-S0, OSA, OSB		18	20	18	—	14	15	14	
FTAB = 0, FTF = 1									
Clock	20	20	20	20	15	15	15	15	
Co	18		14	14	14	—	13	13	
S2-S0, OSA, OSB	20	18	20	18	15	14	15	14	
FTAB = 1, FTF = 0									
A15-A0, B15-B0	-	16	20	17		14	15	14	
Clock	11	—			11	—			
Co			14	14			13	13	
S2-S0, OSA, OSB	-	18	20	18	—	14	15	14	
FTAB = 1, FTF = 1									
A15-A0, B15-B0	20	16	20	17	15	14	15	14	
Clock (OSA, OSB = 0)	20	20	20	20	15	15	15	15	
Co	18		14	14	14		13	13	
S2-S0, OSA, OSB	20	18	20	18	15	14	15	14	

GUARANTEED MINIMUM	SETUP AN	D HOLI	D TIMES	WITH	RESPEC	т то С	LOCK R	ISING E	DGE Notes	9, 10 (ns)
		L4C3	81-20			L4C3	81-15			
	FTAE	3 = 0	FTAE	3 = 1	FTAE	B = 0	FTAE	3 = 1		
Input	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold		
A15-A0, B15-B0	5	0	14	0	5	0	12	0		
Co	12	0	12	0	10	0	10	0		
S2-S0, OSA, OSB	15	0	15	0	12	0	12	0		
ENA, ENB, ENF	5	0	5	0	5	0	5	0		

TRI-STAT	E ENABLE/DISABI	E TIMES Notes 9, 10, 1	(ns) CLOCK CYCL	E TIME AND PULSE	WIDTH Notes	s 9, 10 (ns)
	L4C381-20	L4C381-15		L4C381-20	L4C381-15	
<b>t</b> ENA	8	6	Minimum Cycle	Time 18	14	
tDIS	8	6	Highgoing Puls	se 5	4	
		• • • • • • • • • • • • • • • • • • •	Lowgoing Puls	e 5	4	

3

— Arithmetic Logic Units

## L4C381

16-bit Cascadable ALU

## SWITCHING CHARACTERISTICS — MILITARY OPERATING RANGE (-55°C to +125°C)

GUARANTEED MAXIMUM	COMBINA <sup>-</sup>	TIONAL	DELAYS	Note:	s 9, 10 (I	ns)						a serie an
To Output		L4C3	81-65			L4C3	81-45			L4C3	81-30	
From Input	F15-F0	P, G	OVF, Z	C16	F15-F0	P, G	OVF, Z	C16	F15-F0	P, G	OVF, Z	<b>C</b> 16
FTAB = 0, FTF = 0												
Clock	37	44	63	45	28	34	50	34	26	28	34	28
Co	-	_	42	25		` <del></del>	32	23			22	22
S2-S0, OSA, OSB	-	48	48	48	—	38	38	38	—	28	28	28
FTAB = 0, FTF = 1												
Clock	68	44	63	45	56	34	50	34	34	28	34	28
Co	42	—	42	25	32		32	23	26	_	22	22
S2-S0, OSA, OSB	66	48	48	48	46	38	38	38	30	28	28	28
FTAB = 1, FTF = 0												
A15-A0, B15-B0	_	44	56	44		32	46	36		28	28	28
Clock	37		_		28			—	26	—	_	
Co			42	25			32	23			22	22
S2-S0, OSA, OSB	-	48	48	48	—	38	38	38		28	28	28
FTAB = 1, FTF = 1												
A15-A0, B15-B0	65	44	56	44	45	32	46	36	30	28	28	28
Clock (OSA, OSB = 0)	68	44	63	45	56	34	50	34	34	28	34	28
Co	42		42	25	32	_	32	23	26		22	22
S2-S0, OSA, OSB	66	48	48	48	46	38	38	38	30	28	28	28

GUARANTEED MINIMUM S	ETUP AN	d Holi	D TIMES	WITH	RESPEC	т то С	LOCK R	ISING E	DGE N	otes 9,	10 (ns)	
		L4C3	81-65			L4C3	81-45			L4C3	81-30	
	FTAE	3 = 0	FTAE	3 = 1	FTAE	3 = 0	FTAE	3 = 1	FTAE	3 = 0	FTAE	3 = 1
Input	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold
A15-A0, B15-B0	10	3	43	3	8	3	33	3	8	3	20	3
Co	25	0	25	0	20	0	20	0	12	0	12	0
S2-S0, OSA, OSB	50	0	50	0	36	0	36	0	20	0	20	0
ENA, ENB, ENF	12	2	12	2	10	2	10	2	10	2	10	2

TRI-STATE	ENABLE/DISABI	E TIMES Notes	9, 10, 11 (ns)
	L4C381-65	L4C381-45	L4C381-30
<b>t</b> ENA	22	20	18
tDIS	22	20	18

CLOCK CYCLE TIN	IE AND PULSE	WIDTH Notes	9, 10 (ns)
	L4C381-65	L4C381-45	L4C381-30
Minimum Cycle Time	52	38	26
Highgoing Pulse	20	15	12
Lowgoing Pulse	20	15	12

# = Arithmetic Logic Units

16-bit Cascadable ALU

GUARANTEED MAXIMUM ( To Output	T	1403	81-25			1403	81-20		
From Input	E15-E0			C16	E15-E0		0VF, Z	C16	
· · · · · · · · · · · · · · · · · · ·	1 15-1 0	r, u	01,2	010	1 15-1 0	r, a	01,2	010	
FTAB = 0, FTF = 0 Clock	14	24	24	24	14	20	20	20	
Co		2 <del>4</del>	18	18		20	20 16	16	
S2-S0, OSA, OSB	_	22	24	22	_	18	20	18	
FTAB = 0, FTF = 1									
Clock	25	24	24	24	20	20	20	20	
Co	21		18	18	17		16	16	
S2-S0, OSA, OSB	25	22	24	22	20	18	20	18	
FTAB = 1, FTF = 0									
A15-A0, B15-B0		20	25	22		17	20	17	
Clock	14				14			_	
Co			18	18			16	16	
S2-S0, OSA, OSB		22	24	22	-	18	20	18	
FTAB = 1, FTF = 1								1	
A15-A0, B15-B0	25	20	25	22	20	17	20	17	
Clock (OSA, OSB = 0)	25	24	24	24	20	20	20	20	
Co	21		18	18	17	_	16	16	
S2-S0, OSA, OSB	25	22	24	22	20	18	20	18	

GUARANTEED MINIMUM S	ETUP AN	1459 - Cadrid Schucker	D TIMES 81-25	WITH	RESPEC	<u></u>	LOCK R 81-20	ISING E	.DGE Notes 9,
	FTAE	B = 0	FTAE	3 = 1	FTAE	3 = 0	FTAE	3 = 1	
Input	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold	
A15-A0, B15-B0	7	0	14	0	6	0	12	0	
Co	14	0	14	0	12	0	12	0	
S2-S0, OSA, OSB	19	0	19	0	16	0	16	0	
ENA, ENB, ENF	7	0	7	0	6	0	6	0	

TRI-STAT	te Enable/Disabi	.e Times Notes	9, 10, 11 (ns)	CLOCK CYCLE TIN	TIME AND	
	L4C381-25	L4C381-20			L4C	
<b>t</b> ENA	14	10		Minimum Cycle Time	:	
tDIS	14	10		Highgoing Pulse		
			h			

CLOCK CYCLE TIN	IE AND PULSE	WIDTH Notes	s 9, 10 (ns)
	L4C381-25	L4C381-20	
Minimum Cycle Time	20	18	
Highgoing Pulse	8	6	
Lowgoing Pulse	8	6	

# = Arithmetic Logic Units

## 16-bit Cascadable ALU

# LOGIC DEVICES INCORPORATED

#### DEVICES INCORPORA

## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

where

- N = total number of device outputs
- C = capacitive load per output
- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of **V**CC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns. output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.


10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from


the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured  $\pm 200 \text{ mV}$  from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.









## CASCADING THE L4C381

Cascading the L4C381 to 32 bits is accomplished simply by connecting the C16 output of the least significant slice to the C0 input of the most significant slice. The S2-S0, OSA, OSB, ENA, ENB, and ENF lines are common to both devices. The Zero output flags should be logically ANDed to produce the Zero flag for the 32-bit result. The OVF and C16 outputs of the most significant slice are valid for the 32-bit result.

Propagation delay calculations for this configuration require two steps: First determine the propagation delay from the input of interest to the C16 output of the lower slice. Add this number to the delay from the C0 input of the upper slice to the output of interest

(of the C0 setup time, if the F register is used). The sum gives the overall input-to-output delay (or setup time) for the 32-bit configuration. This method gives a conservative result, since the C16 output is very lightly loaded. Formulas for calculation of all critical delays for a 32-bit system are shown in Figures 4A through 4D.

Cascading to greater than 32 bits can be accomplished in two ways: The simplest (but slowest) method is to simply connect the C16 output of each slice to the C0 input of the next more significant slice. Propagation delays are calculated as for the 32-bit case, except that the C0 to C16 delays for all intermediate slices must be added to the overall delay for each path. A

faster method is to use an external carry-lookahead generator. The  $\overline{P}$  and  $\overline{G}$  outputs of each slice are connected as inputs to the CLA generator, which in turn produces the C0 inputs for each slice except the least significant. The C16 outputs are not used in this case, except for the most significant one, which is the carry out of the overall system. The carry in to the system is connected to the C0 input of the least significant slice, and also to the carry lookahead generator. Propagation delays for this configuration are the sum of the time to  $\overline{P}$ ,  $\overline{G}$ , for the least significant slice, the propagation delay of the carry lookahead generator, and the C0 to output time of the most significant slice.

16-bit Cascadable ALU

Arithmetic Logic Units 01/06/94-LDS.381-J 3



# 16-bit Cascadable ALU


L4C381

From	То	Calculated Specification Limit	
Clock	→ F	= Same as 16-bit case	
Clock	→ Other	$= (\text{Clock} \rightarrow \text{C16}) + (\text{Co} \rightarrow \text{Out})$	
Co	→ Other	$= (C_0 \rightarrow C_{16}) + (C_0 \rightarrow Out)$	
S2-S0, OSA, O		$= (S_2-S_0, OSA, OSB \rightarrow C_{16}) + (C_0 \rightarrow Out)$	:)
A, B Co	Setup time Setup time	= Same as 16-bit case = $(C_0 \rightarrow C_{16}) + (C_0 \text{ Setup time})$	
S2-S0, OSA, O		$= (C_0 \rightarrow C_{16}) + (C_0 \text{ Setup time})$ $= (S_2-S_0, OSA, OSB \rightarrow C_{16}) + (C_0 \text{ Setup time})$	time)
ENA, ENB, EN	F Setup time	= Same as 16-bit case	
Minimum cycle	time	= $(\text{Clock} \rightarrow \text{C16}) + (\text{Co Setup time})$	
	A31-A16 B31-B16	A15-A0 B15-B0	
i i			
1	$\mathbf{V}$ $\mathbf{V}$ $\mathbf{V}$ $\mathbf{V}$		
MOST	16	16 LEAS	
SIGNIFICANT	₩		
SLICE	F31-F16	F15-F0 SLIC	E
B. FTAB = 0,	FTF = 1		and the second
From	То	Calculated Specification Limit	
From Clock	To → F	$= (Clock \rightarrow C_{16}) + (C_0 \rightarrow F)$	
From Clock Clock	<b>To</b> → F → Other	$= (Clock \rightarrow C16) + (C0 \rightarrow F)$ = (Clock \rightarrow C16) + (C0 \rightarrow Out)	
From Clock Clock Co	<b>To</b> → F → Other → F	$= (Clock \rightarrow C16) + (C0 \rightarrow F)$ = (Clock $\rightarrow C16) + (C0 \rightarrow Out)$ = (C0 $\rightarrow C16) + (C0 \rightarrow F)$	
From Clock Clock Co Co	To → F → Other → F → Other	$= (Clock \rightarrow C16) + (C0 \rightarrow F)$ = (Clock $\rightarrow C16) + (C0 \rightarrow Out)$ = (C0 $\rightarrow C16) + (C0 \rightarrow F)$ = (C0 $\rightarrow C16) + (C0 \rightarrow Out)$	
From Clock Clock Co	$ \begin{array}{ccc} \textbf{To} \\ \rightarrow & F \\ \rightarrow & \text{Other} \\ \rightarrow & F \\ \rightarrow & \text{Other} \\ \text{SB} & \rightarrow & F \end{array} $	$= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{F})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{Out})$ $= (\operatorname{C0} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{F})$ $= (\operatorname{C0} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{Out})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{F})$	t)
From Clock Clock Co Co S2-S0, OSA, O	$ \begin{array}{ccc} \textbf{To} \\ \rightarrow & F \\ \rightarrow & \text{Other} \\ \rightarrow & F \\ \rightarrow & \text{Other} \\ \text{SB} & \rightarrow & F \end{array} $	$= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{F})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{Out})$ $= (\operatorname{C0} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{F})$ $= (\operatorname{C0} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{Out})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{F})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{Out})$ $= \operatorname{Same} \text{ as 16-bit case}$	t)
From Clock Clock Co Co S2-S0, OSA, O S2-S0, OSA, O A, B Co	To         →       F         →       Other         →       F         →       Other         SB       →       F         SB       →       Other         Setup time       Setup time         Setup time       Setup time	$= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= \operatorname{Same} \operatorname{as} \operatorname{16-bit} \operatorname{case}$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup time})$	
From Clock Clock Co S2-S0, OSA, O S2-S0, OSA, O A, B Co S2-S0, OSA, O S2-S0, OSA, O	To $\rightarrow$ F $\rightarrow$ Other $\rightarrow$ FSB $\rightarrow$ SB $\rightarrow$ Setup timeSetup timeSetup timeSBSetup time	$= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= \operatorname{Same as 16-bit case}$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup time})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup})$	
From Clock Clock Co S2-S0, OSA, O S2-S0, OSA, O A, B C0 S2-S0, OSA, O ENA, ENB, EN	To $\rightarrow$ F $\rightarrow$ Other $\rightarrow$ FSB $\rightarrow$ SB $\rightarrow$ Setup timeSetup timeSBSetup timeSBSetup timeIFSetup time	$= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{F})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{Out})$ $= (\operatorname{C0} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{Out})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{F})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{Out})$ $= \operatorname{Same} as 16 \text{-bit case}$ $= (\operatorname{C0} \rightarrow \operatorname{C16}) + (\operatorname{C0} \text{ Setup time})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{C0} \text{ Setup})$ $= \operatorname{Same} as 16 \text{-bit case}$	
From Clock Clock Co S2-S0, OSA, O S2-S0, OSA, O A, B Co S2-S0, OSA, O	To $\rightarrow$ F $\rightarrow$ Other $\rightarrow$ FSB $\rightarrow$ SB $\rightarrow$ Setup timeSetup timeSBSetup timeSBSetup timeIFSetup time	$= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= \operatorname{Same as 16-bit case}$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup time})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup})$	
From Clock Clock Co S2-S0, OSA, O S2-S0, OSA, O A, B C0 S2-S0, OSA, O ENA, ENB, EN	To $\rightarrow$ F $\rightarrow$ Other $\rightarrow$ FSB $\rightarrow$ SB $\rightarrow$ Setup timeSetup timeSBSetup timeSBSetup timeIFSetup time	$= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{F})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{Out})$ $= (\operatorname{C0} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{Out})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{F})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{C0} \rightarrow \operatorname{Out})$ $= \operatorname{Same} as 16 \text{-bit case}$ $= (\operatorname{C0} \rightarrow \operatorname{C16}) + (\operatorname{C0} \text{ Setup time})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{C0} \text{ Setup})$ $= \operatorname{Same} as 16 \text{-bit case}$	
From Clock Clock Co S2-S0, OSA, O S2-S0, OSA, O A, B Co S2-S0, OSA, O ENA, ENB, EN	To $\rightarrow$ F $\rightarrow$ Other $\rightarrow$ F $\rightarrow$ OtherSBSBSetup timeSetup timeSetup timeSBSetup timeSBSetup timeSetup timeSetup timeSetup timeSetup timeSetup timeSetup timeSetup timeSBSetup timeSetup timeSetup time	$= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= \operatorname{Same as 16-bit case}$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup time})$ $= \operatorname{Same as 16-bit case}$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup time})$	
From Clock Clock Co S2-S0, OSA, O S2-S0, OSA, O A, B Co S2-S0, OSA, O ENA, ENB, EN	To $\rightarrow$ F $\rightarrow$ Other $\rightarrow$ F $\rightarrow$ Other SB $\rightarrow$ F SB $\rightarrow$ Other Setup time Setup time SB Setup time SB Setup time F Setup time	$= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup})$	
From Clock Clock Co S2-S0, OSA, O S2-S0, OSA, O A, B C0 S2-S0, OSA, O ENA, ENB, EN	To $\rightarrow$ F $\rightarrow$ Other $\rightarrow$ F $\rightarrow$ OtherSBSBSetup timeSetup timeSetup timeSBSetup timeSBSetup timeSetup timeSetup timeSetup timeSetup timeSetup timeSetup timeSetup timeSBSetup timeSetup timeSetup time	$= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= \operatorname{Same as 16-bit case}$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup time})$ $= \operatorname{Same as 16-bit case}$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup time})$	
From Clock Clock Co S2-S0, OSA, O S2-S0, OSA, O A, B C0 S2-S0, OSA, O ENA, ENB, EN	To $\rightarrow$ F $\rightarrow$ Other $\rightarrow$ F $\rightarrow$ Other SB $\rightarrow$ F SB $\rightarrow$ Other Setup time Setup time SB Setup time IF Setup time $a_{31}-A_{16}$ $B_{31}-B_{16}$	$= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= \operatorname{Same as 16-bit case}$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup time})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup})$ $= \operatorname{Same as 16-bit case}$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup time})$	
From Clock Clock Co S2-S0, OSA, O S2-S0, OSA, O A, B Co S2-S0, OSA, O ENA, ENB, EN	To $\rightarrow$ F $\rightarrow$ Other $\rightarrow$ F $\rightarrow$ Other SB $\rightarrow$ F SB $\rightarrow$ Other Setup time Setup time SB Setup time IF Setup time $a_{31}-A_{16}$ $B_{31}-B_{16}$	$= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= \operatorname{Same as 16-bit case}$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup time})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup})$ $= \operatorname{Same as 16-bit case}$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup time})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup time})$	
From Clock Clock Co S2-S0, OSA, O S2-S0, OSA, O A, B C0 S2-S0, OSA, O ENA, ENB, EN	To $\rightarrow$ F $\rightarrow$ Other $\rightarrow$ F $\rightarrow$ Other SB $\rightarrow$ F SB $\rightarrow$ Other Setup time Setup time Setup time SB Setup time F Setup time	$= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= \operatorname{Same as 16-bit case}$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup time})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup})$ $= \operatorname{Same as 16-bit case}$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup time})$	
From Clock Clock Co S2-S0, OSA, O S2-S0, OSA, O A, B Co S2-S0, OSA, O ENA, ENB, EN	To $\rightarrow$ F $\rightarrow$ Other $\rightarrow$ F $\rightarrow$ Other SB $\rightarrow$ F SB $\rightarrow$ Other Setup time Setup time SB Setup time IF Setup time $A_{31}-A_{16}$ $B_{31}-B_{16}$ $\downarrow$ $D$ $Q$	$= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup})$	
From Clock Clock Co S2-S0, OSA, O S2-S0, OSA, O A, B Co S2-S0, OSA, O ENA, ENB, EN Minimum cycle	To $\rightarrow$ F $\rightarrow$ Other $\rightarrow$ F $\rightarrow$ Other SB $\rightarrow$ F SB $\rightarrow$ Other Setup time Setup time SB Setup time IF Setup time $A_{31}-A_{16}$ $B_{31}-B_{16}$ $\downarrow$ $D$ $Q$	$= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{F})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \rightarrow \operatorname{Out})$ $= \operatorname{Same as 16-bit case}$ $= (\operatorname{Co} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup time})$ $= \operatorname{Same as 16-bit case}$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup time})$ $= (\operatorname{S2-S0}, \operatorname{OSA}, \operatorname{OSB} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup})$ $= \operatorname{Same as 16-bit case}$ $= (\operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup time})$ $= \operatorname{Clock} \rightarrow \operatorname{C16}) + (\operatorname{Co} \operatorname{Setup time})$	time)

= Arithmetic Logic Units



# L4C381




Arithmetic Logic Units

01/06/94-LDS.381-J



16-bit Cascadable ALU



## Arithmetic Logic Units



# L29C101 16-bit ALU Slice

## FEATURES

- □ Four-Wide 2901 ALUs Plus Carry Look-Ahead Logic and Full 16-bit Data Paths
- High Speed, Low Power CMOS Technology
- □ Fast Clock Period: 35 ns Commercial, 45 ns Military.
- DESC SMD No. 5962-89517
- □ Available 100% Screened to MIL-STD-883, Class B
- Pin and Functionally Equivalent to AMD Am29C101 and Cypress CY7C9101
- Package Styles Available:
  - 64-pin Sidebraze, Hermetic DIP
  - 68-pin Ceramic Pin Grid Array


## DESCRIPTION


The **L29C101** is a high-performance, expandable, 16-bit Arithmetic Logic Unit slice manufactured using CMOS technology. Completely code compatible with its 4-bit predecessors, the part can be used to implement the arithmetic section of central processors or many types of programmable controllers.

The microinstruction set of the L29C101 is straightforward, yet versatile enough so that the part can be used to emulate the ALU operations of most digital computers.

The L29C101 is comprised of functions equivalent to four 2901 bit-slice ALUs plus the 2902 carry look-ahead logic, all in a single 64-pin device. Included are a 16-word by 16-bit dualport register file, a 16-bit 8-function ALU, 16-bit shifters, and all the necessary decoding and control logic.

All status, shift linkage, and carry functions are cascadable to allow construction of architectures wider than 16-bits if desired. Expanded





## = Arithmetic Logic Units



## L29C101 16-bit ALU Slice

designs can take advantage of full carry-look-ahead for improved performance.

The L29C101 is fully pin and function compatible with the Am29C101. The L29C101 is available in High-Rel versions that are fully compliant with MIL-STD-883, Class B.

#### L29C101 ARCHITECTURE

A typical execution cycle for the L29C101 consists of reading two operands simultaneously from the two-port register file, performing an ALU operation on these operands, and returning the result to the register file. This entire operation can be completed in a single clock cycle, providing high performance and simple microcode. Optionally, the ALU operands may be sourced by the external data port, an auxiliary register denoted the Quotient or "Q" register, or forced to zero under instruction control. Also, the data returned to the register file and the Q register may be shifted one bit in either direction to aid multiplication and division operations.


#### **REGISTER FILE**

The two-port register file has a capacity of 16 words of 16 bits each. The A-port address, A3-0, specifies the register to be read from the A-port, and the B-port address, B3-0, specifies the register to the read from the B-port. Both A and B addresses may be the same, in which case identical data will appear at both A and B ports. In addition, the B-port address can specify a register location for writing. Data from the locations indicated by the A and B addresses are read from the register file during the

low period of the clock. The data is applied to two latches which are transparent during the clock low period, and hold their state during the clock high period. The purpose of these latches is to hold the A and B ALU operands constant while a computation result is written back to the register file at the B address. This allows for a readmodify-write cycle, which is useful in applications such as accumulation. Under control of the Result Destination Field (I8-6), data to be written to the register file is stored into the register addressed by the B field on the rising edge of the clock.

#### ALU CONTROL

The ALU is capable of performing eight operations. These functions are described in Table 2. The control inputs, I5-3, select one of three arith-



3

metic or five logical operations to be performed on the input operands. The integral carry-look-ahead circuitry across all 16 ALU bits is functionally equivalent to the 2902 carry-look-ahead unit and provides significant speed advantages.


In the arithmetic mode, the ALU result is also a function of the Carry-In input. When executing ALU Add or Subtract instructions, setting the C(n) input to '1' causes the addition of '1' to the result. Thus for two's complement operations, C(n) of the least significant slice would be set to zero for addition, and to '1' for subtraction. This is because the L29C101 ALU naturally implements one's complement subtraction, that is, a bitwise complement of one of the operands. In order to achieve a two's complement result, a '1' must be added in the least significant position. This is accomplished by using C(n). PASS and Negate operations are also available by combining arithmetic instructions (Add, Subtract) with any of the operand source options which set one operand to zero. Tables 5 and 6 show the detailed ALU logic and arithmetic functions and the operands selected. Table 5 includes ALU function selection.

#### **OPERAND SOURCE CONTROL**

As shown in the figure below, each of the ALU operands is supplied by a multiplexer, which allows significant flexibility in the selection of the operand source. The two 16-bit ALU inputs are denoted R and S. The R operand may be sourced by the A read port of the register file, from the D input pins, or may be forced to zero. The S operand may be sourced by the B read port of the register file, the A read port (when the R operand is D or zero), the Q register, or forced to zero. Control of the operand selection multiplexers is encoded into control field I2-0, as described in Table 1.

#### **RESULT DESTINATION CONTROL**

The instruction field, I8-6, is encoded to control the routing of the ALU result field, denoted F, and the Q register contents. The encoding is defined in Table 3. Under instruction control, the ALU result can be stored in the register file, the Q register, or both. A No Operation capability is also provided during which the result is not stored in either location. This field also controls the value presented at the Y15-0 outputs. These outputs generally reflect the ALU result F, but for one of the instruction decodes, the outputs are





L29C101 16-bit ALU Slice

driven by the A port value read from the register file. This provides the capability to read data from the register file while simultaneously performing an ALU operation. This is useful in applications such as postincrement address generation.

In addition to destination control, up or down shifting of both the register file and Q register load values are controlled by the I8-6 field. Each can be up or down shifted one position prior to storing in the destination register. The RAM0 or Q0 pins output the least significant bit of the value being stored for downshifts, and accept the bit to be stored in the least significant position for upshifts. Similarly, the RAM15 or Q15 pins output the most significant bit for upshifts, and accept the bit to be stored in the most significant position for downshifts. Table 3 gives the various shift actions and data destinations controlled by the I8-6 inputs.

#### **Q REGISTER**


The Q register is intended primarily for use as a separate working register for multiplication and division routines but it also serves as an accumulator or for temporary storage. The Q register is loaded via a multiplexer, which allows either up or downshift of the Q register contents, or an unshifted load of the Q register with the ALU result.

#### STATUS OUTPUTS

The  $\overline{G}$  and  $\overline{P}$  outputs are low-true Carry-Generate and Carry-Propagate

signals. They are used in conjunction with an external carry-look-ahead generator when cascading L29C101 slices beyond 32 bits. The C(n+16) is the Carry-Out signal, which can be directly connected to the C(n) input of another L29C101 to implement a 32-bit system. The OVR output indicates two's complement overflow for addition and subtraction. The logical definitions of the  $\overline{G}$ ,  $\overline{P}$ , C(n+16), and OVR signals are given in Table 7.

The MSB of the ALU result (F15) is provided so that the sign bit may be examined easily. The Z output is used for zero detection and is high when all of the F output bits are low. It is an open drain output which may be wire OR'ed across multiple slices.





### L29C101

16-bit ALU Slice

TABLE 1.	ALU SOURCE OPERAND CONTROL TABLE 2. AL							ALU FUNCTION CONTROL						
		Micı	ro Code		ALU S	ALU Source		Micro Code						
				Octal	Оре	rands						Octal	ALU	
Mnemonic	12	l1	lo	Code	R	S		Mnemonic	15	14	l3	Code	Function	Symbol
AQ	L	L	L	0	A	Q		ADD	L	L	L	0	R Plus S	R + S
AB	L	L	н	1	A	В		SUBR	L	L	н	1	S Minus R	S – R
ZQ	L	н	L	2	0	Q		SUBS	L	н	L	2	R Minus S	R – S
ZB	L	н	н	3	0	В		OR	L	н	н	3	R OR S	
ZA	н	L	L	4	0	Α		AND	н	L	L	4	R AND S	
DA	н	L	н	5	D	A		NOTRS	н	L	н	5	R AND S	
DQ	н	н	L	6	D	Q		EXOR	н	н	L	6	R EX-OR S	
DZ	н	н	н	7	D	0		EXNOR	н	н	н	7	R EX-NOR S	

TABLE 3.	ALU DESTINATION CONTROL												
	Micro Code			ode	RAM Function		Q-Reg. Function			RAM Shifter		Q Shifter	
Mnemonic	18	17	16	Octal Code	Shift	Load	Shift	Load	Y Output	RAM0	RAM15	Qo	Q15
QREG	L	L	L	0	х	None	None	F→Q	F	х	х	Х	x
NOP	L	L	н	1	х	None	x	None	F	х	х	Х	X
RAMA	L	н	L	2	None	$F \rightarrow B$	X	None	A	х	х	х	х
RAMF	L	н	н	3	None	F → B	X	None	F	х	х	Х	X
RAMQD	н	L	L	4	DOWN	F/2 → B	DOWN	Q/2 → Q	F	Fo	IN15	Qo	IN15
RAMD	н	L	н	5	DOWN	F/2 → B	x	None	F	Fo	IN15	Q0	x
RAMQU	н	н	L	6	UP	2F → B	UP	2Q → Q	F	INo	F15	INo	Q15
RAMU	н	н	н	7	UP	2F → B	х	None	F	INo	F15	х	Q15

TABLE	4. SOURCE	OPERAND A	ND ALU FU	NCTION MA	TRIX				
	I2-0 →	0	1	2	3	4	5	6	7
Octal	ALU				ALU Source				
l5-3	Function	A, Q	A, B	O, Q	О, В	O, A	D, A	D, Q	D, O
0	C(n) = L R plus S	A + Q	A + B	Q	В	A	D + A	D + Q	D
	C(n) = H	A + Q +1	A + B + 1	Q + 1	B + 1	A + 1	D + A + 1	D + Q + 1	D + 1
1	C(n) = L S minus R	Q – A – 1	B – A – 1	Q – 1	B – 1	A – 1	A – D – 1	Q – D –1	– D – 1
	C(n) = H	Q – A	B – A	Q	В	A	A – D	Q – D	D
2	C(n) = L R minus S	A – Q – 1	A – B – 1	– Q –1	- B - 1	- A - 1	D – A – 1	D – Q – 1	D — 1
	C(n) = H	A – Q	A – B	– Q	– B	– A	D – A	D – Q	D
3	R OR S	$A \lor Q$	A v B	Q	В	A	D v A	D v Q	D
4	R AND S	A ^ Q	$\overline{A} \wedge Q$	0	0	0	D ∧ A	$\overline{D} \wedge Q$	0
5	R AND S	Ā∧Q	A ^ B	Q	В	A	D ^ A	D ^ Q	0
6	R EX-OR S	A∀Q	A∀B	Q	В	A	D∀A	D∀Q	D
7	R EX-NOR S	A∀Q	Ā∀B	Q	Ē	Ā	DVA	D V Q	D

L29C1	01
-------	----

Ī

C

## 16-bit ALU Slice

Octal 15-3, 12-0	Group	Function	Octal	C(n) = 0	(1.0W)	C(n) -	1 (High)
40		$A\wedgeQ$	15-3,	0(11) = 0	(LOW)	C(II) -	r (rngn)
41		A ∧ B	12-0	Group	Function	Group	Function
45	AND	D ^ A	00		A + Q		A + Q + 1
46		D ^ Q			A + Q A + B	ADD Plus	A+Q+1 A+B+1
D		A ∨ Q	01				
31 35		A v B	05	ADD	D + A	One	D + A + 1
	OR		06		D + Q		D + Q + 1
6		D ∨ A A ∀ Q	02		Q		Q + 1
50 51		A∀Q	03		В		B + 1
5	EX – OR		04	PASS	A	Increment	A + 1
66	EX - ON	DVQ	07		D		D + 1
70		AVQ	12		Q – 1		Q
71		AVB	13		B – 1		В
75	EX – NOR	DVA	14	Decrement	A – 1	PASS	A
		D V Q	27	Decrement	D – 1	1 400	D
2		Q	2/		U - 1		
3		R	22		– Q –1		– Q
4	INVERT	Ā	23		- B - 1	2's Comp.	– B
77		D	24	1's Comp.	- A - 1	(Negate)	- A
2		Q	17		– D – 1		– D
63		В	10		Q – A –1		Q – A
64	PASS	A	11		B-A-1		B – A
67		D	15		A – D – 1		A – D
32		Q	16	Subtract	Q-D-1	Subtract	Q-D
33	<b>BA</b> 00	В	20	(1's Comp.)	A-Q-1	(2's Comp.)	A-Q
34	PASS	A D		(i s comp.)		(2 S Comp.)	
37 42		0	21		A – B – 1		A – B
43		0	25		D – A – 1		D – A
4	ZERO	0	26		D – Q – 1		D – Q
47	22.10	ů O					
50		$\overline{A} \land Q$					
51		$\overline{A} \wedge B$					
55	MASK	$\overline{D} \wedge A$					
56		D∧Q					

TABLE 7.	LOGIC FUN	NCTIONS FOR CARRY AND OVERFLOW CONDITIONS								
15-3	Function	P	G	C (n+16)	OVR					
0	R+S	P0 • P1 ··· P15	G15 + P15 G14 + P15 P14 G13 + ···	C16	C16 ∀ C15					
1	S – R		Same as R + S equations, but substitute $\overline{Ri}$ for Ri in definitions							
2	R – S		Same as R + S equations, but substitute $\overline{Si}$ for Si in definitions							
3	R ∨ S									
4	$\mathbf{R} \wedge \mathbf{S}$				LOW					
5	R∧S	НІGН	HIGH	LOW						
6	R∀S									
7	RVS									



### L29C101

# 16-bit ALU Slice

AXIMUM RATINGS Above which useful life may be impaired (Notes	1, 2, 3, 8)
Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 m/
Latchup current	

<b>DPERATING CONDITIONS</b> To meet specified electrical and switching characteristics							
Mode	Temperature Range (Ambient)	Supply Voltage					
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \text{Vcc} \leq 5.25 \text{ V}$					
Active Operation, Military	–55°C to +125°C	$4.50 \text{ V} \leq \text{V} \text{cc} \leq 5.50 \text{ V}$					

ELECTRIC	CAL CHARACTERISTICS Ove	er Operating Conditions (Note 4)				
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
<b>V</b> ОН	Output High Voltage	Vcc = Min., IOH = -2.0 mA	2.4			v
VOL	Output Low Voltage	VCC = Min., IOL = 8.0 mA			0.4	v
<b>V</b> ін	Input High Voltage		2.0		Vcc	v
VIL	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground $\leq$ VIN $\leq$ VCC (Note 12)			±20	μA
loz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		15	30	mA
ICC2	Vcc Current, Quiescent	(Note 7)			5.0	mA



### L29C101

DEVICES INCORPORATED

### 16-bit ALU Slice

### SWITCHING CHARACTERISTICS — COMMERCIAL OPERATING RANGE (0°C to +70°C) Note 9 (ns)

<b>OUTPUT ENABLE</b>	DISABLE	TIMES (Note	e 11)	
Device	Input	Output	tena	tDIS
L29C101-35	ŌĒ	Y	20	17

CYCLE TIME AND CLOCK CHARACTERISTICS	
Read – Modify – Write Cycle (from selection of A, B registers to end of cycle)	35 ns
Maximum Clock Frequency to shift Q (50% duty cycle, I = 432 or 632)	30 MHz
Minimum Clock LOW Time	15 ns
Minimum Clock HIGH Time	20 ns

To Output		_					RAM0	Qo
From Input	Y	F15	C (n16)	G, P	F = 0	OVR	RAM15	Q15
A,B Address	46	43	35	37	49	41	40	
D	34	34	27	27	40	29	33	
C(n)	27	24	20		28	23	28	
10, 11, 12	40	40	33	30	42	32	35	
13, 14, 15	41	38	32	28	40	36	38	
16, 17, 18	20		-				26	26
A bypass ALU (I = 2XX)	26	_						
Clock	38	34	30	30	36	32	34	25

SETUP AND HOLD TIMES RELATIVE TO CLOCK INPUT (Note 13)								
Input	Setup Time Before H → L	Hold Time After H → L	Setup Time Before L $\rightarrow$ H	Hold Time After L → H				
A,B Source Address (Notes 15, 16)	24	3	35	_				
B Destination Address (Note 14)	24	Do Not Change		0				
D	_		26	0				
C(n)	_		16	0				
lo, l1, l2			30	0				
13, 14, 15		31		0.				
l6, l7, l8 (Note 14)	10	Do Not Change		0				
RAM0, RAM15, Q0, Q15			12	0				



### SWITCHING CHARACTERISTICS — MILITARY OPERATING RANGE (-55°C to +125°C) Note 9 (ns)

OUTPUT ENABLE/DISABLE TIMES (Note 11)								
Device	Input	Output	<b>t</b> ENA	tDIS				
L29C101-45	ŌĒ	Y	23	20				

CYCLE TIME AND CLOCK CHARACTERISTICS					
Read – Modify – Write Cycle (from selection of A, B registers to end of cycle)	45ns				
Maximum Clock Frequency to shift Q (50% duty cycle, I = 432 or 632)	25 MHz				
Minimum Clock LOW Time	20 ns				
Minimum Clock HIGH Time	20 ns				

To Output							RAMo	Qo
From Input	Y	F15	C (n16)	G, P	F = 0	OVR	RAM15	<b>Q</b> 15
A,B Address	52	50	40	38	48	46	43	
D	37	36	30	32	40	32	35	
C(n)	30	28	24		29	27	30	
10, 11, 12	44	43	36	34	46	38	41	
13, 14, 15	47	44	35	35	45	44	45	_
16, 17, 18	22						30	30
A bypass ALU (I = 2XX)	27				_	_	_	
Clock	44	39	32	32	40	36	34	28

SETUP AND HOLD TIMES RELATIVE TO CLOCK INPUT (Note 13)							
Input	Setup Time Before H → L	Hold Time After H → L	Setup Time Before L → H	Hold Time After L → H			
A,B Source Address (Notes 15, 16)	22	3	40				
B Destination Address (Note 14)	22	Do Not Change		0			
D			30	0			
C(n)			20	0			
lo, l1, <b>l</b> 2			37	0			
13, 14, 15			36	0			
l6, l7, l8 (Note 14)	10	Do Not Change		0			
RAM0, RAM15, Q0, Q15			12	0			

### L29C101

16-bit ALU Slice



#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

where

- N = total number of device outputs
- C = capacitive load per output
- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.

c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.


12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.

13. A dash indicates a propagation delay or setup time constraint that does not exist.

14. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change."

15. Source addresses must be stable prior to the clock  $H\rightarrow L$  transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.

16. The setup time prior to the clock  $L \rightarrow H$  transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable A and B addresses to the clock  $L \rightarrow H$  transition, regardless of when the clock  $H \rightarrow L$  transition occurs.





### L29C101

16-bit ALU Slice

	ORDERING INFORMATION	
	64-pin $\begin{bmatrix} 1 \\ 1 \\ 2 \\ 2 \\ 3 \\ 6 \\ 4 \\ 6 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
Speed	Sidebraze Hermetic DIP (D6)	Ceramic Pin Grid Array (G1)
	0°C to +70°C — Commercial Screening	
35 ns	L29C101DC35	L29C101GC35
	-55°C to +125°C — Commercial Screening	
45 ns	L29C101DM45	L29C101GM45
	-55°C to +125°C - MIL-STD-883 COMPLIANT	
45 ns	L29C101DMB45	L29C101GMB45





#### FEATURES

- 32-bit Input, 32-bit Output Multiplexed to 16 Lines
- □ Full 0-31 Position Barrel Shift Capability
- □ Integral Priority Encoder for 32-bit Floating Point Normalization
- Sign-Magnitude or Two's Complement Mantissa Representation
- 32-bit Linear Shifts with Sign or Zero Fill
- Independent Priority Encoder Outputs for Block Floating Point
- DESC SMD No. 5962-89717
- Available 100% Screened to MIL-STD-883, Class B
- □ Package Styles Available:
  - 68-pin Plastic LCC, J-Lead
    - 68-pin Ceramic LCC
    - 68-pin Commercial PGA
  - 68-pin Ceramic PGA

### DESCRIPTION

The **LSH32** is a 32-bit high speed shifter designed for use in floating point normalization, word pack/ unpack, field extraction, and similar applications. It has 32 data inputs, and 16 output lines. Any shift configuration of the 32 inputs, including circular (barrel) shifting, left shifts with zero fill, and right shift with sign extend are possible. In addition, a built-in priority encoder is provided to aid floating point normalization.


#### SHIFT ARRAY

The 32 inputs to the LSH32 are applied to a 32-bit shift array. The 32 outputs of this array are multiplexed down to 16 lines for presentation at the device outputs. The array may be configured such that any contiguous 16-bit field (including wraparound of the 32 inputs) may be presented to the output pins under control of the shift code field (wrap mode). Alternatively, the wrap feature may be disabled, resulting in zero or sign bit fill, as appropriate (fill mode). The shift code control assignments and the resulting input to output mapping for the wrap mode are shown in Table 1.

Essentially the LSH32 is configured as a left shift device. That is, a shift code of 000002 results in no shift of the input field. A code of 000012 provides an effective left shift of 1 position, etc. When viewed as a right shift, the shift code corresponds to the two's complement of the shift distance, i.e., a shift code of 111112 (-110) results in a right shift of one position, etc.

When not in the wrap mode, the LSH32 fills bit positions for which there is no corresponding input bit. The fill value and the positions filled depend on the RIGHT/ $\overline{\text{LEFT}}$  (R/ $\overline{\text{L}}$ ) direction pin. This pin is a don't care input when in wrap mode. For left shifts in fill mode, lower bits are filled with zero as shown in Table 2. For right shifts, however, the SIGN input is used as the fill value. Table 3 depicts the bits to be filled as a function of shift code for the right shift case. Note that the  $R/\overline{L}$  input changes only the fill convention, and does not affect the definition of the shift code.

In fill mode, as in wrap mode, the shift code input represents the number of shift positions directly for left shifts, but the two's complement of the shift code results in the equivalent right shift. However, for fill mode the  $R/\overline{L}$ input can be viewed as the most



### 32-bit Cascadable Barrel Shifter

significant bit of a 6-bit two's comple-
ment shift code, comprised of $R/\overline{L}$
concatenated with the SI4–SI0 lines.
Thus a positive shift code $(R/\overline{L} = 0)$
results in a left shift of 0–31 positions,
and a negative code $(R/\overline{L} = 1)$ a right
shift of up to 32 positions. The LSH32
can thus effectively select any contigu-
ous 32-bit field out of a (sign extended
and zero filled) 96-bit "input."

#### **OUTPUT MULTIPLEXER**

The shift array outputs are applied to a 2:1 multiplexer controlled by the MS/LS select line. This multiplexer makes available at the output pins either the most significant or least significant 16 outputs of the shift array.

#### **PRIORITY ENCODER**

The 32-bit input bus drives a priority encoder which is used to determine the first significant position for purposes of normalization. The priority encoder produces a five-bit code representing the location of the first non-zero bit in the input word. Code assignment is such that the priority encoder output represents the number of shift positions required to left align the first non-zero bit of the input word. Prior to the priority encoder, the input bits are individually exclusive OR'ed with the SIGN input. This allows normalization in floating point systems using two's complement mantissa representation. A negative value in two's complement representation will cause the exclusive OR gates to invert the input data to the encoder. As a result the leading significant digit will always be "1." This affects only the encoder inputs; the shift array always operates on the raw input data. The priority encoder function table is shown in Table 4.

#### TABLE 1. WRAP MODE SHIFT CODE DEFINITIONS ... Shift Code Y31 **Y**30 Y29 Y16 Y15 Y2 Y1 Yo ... 00000 31 130 29 116 12 11 10 . . . 115 . . . 00001 130 129 115 11 10 31 128 114 . . . . . . 00010 129 28 127 114 10 131 130 . . . 113 . . . 00011 128 27 126 113 112 31 130 29 • • • . . . ٠ • . • • • • . . . . . • • . . . . . . . . . . . . • • • . . . . . . . . • . • 01111 116 114 11 10 119 118 117 115 . . . . . . 10000 117 115 114 113 10 131 118 116 . . . . . . 10001 114 113 112 • • • 131 130 . . . 117 116 115 10010 113 112 111 130 129 116 115 114 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11100 lз 12 11 120 119 16 15 4 . . . . . . 11101 0 14 13 12 11 • • • 119 118 . . . 15 11110 11 13 12 ю 131 . . . 118 117 4 . . . 12 11 11111 10 31 130 ... 117 116 . . . 13

TABLE 2.         FILL MODE SHIFT CODE DEFINITIONS — LEFT SHIFT										
Shift Code	<b>Y</b> 31	<b>Y</b> 30	Y29	•••	Y16	<b>Y</b> 15	•••	Y2	<b>Y</b> 1	Yo
00000	<b>I</b> 31	130	129	•••	116	115	•••	12	11	lo
00001	130	<b>1</b> 29	28	•••	115	114	•••	11	lo	0
00010	<b>I</b> 29	<b>1</b> 28	<b>l</b> 27	•••	114	113	•••	lo	0	0
00011	<b>I</b> 28	27	26	•••	113	112	•••	0	0	0
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	• • •	•	•	•••	•	•	•
01111	<b>I</b> 16	115	114	•••	<b>I</b> 1	lo	•••	0	0	0
10000	115	114	<b>I</b> 13	•••	lo	0	•••	0	0	0
10001	114	<b>I</b> 13	<b>1</b> 12	•••	0	0	•••	0	0	0
10010	<b>I</b> 13	112	<b>I</b> 11	•••	0	0	•••	0	0	0
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	•	•	•
11100	lз	12	<b>I</b> 1	•••	0	0	•••	0	0	0
11101	12	11	lo	•••	0	0	•••	0	0	0
11110	<b>I</b> 1	lo	0	•••	0	0	•••	0	0	0
11111	lo	0	0	•••	0	0	•••	0	0	0



### 32-bit Cascadable Barrel Shifter

TABLE 3.	TABLE 3. FILL MODE SHIFT CODE DEFINITIONS RIGHT SHIFT									
Shift Code	<b>Y</b> 31	<b>Y</b> 30	Y29	•••	<b>Y</b> 16	Y15	•••	Y2	<b>Y</b> 1	Yo
00000	s	S	s	•••	S	S	•••	S	S	S
00001	s	S	S	• • •	S	S	•••	S	S	131
00010	S	S	s	•••	S	S	•••	S	<b>I</b> 31	130
00011	S	S	S	•••	S	S	•••	<b>I</b> 31	130	129
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	• • •	•	•	•••	•	•	•
01111	S	S	S	•••	S	S	•••	<b>I</b> 19	18	<b>I</b> 17
10000	s	S	s	•••	s	<b>I</b> 31	•••	<b>1</b> 18	117	<b> </b> 16
10001	S	S	S	•••	<b> </b> 31	<b>I</b> 30	•••	<b>I</b> 17	<b>1</b> 16	<b>I</b> 15
10010	S	S	S	•••	130	129	•••	<b>1</b> 16	<b>I</b> 15	<b>I</b> 14
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	•	•	•
11100	S	S	S	•••	<b>I</b> 20	<b>1</b> 19	•••	<b>l</b> 6	15	14
11101	S	S	S	•••	<b>l</b> 19	<b>l</b> 18	•••	15	<b>I</b> 4	lз
11110	S	S	31	•••	<b>I</b> 18	<b>I</b> 17	•••	4	lз	12
11111	S	<b>I</b> 31	130	•••	<b>I</b> 17	<b>I</b> 16	•••	l3	12	<b>I</b> 1

TABLE	TABLE 4. PRIORITY ENCODER FUNCTION TABLE									
<b>I</b> 31	130	129	•••	<b>I</b> 16	<b>I</b> 15	•••	12	11	lo	Shift Code
1	х	х	•••	Х	х	•••	х	х	Х	00000
0	1	Х	•••	Х	Х	•••	Х	Х	Х	00001
0	0	1	•••	Х	Х	•••	х	Х	Х	00010
•	•	•	•••	•	•	•••	•	•	•	•
•	•	•	•••	•	•	•••	•	•	•	•
0	0	0	•••	1	Х	•••	Х	Х	Х	01111
0	0	0	•••	0	1	•••	Х	Х	Х	10000
0	0	0	•••	0	0	•••	х	Х	Х	10001
•	•	•	•••	•	•	•••	•	•	•	•
•	•	•	•••	•	•	•••	•	•	•	•
0	0	0	•••	0	0	•••	0	1	Х	11110
0	0	0	•••	0	0	•••	0	0	1	11111
0	0	0	•••	0	0	•••	0	0	0	11111


#### NORMALIZE MULTIPLXER

The NORM input, when asserted results in the priority encoder output driving the internal shift code inputs directly. It is exactly equivalent to routing the SO4–SO0 outputs back to the SI4–SI0 inputs. The NORM input provides faster normalization of 32-bit data by avoiding the delay associated with routing the shift code off chip. When using the NORM function, the LSH32 should be placed in fill mode, with the R/L input low.

#### **APPLICATIONS EXAMPLES**

Normalization of mantissas up to 32 bits can be accomplished directly by a single LSH32. The  $\overline{\text{NORM}}$  input is asserted, and fill mode and left shift are selected. The normalized mantissa is then available at the device output in two 16-bit segments, under the control of the output data multiplexer select, the MS/LS.

If it is desirable to avoid the necessity of multiplexing output data in 16-bit segments, two LSH32 devices can be used in parallel. Both devices receive the same input word, with the  $MS/\overline{LS}$ select line of one wired high, and the other low. Each device will then independently determine the shift distance required for normalization, and the full 32 bits of output data will be available simultaneously.






# LONG-WORD NORMALIZATION (MULTIPLE CYCLES)

Normalization of floating point mantissas longer than 32 bits can be accomplished by cascading LSH32 units. When cascading for normalization, the device inputs are overlapped such that each device lower in priority than the first shares 16 inputs with its more significant neighbor. Fill mode and left shift are selected, however, internal normalization (NORM) is not used. The most significant result half of each device is enabled to the output. The shift out (SO4–SO0) lines of the most significant slice are connected to the shift in lines of all slices, including the first. The exception is that all SI4 lines are grounded, limiting the shift distance to 16 positions. The shift distance required for normalization is produced by the priority encoder in the most significant slice. The priority encoder will produce the shift code necessary to normalize the input word if the leading non-zero digit is found in the upper 16 bits. If this is the case, the number of shift positions necessary to accomplish normalization is placed on the SO4-SO0 outputs for use by all slices, and the appropriate 0-15 bit shift is accomplished. If the upper 16 bits are all zero, then the maximum shift of 15 places is executed. Single

clock normalization requiring shifts longer than 16 bits can be accomplished by a bank-select technique described below.

#### SINGLE CYCLE LONG-WORD NORMALIZATION

An extension of the above concept is a single clock normalization of long words (potentially requiring shifts of more than 15 places). The arrangement of LSH32s required is shown in Figure 1. Cascading of LSH32 units is accomplished by connecting the SI3– SI0 input lines of each unit to the SO3– SO0 outputs of the most significant device in the row as before. Essen-



**Special Arithmetic Functions** 



### 32-bit Cascadable Barrel Shifter

tially the LSH32s are arranged in multiple rows or banks such that the inputs to successive rows are leftshifted by 16 positions. The outputs of each row are multiplexed onto a three-state bus. The normalization problem then reduces to selecting from among the several banks that one which has the first non-zero bit of the input value among its 16 most significant positions. If the most significant one in the input file was within the upper 16 locations of a given bank, the SO4 output of the most significant slice in that bank will be low. Single clock normalization can thus be accomplished simply by enabling onto the three-state output bus the highest priority bank in which this condition is met. In this way the input word will be normalized regardless of the number of shift positions required to accomplish this.

The number of shift positions can be determined simply by concatenation of the SO3-SO0 outputs of the most significant slice in the selected row with the encoded Output Enable-bits determining the row number. Note that lower rows need not be fully populated. This is because they represent left shifts in multiples of 16 positions, and the lower bits of the output word will be zero filled. In order to accomplish this zero fill, the least significant device in each row is always enabled, and the row select is instead connected to the SI4 input. This will force the shift length of the least significant device to a value greater than 15 whenever the row containing that device is not selected. This results in zero fill being accomplished by the equivalently positioned slice in a higher bank, as shown in the diagram.

#### **BLOCK FLOATING POINT**

With a small amount of external logic, block floating point operations are easily accomplished by the LSH32. Data resulting from a vector operation are applied to the LSH32 with the NORM-input deasserted. The SO4-SO0 outputs fill then represent the normalization shift distance for each vector element in turn. By use of an external latch and comparator, the maximum shift distance encountered across all elements in the vector is saved for use in the next block operation (or block normalization). During this subsequent pass through the data, the shift code saved from the previous pass is applied uniformly across all elements of the vector. Since the LSH32 is not used in the internal normalize mode, this operation can be pipelined, thereby obtaining the desired shift distance for the next pass while simultaneously applying the normalization required from the previous pass.



### 32-bit Cascadable Barrel Shifter

MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	

OPERATING CONDITIONS To meet specified electrical and switching characteristics							
Mode	Temperature Range (Ambient)	Supply Voltage					
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \le \text{V}_{\text{CC}} \le 5.25 \text{ V}$					
Active Operation, Military	–55°C to +125°C	$4.50~V \leq VCC \leq 5.50~V$					

ELECTRI	CAL CHARACTERISTICS Ove	er Operating Conditions (Note 4)				
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
<b>V</b> он	Output High Voltage	Vcc = Min., IOH = -2.0 mA	2.4			V
VOL	Output Low Voltage	Vcc = Min., IoL = 8.0 mA			0.4	v
<b>V</b> ін	Input High Voltage		2.0		Vcc	v
VIL	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground $\leq$ <b>V</b> IN $\leq$ <b>V</b> CC (Note 12)			±20	μA
loz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		10	30	mA
ICC2	Vcc Current, Quiescent	(Note 7)			1.5	mA


32-bit Cascadable Barrel Shifter

### SWITCHING CHARACTERISTICS

Сомме	RCIAL OPERATING RANGE (0°C to +70°C) Notes	9, 10 (ns)	1.11.11	ener de						
de de la dela de la dela dela dela dela		LSH32–								
		42		32		20				
Symbol	Parameter	Min	Max	Min	Max	Min	Max			
tiy	I, SIGN Inputs to Y Outputs		42		32		20			
tiyn	I, SIGN Inputs to Y Outputs, Normalize Mode		75		60		20			
tiso	I, SIGN Inputs to SO Outputs		55		42		20			
tsiy	SI, RIGHT/LEFT to Y Outputs		52		40		20			
<b>t</b> MSY	MS/LS Select to Y Outputs		28		24		15			
tDIS	Three-State Output Disable Delay (Note 11)		20		20		15			
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		20		20		15			

WILLITAR	AV OPERATING RANGE (-55°C to +125°C) Notes	s 9, 10 (ns)								
		LSH32–								
		5	40		3	0				
Symbol	Parameter	Min	Max	Min	Max	Min	Max			
tiy	I, SIGN Inputs to Y Outputs		50		40		30			
tiyn	I, SIGN Inputs to Y Outputs, Normalize Mode		85		75		58			
tiso	I, SIGN Inputs to SO Outputs		65		52		42			
tsiy	SI, RIGHT/LEFT to Y Outputs		62		52		40			
tMSY	MS/LS Select to Y Outputs		32		26		24			
tDIS	Three-State Output Disable Delay (Note 11)		22	78.186.8	20		17			
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		22		20		17			





### 32-bit Cascadable Barrel Shifter

### NOTES

DEVICES INCORPORATED

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

where

- N = total number of device outputs
- C = capacitive load per output
- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of **V**CC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns. output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.


10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from


the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.










### 32-bit Cascadable Barrel Shifter



### **Special Arithmetic Functions**

LSH32






#### FEATURES

- 32-bit Input, 32-bit Output Multiplexed to 16 Lines
- Full 0-31 Position Barrel Shift Capability
- □ Integral Priority Encoder for 32-bit Floating Point Normalization
- Sign-Magnitude or Two's Complement Mantissa Representation
- 32-bit Linear Shifts with Sign or Zero Fill
- Independent Priority Encoder Outputs for Block Floating Point
- □ Available 100% Screened to MIL-STD-883, Class B
- □ Package Styles Available:
- 68-pin Plastic LCC, J-Lead
  - 68-pin Ceramic LCC
  - 68-pin Commercial PGA
  - 68-pin Ceramic PGA

### DESCRIPTION

The **LSH33** is a 32-bit high speed shifter designed for use in floating point normalization, word pack/ unpack, field extraction, and similar applications. It has 32 data inputs, and 16 output lines. Any shift configuration of the 32 inputs, including circular (barrel) shifting, left shifts with zero fill, and right shifts with sign extension are possible. In addition, a built-in priority encoder is provided to aid floating point normalization.

Input/Output registers provide complete pipelined operation. Both have independent bypass paths for complete flexibility. When FTI = 1, the input registers are bypassed. Likewise, when FTO= 1, the output registers are bypassed.



#### SHIFT ARRAY

The 32 inputs, which can be registered, to the LSH33 are applied to a 32-bit shift array. The 32 outputs, which can also be registered, of this array are then multiplexed down to 16 lines for presentation at the device outputs. The array may be configured such that any contiguous 16-bit field (including wraparound of the 32 inputs) may be presented to the output pins under control of the shift code field (wrap mode). Alternatively, the wrap feature may be disabled, resulting in zero or sign bit fill, as appropriate (fill mode). The shift code control assignments and the resulting input to output mapping for the wrap mode are shown in Table 1.

Essentially the LSH33 is configured as a left shift device. That is, a shift code of 000002 results in no shift of the input field. A code of 000012 provides an effective left shift of 1 position, etc. When viewed as a right shift, the shift code corresponds to the two's complement of the shift distance, i.e., a shift code of 111112 (-110) results in a right shift of one position, etc.

When not in the wrap mode, the LSH33 fills bit positions for which there is no corresponding input bit. The fill value and the positions filled depend on the RIGHT/ $\overline{\text{LEFT}}$  (R/ $\overline{\text{L}}$ ) direction pin. This pin is a don't care input when in wrap mode. For left shifts in fill mode, lower bits are filled with zero as shown in Table 2. For right shifts, however, the SIGN input is used as the fill value. Table 3 depicts the bits to be filled as a function of shift code for the right shift case. Note that the  $R/\overline{L}$  input changes only the fill convention, and does not affect the definition of the shift code.



TABLE 1.	WRAP	Mode	SHIFT	Code			s			
Shift Code	<b>Y</b> 31	<b>Y</b> 30	Y29	•••	<b>Y</b> 16	Y15	•••	Y2	<b>Y</b> 1	Yo
00000	<b>I</b> 31	130	129	•••	<b>I</b> 16	<b>I</b> 15	•••	12	<b>I</b> 1	lo
00001	130	29	<b>1</b> 28	•••	<b>I</b> 15	<b>I</b> 14	•••	<b>I</b> 1	lo	<b>I</b> 31
00010	129	128	<b>I</b> 27	•••	<b> </b> 14	<b>I</b> 13	•••	lo	<b>I</b> 31	130
00011	<b>1</b> 28	127	<b>1</b> 26	•••	<b>I</b> 13	<b>l</b> 12	•••	<b>I</b> 31	<b>I</b> 30	129
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	•	•	•
01111	116	<b>I</b> 15	14	• • •	11	lo	• • •	<b>1</b> 19	<b>I</b> 18	<b>l</b> 17
10000	<b>1</b> 15	<b>I</b> 14	<b>I</b> 13	• • •	lo	<b>I</b> 31	• • •	<b>1</b> 18	<b>I</b> 17	<b>l</b> 16
10001	14	<b>I</b> 13	112	• • •	<b>I</b> 31	130	• • •	l17	<b>I</b> 16	l15
10010	13	<b>I</b> 12	111	• • •	130	29	• • •	<b>1</b> 16	<b>I</b> 15	<b>I</b> 14
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	•	•	•
11100	lз	12	11	•••	20	19	•••	16	15	4
11101	12	11	lo	•••	119	118	• • •	15	4	lз
11110	l1	lo	<b>I</b> 31	•••	<b>I</b> 18	<b>I</b> 17	•••	4	lз	2
11111	ю	<b>I</b> 31	130	•••	<b>I</b> 17	<b>I</b> 16	•••	lз	12	11

TABLE 2.	FILL M	ode S	HIFT C	ODE I	DEFINIT	rions -	— Lef	т Sні	FT	
Shift Code	<b>Y</b> 31	<b>Y</b> 30	Y29	•••	<b>Y</b> 16	<b>Y</b> 15	•••	Y2	<b>Y</b> 1	Yo
00000	<b>İ</b> 31	130	129	•••	<b>I</b> 16	<b>I</b> 15	•••	12	11	lo
00001	<b>I</b> 30	129	<b>l</b> 28	•••	<b>I</b> 15	114	•••	11	lo	0
00010	<b>I</b> 29	128	<b>l</b> 27	•••	114	<b>I</b> 13	•••	lo	0	0
00011	128	127	<b>1</b> 26	•••	113	112	•••	0	0	0
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	• • •	•	•	•••	•	•	•
01111	116	<b>I</b> 15	114	•••	l1	lo	•••	0	0	0
10000	15	<b>I</b> 14	113	•••	ю	0	•••	0	0	0
10001	14	<b>I</b> 13	112	• • •	0	0	•••	0	0	0
10010	113	<b>I</b> 12	<b>I</b> 11	•••	0	0	•••	0	0	0
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	• )	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	•	•	•
11100	lз	12	11	•••	0	0	•••	0	0	0
11101	12	<b>I</b> 1	lo	•••	0	0	•••	0	0	0
11110	11	ю	0	•••	0	0	•••	0	0	0
11111	lo	0	0	•••	0	0	•••	0	0	0

In fill mode, as in wrap mode, the shift code input represents the number of shift positions directly for left shifts, but the two's complement of the shift code results in the equivalent right shift. However, for fill mode the R/Linput can be viewed as the most significant bit of a 6-bit two's complement shift code, comprised of  $R/\overline{L}$ concatenated with the SI4-SI0 lines. Thus, a positive shift code  $(R/\overline{L} = 0)$ results in a left shift of 0–31 positions, and a negative code  $(R/\overline{L} = 1)$  a right shift of up to 32 positions. The LSH33 can thus effectively select any contiguous 32-bit field out of a (sign extended and zero filled) 96-bit "input."

#### **OUTPUT MULTIPLEXER**

The shift array outputs can be registered and then applied to a 2:1 multiplexer controlled by the  $MS/\overline{LS}$  select line. This multiplexer makes available at the output pins either the most significant or least significant 16 outputs of the shift array.

### PRIORITY ENCODER

The 32-bit input bus drives a priority encoder which is used to determine the first significant position for purposes of normalization. The priority encoder produces a five-bit code representing the location of the first non-zero bit in the input word. Code assignment is such that the priority encoder output represents the number of shift positions required to left align the first non-zero bit of the input word. Prior to the priority encoder, the input bits are individually exclusive OR'ed with the SIGN input. This allows normalization in floating point systems using two's complement mantissa representation. A negative value in two's complement representation will cause the exclusive OR gates to invert the input data to the encoder. As a result, the leading significant digit will always be "1."



### 32-bit Barrel Shifter with Registers

		LSH33
-	_	-

TABLE 3.	FILL M	ode S	HIFT C	ODE I	Definit	rions -	— Ric	ант Sh	lift	1
Shift Code	<b>Y</b> 31	<b>Y</b> 30	Y29	•••	<b>Y</b> 16	<b>Y</b> 15	•••	Y2	<b>Y</b> 1	Yo
00000	S	S	S	•••	S	S	•••	S	S	S
00001	S	S	s	•••	S	S	• • •	s	S	<b> </b> 31
00010	S	S	S	•••	S	S	•••	S	<b>I</b> 31	130
00011	S	S	S	•••	S	S	•••	<b>I</b> 31	130	129
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	•	•	•
01111	S	S	S	•••	S	S	•••	<b> </b> 19	<b>l</b> 18	<b> </b> 17
10000	S	S	S	•••	S	<b>I</b> 31	•••	<b>1</b> 18	<b> </b> 17	<b>I</b> 16
10001	S	S	S	•••	<b>I</b> 31	130	•••	<b>l</b> 17	<b>1</b> 16	<b> </b> 15
10010	S	S	S	• • •	130	<b>1</b> 29	•••	<b>1</b> 16	<b>İ</b> 15	<b>i</b> 14
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	•	•	•
11100	S	S	s	•••	20	<b>1</b> 19	•••	<b>l</b> 6	15	4
11101	S	S	S	•••	<b>1</b> 19	118	•••	<b>I</b> 5	4	13
11110	S	S	<b>I</b> 31	•••	<b>1</b> 18	<b>I</b> 17	•••	<b>I</b> 4	lз	12
11111	S	<b>I</b> 31	130	•••	<b>I</b> 17	<b>l</b> 16	•••	13	12	11

TABLE	4. F	RIORI		CODER	FUNC	TION T	ABLE			
<b>I</b> 31	130	129	•••	<b>I</b> 16	<b>I</b> 15	•••	12	<b>i</b> 1	lo	Shift Code
1	Х	Х	•••	Х	Х	•••	х	Х	Х	00000
0	1	Х	•••	Х	Х	•••	Х	Х	Х	00001
0	0	1	•••	Х	Х	•••	Х	Х	Х	00010
•	•	•	•••	•	•	•••	•	•	•	•
•	•	•	•••	•	•	•••	•	•	•	•
0	0	0	•••	1	Х	•••	Х	Х	Х	01111
0	0	0	•••	0	1	•••	Х	Х	Х	10000
0	0	0	•••	0	0	•••	х	Х	Х	10001
•	•	•	•••	•	•	•••	•	•	•	•
•	•	•	•••	•	•	•••	•	•	•	•
0	0	0	•••	0	0	•••	0	1	х	11110
0	0	0	•••	0	0	•••	0	0	1	11111
0	0	0	•••	0	0	•••	0	0	0	11111

This affects only the encoder inputs; the shift array always operates on the raw input data. The priority encoder function table is shown in Table 4.

#### NORMALIZE MULTIPLEXER

The  $\overline{\text{NORM}}$  input, when asserted, results in the priority encoder output driving the internal shift code inputs directly. When using the  $\overline{\text{NORM}}$ function, the LSH33 should be placed in fill mode, with the R/L input low.

When  $\overline{\text{NORM}}$  is high (not asserted), the SI/O4–SI/O0 port acts as the shift code input to the shifter.

#### **APPLICATIONS EXAMPLES**

Normalization of mantissas up to 32 bits can be accomplished directly by a single LSH33. To do this, the NORM input is asserted, and fill mode and left shift are selected. The normalized mantissa is then available at the device output in two 16-bit segments, under the control of the output data multiplexer select, the MS/LS signal.

If it is desirable to avoid the necessity of multiplexing output data in 16-bit segments, two LSH33 devices can be used in parallel. Both devices receive the same input word, with the MS/ $\overline{LS}$ select line of one wired high, and the other low. Each device will then independently determine the shift distance required for normalization, and the full 32 bits of output data will be available simultaneously.



MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 400 mA

OPERATING CONDITIONS To meet specified electrical and switching characteristics										
Mode	Temperature Range (Ambient)	Supply Voltage								
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \text{V}\text{cc} \leq 5.25 \text{ V}$								
Active Operation, Military	–55°C to +125°C	$4.50 \text{ V} \leq \text{V}\text{cc} \leq 5.50 \text{ V}$								

ELECTRI	CAL CHARACTERISTICS Ove	er Operating Conditions (Note 4)				
Symbol	Parameter	Test Condition	Min	Тур	Мах	Unit
<b>V</b> он	Output High Voltage	Vcc = Min., Iон = -2.0 mA	2.4			V
VOL	Output Low Voltage	<b>V</b> CC = Min., <b>I</b> OL = 8.0 mA			0.4	v
<b>V</b> ін	Input High Voltage		2.0		Vcc	v
Vi∟	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground ≤ VIN ≤ VCC (Note 12)			±20	μA
loz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		10	30	mA
ICC2	Vcc Current, Quiescent	(Note 7)			1.5	mA



### SWITCHING CHARACTERISTICS — COMMERCIAL OPERATING RANGE (0°C to +70°C)

GUARANTEED MAXIMUM Co	1 61	33-40		33-30	1 61	33-20	
	LSH	33-40	LON	33-30			
From Input	Y15-Y0	SO4-SO0	Y15-Y0	SO4-SO0	Y15-Y0	SO4-SO0	
FTI = 0, FTO = 0							
CLK	28	28	24	24	15	15	
MS/LS	28	_	24	—	15	—	
FTI = 0, FTO= 1							
$CLK (\overline{NORM} = 0/1)$	73/40	55/	58/30	42/—	20/20	20/	
SI4-SI0	52	_	40	_	20		
R/Ē, F/W	52	_	40	_	20	_	
MS/ <del>LS</del>	28	_	24	_	15	—	
FTI = 1, FTO = 0							
CLK	28	28	24	24	15	15	
MS/ <del>LS</del>	28	-	24	_	15	—	
FTI = 1, FTO = 1							
I31-I0, SIGN							
$(\overline{NORM} = 0/1)$	73/40	55/—	58/30	42/	20/20	20/—	
SI4-SI0	52	_	40	_	20		
R/Ē, F/₩	52	_	40	_	20		
MS/LS	28	_	24		15		

GUARANTEED MINIMUM SETUP AND HOLD TIMES WITH RESPECT TO CLOCK RISING EDGE Notes 9, 10 (ns)												
	LSH33-40			LSH33-30				LSH33-20				
FTI = 0		FTI = 1		FTI = 0		FTI = 1		FTI = 0		FTI	= 1	
Input	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold
131-10, SIGN	12	3	20	2	10	3	15	2	8	0	8	2
SI4-SI0	17	0	17	0	15	0	15	0	8	0	8	0
R/L, F/W	12	0	12	0	10	0	10	0	8	0	8	0
ENI, ENO	12	0	12	0	10	0	10	0	8	0	8	0

TRI-STAT	e Enable/Disabi	LE TIMES Notes	9, 10, 11 (ns)
	LSH33-40	LSH33-30	LSH33-20
<b>t</b> ena	20	17	15
tDIS	20	17	15

CLOCK CYCLE TIME AND PULSE WIDTH Notes 9, 10 (ns)								
	LSH33-40	LSH33-30	LSH33-20					
Minimum Cycle Time	30	20	15					
Highgoing Pulse	12	9	7					
Lowgoing Pulse	12	9	7					



SWITCHING CHARAC	TERISTICS	6 — Military (	DPERATING R	ANGE (-55°C t	o +125°C)	
GUARANTEED MAXIMUM CO	OMBINATIONAL	DELAYS Notes	s 9, 10 (ns)			
To Output	LSH	33-50	LSH	33-40	LSH	33-30
From Input	Y15-Y0	SO4-SO0	Y15-Y0	SO4-SO0	Y15-Y0	SO4-SO0
FTI = 0, FTO = 0						
CLK	32	32	28	28	24	24
MS/LS	32	—	28		24	
FTI = 0, FTO= 1						
CLK ( $\overline{NORM} = 0/1$ )	80/50	65/—	73/40	55/—	58/30	42/
SI4-SI0	62		52		40	_
R/Ē, F/W	62		52	_	40	_
MS/LS	32	—	28	—	24	
FTI = 1, FTO = 0						
CLK	32	32	28	28	24	24
MS/LS	32		28		24	
FTI = 1, FTO = 1						
131-10, SIGN						
$(\overline{\text{NORM}} = 0/1)$	80/50	65/—	73/40	55/	58/30	42/—
SI4-SI0	62	· · · · · · · · · · · · · · · · · · ·	52	_	40	
R/Ē, F/₩	62	_	52		40	
MS/ <del>LS</del>	62		28	_	24	

GUARANTEED MINIMUM SETUP AND HOLD TIMES WITH RESPECT TO CLOCK RISING EDGE Notes 9, 10 (ns)

	LSH33-50			LSH33-40				LSH33-30				
	FTI = 0		FTI = 1		FTI = 0		FTI = 1		FTI = 0		FTI = 1	
Input	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold
131-10, SIGN	15	3	20	2	12	3	20	2	10	0	15	2
SI4-SI0	20	0	20	0	17	0	17	0	15	0	15	0
R/Ē, F/W	15	0	15	0	12	0	12	0	10	0	10	0
ENI, ENO	15	0	15	0	12	0	12	0	10	0	10	0

TRI-STAT	E ENABLE/DISABI	E TIMES Notes	9, 10, 11 (ns)	CLOCK CYCLE TIN	IE AND PULSE	WIDTH Notes	s 9, 10 (ns)
	LSH33-50	LSH33-40	LSH33-30 17 Minimum Cycle		LSH33-50	LSH33-40	LSH33-30
<b>t</b> ENA	22	20	17	Minimum Cycle Time	35	30	20
tDIS	22	20	17	Highgoing Pulse	15	12	9
				Lowgoing Pulse	15	12	9



### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

# NCV<sup>2</sup>F

where

- N = total number of device outputs
- C = capacitive load per output
- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between V<sub>CC</sub> and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device V<sub>CC</sub> and the tester common, and device ground and tester common.


b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.


10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.









68-pin       68-pin         1       2       3       4       5       6       7       8       9       10         130       10       1       2       3       4       5       6       7       8       9       10         130       10       1       2       3       4       5       6       7       8       9       10         130       10       1       2       3       4       5       6       7       8       9       10         12       10       1       2       3       4       5       6       7       8       9       10         12       10       1       2       3       4       5       6       7       8       9       10         112       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       <	
Image: Sign of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set	
Plastic J-Lead Chip Carrier         Ceramic Leadless         Commercial Pin Grid Array         Ceramic Pin Grid	id Array
eed (J2) Chip Carrier (K3) (E1) (G1)	-
0°C to +70°C — Commercial Screening	10
0 nsLSH33JC40LSH33KC40LSH33EC40LSH33GC400 nsLSH33JC30LSH33KC30LSH33EC30LSH33GC300 nsLSH33JC20LSH33KC20LSH33EC20LSH33GC20	30
-55°C to +125°C — Commercial Screening	
LSH33KM50 LSH33GM5 Ins LSH33KM40 LSH33GM4 Ins LSH33KM30 LSH33GM3	40
-55°C to +125°C MIL-STD-883 COMPLIANT	
ns LSH33KMB50 LSH33GMB4 ns LSH33KMB40 LSH33GMB4 ns LSH33KMB30 LSH33GMB4	340

## **Special Arithmetic Functions**

-



### **FEATURES**

- □ High Speed (50 MHz), Low Power (125 mW), CMOS 64-bit Digital Correlator
- Replaces TRW/Raytheon TDC1023/TMC2023
- □ Bit Can be Selectively Masked
- □ Three-State Outputs
- DESC SMD No. 5962-89711
- □ Available 100% Screened to MIL-STD-883, Class B
- Package Styles Available:
  - 24-pin Plastic DIP

AIN

CLK A

CLK S

INV

CLKS

ŌĒ

n.

- 24-pin Ceramic DIP
- 28-pin Ceramic LCC

#### L10C23 BLOCK DIAGRAM

LA1

A2

(x)

... **A**64

Ġ

#### DESCRIPTION

B64

M64 ... M2 M

C LATCH C64

... B<sub>2</sub>

••• C2

The L10C23 is a high speed CMOS 64-bit digital correlator. It is pinfor-pin equivalent to the TRW/ Ravtheon TDC1023/TMC2023. The L10C23 operates over the full military ambient temperature range using advanced CMOS technology.

The L10C23 produces the 7-bit correlation score of two input words of up to 64 bits, denoted A and B. The A and B inputs are serially shifted into two independently clocked 64-bit registers. The A register is clocked on

BOUT

BIN

- 1.CL

MOUT

MIN

CLKM

CLKC

CLK B

B1

C1


the rising edge of CLK A, and the B register is clocked on the rising edge of CLK B.

The outputs of the B register drive a 64-bit transparent latch, denoted the C latch. The C latch is controlled by the LCL (Load C Latch) input. A HIGH level on the LCL input causes the C latch to be transparent, allowing the contents of the B register to be applied directly to the correlator array. When the LCL input is LOW, the data in the C latch is held, so that the B input may be loaded with a new correlation reference without affecting the current reference value stored in C.

Each bit in the A register is exclusive NOR'ed with the corresponding bit in the C latch, implementing a single bit multiplication at each bit position.

The mask register, denoted by M, is a third 64-bit register, which is serially loaded from the M input on the rising edge of CLK M. Bit positions in the M register which are set to zero mask the corresponding bits in the A and C registers from participating in the correlation score. This can be used to reduce the effective length of the correlation, or to correlate against only one channel of a bit-multiplexed datastream without deinterleaving the data.

The output of the masking process is a 64-bit vector which contains ones in the locations in which A and B data match, and which are unmasked (M register contains a '1'). This 64-bit vector is applied to a pipelined digital summer which calculates the total number of ones in the vector (the correlation score). The summer network contains three pipeline stages, which are clocked on the rising edge of CLK S. Calculation of a



THRESHOLD REG

12/22/93-LDS.23-F



edge of CLK S. Calculation of a correlation score therefore requires three clock cycles, but a new result can be obtained on each cycle once the pipeline is filled.

Because a portion of the summer logic is located between the input registers and the first pipeline register, some timing restrictions exist between CLK S and CLK A, CLK B, or CLK M. CLK S may be tied to an input clock (usually CLK A) to obtain a continuously updated correlation score, delayed by three cycles from the data. Under this condition, CLK S may be skewed later than CLK A by no more than tSK to assure that the A register outputs have not changed before the S clock occurs.

Alternatively, CLK S may be asyncronous to the input clocks, as long as data is stable at the pipeline register inputs prior to the CLK S rising edge. This condition can be met by assuring that CLK S occurs at least tPS after the input clock.

The summer output represents a count of the number of matching positions in the input data streams. This 7-bit result can be inverted (one's complemented) by loading a '1' into the INV register. Correlation values which exceed a predetermined threshold can be detected via the Threshold register and Comparator. The Threshold register is loaded with a 7-bit value via the R6-0 pins at the rising edge of CLK C and while  $\overline{OE}$  is HIGH. To achieve synchronization with the digital summer, the Threshold register contents are fed into pipeline registers clocked by CLK S. The compare flag output (CFL) goes HIGH when the summer output is equal to or greater than the contents of the Threshold register.

Cascading the L10C23 devices for longer correlation lengths and more bits of reference or data precision is easily accomplished. The A, B, and M registers have serial outputs to directly drive the corresponding inputs of succeeding devices. The correlation scores of multiple devices in such a system should be added together to obtain the overall correlation score.

Correlation on data exceeding one bit of precision can be accomplished by first calculating single-bit correlation scores at each bit position, then adding the results after weighting them appropriately. Thus, one L10C23 would be used for each bit of precision in the data.

### 64-bit Digital Correlator

Logic Devices' L4C381 16-bit ALU can be used to assist in adding the outputs of several L10C23 correlators. When adding several 7-bit correlation scores, advantage can be taken of the fact that the sum of two 7-bit numbers will not exceed 8 bits. Thus the L4C381 can simultaneously perform two 7-bit additions. The first two operands are applied to A6-0 and B6-0, with the result appearing on F7-0. The second pair of operands are applied to A14-8 and B14-8, with the result appearing in F15-8. The unused inputs are tied to ground. If it can be guaranteed that at least one of the input scores will not reach its maximum value of 64, then this technique can also be applied in the second tier of adders. In this case, while the inputs have 8 bits of precision, the maximum value that their sum can assume is 255, which is expressable in 8 bits.

Alternatively, when performing long correlations on relatively slow datastreams, one L4C381 can be configured using its feedback mode to accumulate the correlation scores of a number of L10C23s. To accomplish this, the outputs of all the correlators are tied together on a three-state bus. Each one is sequentially enabled and clocked into the L4C381, which accumulates the total resulting score.



### 64-bit Digital Correlator

AXIMUM RATINGS Above which useful life may be impaired (Notes 1	, 2, <b>3, 8)</b>
Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	
Latchup current	

**OPERATING CONDITIONS** To meet specified electrical and switching characteristics

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \textbf{V} \text{CC} \leq 5.25 \text{ V}$
Active Operation, Military	–55°C to +125°C	$4.50 \text{ V} \leq \text{V}\text{cc} \leq 5.50 \text{ V}$


ELECTRIC	ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4)									
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit				
<b>V</b> он	Output High Voltage	Vcc = Min., Iон = -2.0 mA	3.5			v				
VOL	Output Low Voltage	Vcc = Min., IoL = 4.0 mA			0.5	v				
<b>V</b> ін	Input High Voltage		2.0		Vcc	v				
VIL	Input Low Voltage	(Note 3)	0.0		0.8	v				
lix	Input Current	Ground $\leq$ VIN $\leq$ VCC (Note 12)			±20	μA				
loz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA				
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		25	100	mA				
ICC2	Vcc Current, Quiescent	(Note 7)			0.5	mA				

### L10C23

64-bit Digital Correlator

### SWITCHING CHARACTERISTICS

Сомме	RCIAL OPERATING RANGE (0°C to +70°C) Notes	9, 10 (ns)								
		L10C23–								
		5	50	3	30	2	20			
Symbol	Parameter	Min	Max	Min	Max	Min	Max			
<b>t</b> PABM	A, B, M Clock Period	50		28		20				
tPW	A, B, M, S, C Clock Pulse Width	20		12		8				
ts	Input Setup Time	20		10		10				
tн	Input Hold Time	0		0		0				
<b>t</b> BLCL	B Clock to LCL Hold	20		12		8				
tcs	C Clock to S Clock	50		28		20				
<b>t</b> DABM	A, B, M Clock to A, B, M Out		25		20		18			
<b>t</b> PS	S Clock Period, A, B, M Clock to S Clock Delay	50		28		20				
tsĸ	A, B, M Clock to S Clock Skew (Note 8)		3		3		3			
<b>t</b> DR	S Clock to R6-0		35		30		22			
tDC	S Clock to CFL		25		20		18			
<b>t</b> ENA	Output Enable Time (Note 11)		30		18		16			
tDIS	Output Disable Time (Note 11)		35		16		14			



Special Arithmetic Functions

3

64-bit Digital Correlator

### SWITCHING CHARACTERISTICS

Ī

DEVICES INCORPORATED

MILITAR	Y OPERATING RANGE (-55°C to +125°C) Notes	9, 10 (ns)								
		L10C23–								
		e	50	3	5	2	20			
Symbol	Parameter	Min	Max	Min	Max	Min	Max			
<b>t</b> PABM	A, B, M Clock Period	58		33		20				
<b>t</b> PW	A, B, M, S, C Clock Pulse Width	20		14		8				
ts	Input Setup Time	22		12		12				
tн	Input Hold Time	0		0		0				
<b>t</b> BLCL	B Clock to LCL Hold	20		14		8				
tcs	C Clock to S Clock	58		33		20				
<b>t</b> DABM	A, B, M Clock to A, B, M Out		30		23		20			
<b>t</b> PS	S Clock Period, A, B, M Clock to S Clock Delay	58		33		20				
<b>t</b> sĸ	A, B, M Clock to S Clock Skew (Note 8)		3		3		3			
<b>t</b> DR	S Clock to R6-0		40		35		27			
tDC	S Clock to CFL		30		23		18			
<b>t</b> ENA	Output Enable Time (Note 11)		35		20		18			
tDIS	Output Disable Time (Note 11)		40		18		16			

#### SWITCHING WAVEFORMS - tps - tpw – ts -- tн A, B, M -DATA \_ - **t**PW -— **t**PW — CLK A, B, M \_ – **t**DABM A, B, M -OUT \_ - **t**BLCL -LCL – **t**PS – tsk -- **t**PW --\_\_\_\_ **t**PW \_\_ CLK S tcs CLK C - tpw -ŌĒ tDR tois ts-• tH **t**ENA R6-0 OUT IN OUT tDC -CFL

<sup>———</sup> Special Arithmetic Functions

### L10C23



# <u>LOGIC</u>

DEVICES INCORPORATED

#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

$$\frac{NCV^2F}{4}$$

where

- N = total number of device outputs
- C = capacitive load per output
- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.

c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.


11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.

FIGUR	E 1.	THRES	HOLD L	EVELS
tDIS	->	-	-	🗲 — tena
ŌĒ	_/_	0.2 V	0.2 V	<u> </u>
TRISTATE OUTPUTS				



64-bit Digital Correlator



## LOGIC

DEVICES INCORPORATED

## 64-bit Digital Correlator

L10C23

28-pin $ \begin{array}{c}                                     $	
Ceramic Leadless Chip Carrier	
0°C to +70°C — Commercial Screening	Andre Street and
50 ns         L10C23KC50           30 ns         L10C23KC30           20 ns         L10C23KC20	
-55°C to +125°C — Commercial Screening	
0 ns L10C23KM60 5 ns L10C23KM35 0 ns L10C23KM20	
-55°C to +125°C — MIL-STD-883 COMPLIANT	and the application show
0 ns L10C23KMB60 5 ns L10C23KMB35 0 ns L10C23KMB20	

### = Special Arithmetic Functions



Ordering Information

Video Imaging Products

Arithmetic Logic Units & Special Arithmetic Functions

## Multipliers & Multiplier-Accumulators

- Register Products
- Peripheral Products
- Quality and Reliability
- Technology and Design Features
  - Package Information
    - Product Listing
      - Sales Offices
- 10

4

11



## Multipliers & Multiplier-Accumulators

MULTIPLIE	RS & MULTIPLIER-ACCUMULATORS	
Multipliers		
LMU08	8 x 8-bit Parallel Multiplier, Signed	4-3
LMU8U	8 x 8-bit Parallel Multiplier, Unsigned	
LMU557	8 x 8-bit Parallel Multiplier, Latched Output	4-11
LMU558	8 x 8-bit Parallel Multiplier, Unregistered	4-11
LMU12	12 x 12-bit Parallel Multiplier	4-19
LMU112	12 x 12-bit Parallel Multiplier, Reduced Pinout	4-25
LMU16	16 x 16-bit Parallel Multiplier	4-31
LMU216	16 x 16-bit Parallel Multiplier, Surface Mount	
LMU17	16 x 16-bit Parallel Multiplier, Microprogrammable	
LMU217	16 x 16-bit Parallel Multiplier, Microprogrammable, Surface Mount	4-39
LMU18	16 x 16-bit Parallel Multiplier, 32 Outputs	4-47
Multiplier-A	ccumulators	
LMA1009	12 x 12-bit Multiplier-Accumulator	4-55
LMA2009	12 x 12-bit Multiplier-Accumulator, Surface Mount	4-55
LMA1010	16 x 16-bit Multiplier-Accumulator	
LMA2010	16 x 16-bit Multiplier-Accumulator, Surface Mount	4-63
Multiplier-St	ummers	
LMS12	12 x 12 + 26-bit Cascadable Multiplier-Summer, FIR	4-71

74,





## **LMU08/8U** 8 x 8-bit Parallel Multiplier

#### FEATURES


- 35 ns Worst-Case Multiply Time
- Low Power CMOS Technology
- LMU08 Replaces TRW TMC208K
- LMU8U Replaces TRW TMC28KU
- Two's Complement (LMU08), or Unsigned Operands (LMU8U)
- □ Three-State Outputs
- DESC SMD No. 5962-88739
- Available 100% Screened to MIL-STD-883, Class B
- Package Styles Available:
  - 40-pin Plastic DIP
  - 40-pin Ceramic DIP
  - 44-pin Plastic LCC, J-Lead
  - 44-pin Ceramic LCC

#### DESCRIPTION

The **LMU08** and **LMU8U** are highspeed, low power 8-bit parallel multipliers. They are pin-for-pin equivalents with TRW TMC208K and TMC28KU type multipliers. Full military ambient temperature range operation is attained by the use of advanced CMOS technology.

Both the LMU08 and the LMU8U produce the 16-bit product of two 8-bit numbers. The LMU08 accepts operands in two's complement format, and produces a two's complement result. The product is provided in two halves with the sign bit replicated as the most significant bit of both halves. This facilitates use of the LMU08 product as a double precision operand in 8-bit systems. The LMU8U operates on unsigned data, producing an unsigned magnitude result.

Both the LMU08 and the LMU8U feature independently controlled registers for both inputs and the product, which along with three-state outputs allows easy interfacing with microprocessor busses. Provision is made in the LMU08 and LMU8U for proper rounding of the product to 8-bit precision. The round input is loaded at the rising edge of the logical OR of CLK A and CLK B for the LMU08. The LMU8U latches RND on the rising edge of CLK A only. In either case, a '1' is added in the most significant position of the lower product byte when RND is asserted. Subsequent truncation of the least significant product byte results in a correctly rounded 8-bit result.



#### LMU08/8U

LOGIC DEVICES INCORPORATED

8 x 8-bit Parallel Multiplier

Ain	BIN
LMU08 Fraction	al Two's Complement
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
LMU08 Integer	r Two's Complement
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
LMU8U Un	signed Fractional ————
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
LMU8U U	nsigned Integer
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
igure 1b. Output Formats	
MSP	LSP

MSP	LSP
LMU08 Fractional Tv	wo's Complement
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
LMU08 Integer Two	o's Complement
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
LMU8U Unsigne	ed Fractional ————
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
LMU8U Unsig	ned Integer ———
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$



### 8 x 8-bit Parallel Multiplier

#### MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 400 mA

<b>OPERATING CONDITIONS</b> To meet specified electrical and switching characteristics						
Mode	Temperature Range (Ambient)	Supply Voltage				
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \text{V}\text{cc} \leq 5.25 \text{ V}$				
Active Operation, Military	–55°C to +125°C	$4.50 \text{ V} \leq \text{V}\text{cc} \leq 5.50 \text{ V}$				


ELECTRIC	ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4)					
Symbol	Parameter	Test Condition	Min	Тур	Мах	Unit
<b>V</b> он	Output High Voltage	<b>V</b> CC = Min., <b>I</b> OH = -2.0 mA	3.5			v
VOL	Output Low Voltage	VCC = Min., IOL = 8.0 mA			0.5	v
<b>V</b> IH	Input High Voltage		2.0		Vcc	v
Vi∟	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground $\leq$ VIN $\leq$ VCC (Note 12)			±20	μA
loz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		8	24	mA
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA

### 8 x 8-bit Parallel Multiplier

#### SWITCHING CHARACTERISTICS

		LMU08/8U–					
		70		50		35	
Symbol	Parameter	Min	Мах	Min	Max	Min	Max
<b>t</b> мc	Clocked Multiply Time		70		50		35
<b>t</b> PW	Clock Pulse Width	20		20		10	
ts	Input Register Setup Time	14		14		14	
tн	Input Register Hold Time	4		0		0	
tD	Output Delay		25	-	20		20
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		24		22		22
tDIS	Three-State Output Disable Delay (Note 11)		22		20		20

MILITARY OPERATING RANGE (-55°C to +125°C) Notes 9, 10 (ns)							
*****		LMU08/8U–					
		90		60		45	
Symbol	Parameter	Min	Max	Min	Max	Min	Max
tмc	Clocked Multiply Time		90		60		45
tPW	Clock Pulse Width	25		20		15	
ts	Input Register Setup Time	20		15		15	
tн	Input Register Hold Time	5		0		0	
tD	Output Delay		35		22		22
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		35		24		24
tDIS	Three-State Output Disable Delay (Note 11)		35		22		22



4



#### 8 x 8-bit Parallel Multiplier

#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

 $\frac{NCV^2F}{4}$ 

where

N = total number of device outputs

- C = capacitive load per output
- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of **V**CC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.


b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.

c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.


10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.


12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.















## **LMU557/558** 8 x 8-bit Parallel Multiplier

Provision is made for proper rounding

unsigned inputs. The RU input to the

unsigned or mixed mode multiplica-

tion. For multiplication of two signed

rounding, and the most significant bit

for any combination of signed or

LMU558 causes the product to be

rounded to 8 bits of precision for

operands, the RS input is used for


#### FEATURES

- 60 ns Worst-Case Multiply Time
- Low Power CMOS Technology
- □ Replaces Am25S557/558, 54S557/558
- Fully Combinatorial, No Clocks Required
- Two's Complement, Unsigned, or Mixed Operands
- Three-State Outputs
- □ Available 100% Screened to MIL-STD-883, Class B
- Package Styles Available:
  - 40-pin Plastic DIP
  - 40-pin Ceramic DIP


#### DESCRIPTION

The LMU557 and LMU558 are highspeed, low power 8-bit parallel multipliers. They are pin for pin equivalents with 54S557 and 54S558 type multipliers. Full military ambient temperature range operation is attained by the use of advanced CMOS technology.

Both the LMU557 and LMU558 produce the 16-bit product of two 8-bit signed or unsigned numbers in a single unclocked operation. Assertion of control inputs TCA and TCB indicate that the corresponding input value is in two's complement notation.



Both the LMU557 and LMU558 offer three-state output buffers controlled by the  $\overrightarrow{OE}$  input. The LMU557 has a 16-bit transparent latch between the multiplier array and the output drivers for flexibility in implementing pipelined systems. This latch is transparent when G is HIGH, and holds its state when G is LOW. In addition, both polarities of the result MSB (R15) are available as separate output pins to allow simple expansion to longer word lengths in signed multiplication.



Multipliers 12/29/93-LDS.557/8-F



Ĉ

Ī

## 8 x 8-bit Parallel Multiplier

FIGURE 1A. INPUT FORMATS	S		
	Ain	BIN	
we be the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second s	Fractional Two's Com	nplement	
$   \begin{bmatrix}     7 & 6 & 5 \\     -2^0 & 2^{-1} & 2^{-2} \\     (Sign)   \end{bmatrix} $		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$   \begin{bmatrix}     7 & 6 & 5 \\     -2^7 & 2^6 & 2^5 \\     (Sign)   \end{bmatrix} $		Determine the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second s	
$     \begin{bmatrix}       7 & 6 & 5 \\       2^{-1} & 2^{-2} & 2^{-3}     \end{bmatrix} $			
765 $2^7 2^6 2^5$		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	

FIGURE 1B. OUTPUT FORMATS	
MSP	LSP
Fractional Two's Complet	ment
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Integer Two's Complem	ent
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Unsigned Fractional	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Unsigned Integer –	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$



#### 8 x 8-bit Parallel Multiplier

#### MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	
Latchup current	


OPERATING CONDITIONS To meet specified electrical and switching characteristics							
Mode	Temperature Range (Ambient)	Supply Voltage					
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \text{V} \text{cc} \leq 5.25 \text{ V}$					
Active Operation, Military	-55°C to +125°C	$4.50 \text{ V} \leq \text{V}\text{cc} \leq 5.50 \text{ V}$					

ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4)						
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
<b>V</b> он	Output High Voltage	<b>V</b> CC = Min., <b>I</b> OH = -2.0 mA	3.5			V
<b>V</b> OL	Output Low Voltage	Vcc = Min., IoL = 8.0 mA			0.5	v
<b>V</b> iH	Input High Voltage		2.0		Vcc	v
VIL	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground $\leq$ VIN $\leq$ VCC (Note 12)			±20	μA
loz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		17	35	mA
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA

#### SWITCHING CHARACTERISTICS

Сомме	COMMERCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10 (ns)				
		LMU557/558			
		6	60		
Symbol	Parameter	Min	Max		
<b>t</b> PD	A, B, TCx, R Inputs to R15-8, R15		60		
<b>t</b> PD	A, B, TCx, R Inputs to R7-0		55		
<b>t</b> PW	G Pulse Width	15			
ts	A, B, TCx, R Inputs to G Setup Time	45			
tH	G to A, B, TCx, R Hold Time	0			
<b>t</b> ENG	G Enable to Result		30		
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		25		
tDIS	Three-State Output Disable Delay (Note 11)		20		

MILITAR	Y OPERATING RANGE (-55°C to +125°C) Notes 9, 10 (ns)		
		LMU55	57/558-
		7	0
Symbol	Parameter	Min	Max
<b>t</b> PD	A, B, TCx, R Inputs to R15-8, R15		70
<b>t</b> PD	A, B, TCx, R Inputs to R7-0		60
tPW	G Pulse Width	20	
ts	A, B, TCx, R Inputs to G Setup Time	55	
tH	G to A, B, TCx, R Hold Time	0	
<b>t</b> ENG	G Enable to Result		35
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		30
tDIS	Three-State Output Disable Delay (Note 11)		25





#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

$$\frac{NCV^2F}{4}$$

where

N = total number of device outputs

C = capacitive load per output

- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of **V**CC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from

the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.






## 8 x 8-bit Parallel Multiplier

	LMU557 — ORDERIN	G INFORMATION		
	40-pin — 0.6" wide			
	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	40 ] TCA 39 ] Ro 38 ] R1 37 ] R2 36 ] R3 35 ] R4 34 ] R5 33 ] R6 32 ] R7 31 ] R6 30 ] GND 29 ] R9 28 ] R7 31 ] R6 30 ] GND 29 ] R9 28 ] R10 27 ] R11 26 ] R12 25 ] R13 24 ] R15 22 ] R15 22 ] R15 21 ] OE		
		MINIMUM		
Speed	Plastic DIP (P3)	Ceramic DIP (C11)		
	0°C to +70°C - COMMERCIA	AL SCREENING		
60 ns	LMU557PC60	LMU557CC60		
	-55°C to +125°C COMME	RCIAL SCREENING		
70 ns		LMU557CM70		
	-55°C to +125°C - MIL-S	TD-883 COMPLIANT		
70 ns		LMU557CMB70		
			1	



#### LMU557/558

8 x 8-bit Parallel Multiplier







## **LMU12** 12 x 12-bit Parallel Multiplier

#### FEATURES

- 35 ns Worst-Case Multiply Time
- Low Power CMOS Technology
- □ Replaces TRW MPY012H
- Two's Complement, Unsigned, or Mixed Operands
- Three-State Outputs
- Available 100% Screened to MIL-STD-883, Class B
- □ Package Styles Available:
  - 64-pin Sidebraze, Hermetic DIP
  - 68-pin Commercial PGA
  - 68-pin Ceramic PGA

#### DESCRIPTION

The **LMU12** is a high-speed, low power 12-bit parallel multiplier. It is pin and functionally compatible with TRW MPY012H devices. Full military ambient temperature range operation is attained by the use of advanced CMOS technology.

The LMU12 produces the 24-bit product of two 12-bit numbers. Data present at the A inputs, along with the TCA control bit, is loaded into the A register on the rising edge of CLK A. B data and the TCB control bit are similarly loaded by CLK B. The TCA and TCB controls specify the A and B operands as two's complement when HIGH, or unsigned magnitude when LOW.

RND is loaded on the rising edge of the logical OR of CLK A and CLK B. RND, when HIGH, adds '1' to the most significant bit position of the least significant half of the product. Subsequent truncation of the 12 least significant bits produces a result correctly rounded to 12-bit precision.

At the output, the Right Shift control (RS) selects either of two output formats. RS LOW produces a 23-bit product with a copy of the sign bit inserted in the MSB position of the least significant half. RS HIGH gives a full 24-bit product. Two 12-bit output registers are provided to hold the most and least significant halves of the result (MSP and LSP) as defined by RS. These registers are loaded on the rising edge of CLK M and CLK L respectively. For asynchronous output, these registers may be made transparent by setting the feed through control (FT) HIGH.






Figure 1a. Input Formats	
Ain	BIN
Fractional Two's Comple	ement (TCA, TCB = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Integer Two's Compler	nent (TCA, TCB = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Unsigned Fractiona	II (TCA, TCB = 0)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Unsigned Integer	(TCA, TCB = 0)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

FIGURE 1B. OUTPUT FORMATS	
MSP	LSP
Fractional Two's Co	mplement (RS = 0)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Fractional Two's Co	mplement (RS = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Integer Two's Com	plement (RS = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Unsigned Fract	tional (RS = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Unsigned Inte	eger (RS = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$



#### MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +150°C
Operating ambient temperature	55°C to +125°C
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	3.0 V to +7.0 V
Signal applied to high impedance output	3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 400 mA

<b>OPERATING CONDITIONS</b> To meet spec	ified electrical and switching characte	ristics	
Mode	Temperature Range (Ambient)	Supply Voltage	
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \text{Vcc} \leq 5.25 \text{ V}$	
Active Operation, Military	–55°C to +125°C	$4.50 \text{ V} \leq \text{Vcc} \leq 5.50 \text{ V}$	

ELECTRIC	ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4)					
Symbol	Parameter	Test Condition	Min	Тур	Мах	Unit
<b>V</b> он	Output High Voltage	Vcc = Min., IOH = -2.0 mA	3.5			v
VOL	Output Low Voltage	VCC = Min., IOL = 8.0 mA			0.5	v
<b>V</b> ін	Input High Voltage		2.0		Vcc	v
Vi∟	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground $\leq$ VIN $\leq$ VCC (Note 12)			±20	μA
loz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		12	25	mA
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA


4



#### SWITCHING CHARACTERISTICS

COMMERCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10 (ns)								
		LMU12–						
	Parameter	65		4	5	35		
Symbol		Min	Max	Min	Max	Min	Max	
<b>t</b> MC	Clocked Multiply Time		65		45		35	
tMUC	Unclocked Multiply Time		95		65		55	
<b>t</b> PW	Clock Pulse Width	25		15		15		
ts	Input Register Setup Time	18		15		12		
tн	Input Register Hold Time	2		2		2		
tD	Output Delay		26		25		25	
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		22		22		20	
tDIS	Three-State Output Disable Delay (Note 11)		20		20		18	

			LMU12–						
		7	75		5	45			
Symbol	Parameter	Min	Max	Min	Max	Min	Max		
tмc	Clocked Multiply Time		75		55		45		
tMUC	Unclocked Multiply Time		110		75		65		
<b>t</b> PW	Clock Pulse Width	25		20		15			
ts	Input Register Setup Time	18		15		15			
tн	Input Register Hold Time	2		2		2			
tD	Output Delay		30		30		25		
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		26		26		24		
tDIS	Three-State Output Disable Delay (Note 11)		24		24		22		



### LOGIC DEVICES INCORPORATED

## 12 x 12-bit Parallel Multiplier

#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

$$\frac{NCV^2F}{4}$$

where

N = total number of device outputs

C = capacitive load per output

- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from

the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.







- 1	64-pin A7 (1 64 A8	68-pin
	A6 [] 2 63 ] A9 A5 [] 3 62 [] A10	
	A4 🛛 4 61 🗍 A11	1 2 3 4 5 6 7 8 9 10 11
	A3 []5 60 ]] CLK A A2 []6 59 ]] CLK B	A V 000000000
	A1 []7 58 ]] RND	NC A0 A2 A4 A6 A8 A10 CIKA BND
	A0 [] 8 57 [] TCA R0 [] 9 56 [] B0	B O O O O O O O O O O O O O O O O O O O
	R1 [] 10 55 ] B1 R2 [] 11 54 ] B2	
	R3 🛛 12 53 🗍 B3	
ļ	R4 [] 13 52 ]] B4 R5 [] 14 51 ]] B5	D 0 0 0 B3 B2
	R6 [] 15 50 ] VCC R7 [] 16 49 ] VCC	
	R8 🖸 17 48 🖸 Vcc	$ \begin{array}{ c c c c c c c c } \hline R_7 & R_6 & & 1 \text{ op View} & & B_5 & B_4 \\ \hline F & \bigcirc & \bigcirc & & & & & \\ \hline & & & & & & & & \\ \hline & & & &$
	R9 18 47 B6 R10 19 46 B7	R9 R8 (i.e., Component Side Pinout) VCC VCC
	<u>R11</u> 20 45 B8	G O O Be Vcc
	OEM 22 43 B10	
	GND [] 23 42 ] B11 GND [] 24 41 ] TCB	DEM DEL B8 B7
	FT 25 40 R23	J O O B10 B9
	RS [] 26 39 ] R22 CLK L [] 27 38 ] R21	
	CLK M [] 28 37 ] R20 R12 [] 29 36 ] R19	L OOOOOOOOOOOO
	R13 [ 30 35 ] R18 R14 [ 31 34 ] R17	RS CLK M R13 R15 R17 R19 R21 R23 NC
	R15 32 33 R16	
	TWIN	
	an and a second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second s	
ed	Sidebraze Hermetic DIP	Commercial Pin Grid Array (E2)
æd	Sidebraze Hermetic DIP	Commercial Pin Grid Array (E2)         Ceramic Pin Grid Array (G2)
	Sidebraze Hermetic DIP (D6) 0°C to +70°C — Commercial Screening	(E2) (G2) LMU12EC65 LMU12GC65
ns ns	Sidebraze Hermetic DIP (D6) 0°C to +70°C — Commercial Screening LMU12DC65 LMU12DC45	(E2) (G2) LMU12EC65 LMU12GC65 LMU12EC45 LMU12GC45
ns ns	Sidebraze Hermetic DIP (D6) 0°C to +70°C — Commercial Screening LMU12DC65 LMU12DC45	(E2) (G2) LMU12EC65 LMU12GC65
ns ns	Sidebraze Hermetic DIP (D6) 0°C to +70°C — Commercial Screening LMU12DC65 LMU12DC45 LMU12DC35	(E2) (G2) LMU12EC65 LMU12GC65 LMU12EC45 LMU12GC45
ns ns ns	Sidebraze Hermetic DIP (D6) 0°C to +70°C — Commercial Screening LMU12DC65 LMU12DC45 LMU12DC35 -55°C to +125°C — Commercial Screening	(E2) (G2) LMU12EC65 LMU12EC45 LMU12EC35 LMU12GC45 LMU12GC35
ns ns ns	Sidebraze Hermetic DIP (D6) 0°C to +70°C — Commercial Screening LMU12DC65 LMU12DC45 LMU12DC35 -55°C to +125°C — Commercial Screening LMU12DM75	(E2) (G2) LMU12EC65 LMU12GC65 LMU12EC45 LMU12GC45
ns ns ns ns	Sidebraze Hermetic DIP (D6) 0°C to +70°C — Commercial Screening LMU12DC65 LMU12DC45 LMU12DC35 -55°C to +125°C — Commercial Screening LMU12DM75 LMU12DM75 LMU12DM55	(E2)         (G2)           LMU12EC65         LMU12GC65           LMU12EC45         LMU12GC45           LMU12EC35         LMU12GC35
ns ns ns	Sidebraze Hermetic DIP (D6) 0°C to +70°C — Commercial Screening LMU12DC65 LMU12DC45 LMU12DC35 -55°C to +125°C — Commercial Screening LMU12DM75 LMU12DM75 LMU12DM45	(E2)         (G2)           LMU12EC65         LMU12GC65           LMU12EC45         LMU12GC45           LMU12EC35         LMU12GC35
ns ns ns ns ns	Sidebraze Hermetic DIP (D6)           0°C to +70°C — COMMERCIAL SCREENING           LMU12DC65           LMU12DC45           LMU12DC35           -55°C to +125°C — COMMERCIAL SCREENING           LMU12DM75           LMU12DM45           -55°C to +125°C — MIL-STD-883 COMPLIANT	(E2)         (G2)           LMU12EC65         LMU12GC65           LMU12EC45         LMU12GC45           LMU12EC35         LMU12GC35
ns ns ns ns ns ns ns	Sidebraze Hermetic DIP (D6)           0°C to +70°C — COMMERCIAL SCREENING           LMU12DC65           LMU12DC45           LMU12DC35           -55°C to +125°C — COMMERCIAL SCREENING           LMU12DM75           LMU12DM45           -55°C to +125°C — MIL-STD-883 COMPLIANT           LMU12DMB75	(E2)         (G2)           LMU12EC65         LMU12GC65           LMU12EC45         LMU12GC45           LMU12EC35         LMU12GC35
ns ns ns ns ns ns	Sidebraze Hermetic DIP (D6)           0°C to +70°C — COMMERCIAL SCREENING           LMU12DC65           LMU12DC45           LMU12DC35           -55°C to +125°C — COMMERCIAL SCREENING           LMU12DM75           LMU12DM55           LMU12DM45           -55°C to +125°C — MIL-STD-883 COMPLIANT           LMU12DMB75           LMU12DMB55	(E2)         (G2)           LMU12EC65         LMU12GC65           LMU12EC45         LMU12GC45           LMU12EC35         LMU12GC35



## **LMU112** 12 x 12-bit Parallel Multiplier

#### FEATURES

- □ 50 ns Worst-Case Multiply Time
- Low Power CMOS Technology
- □ Replaces TRW MPY112K
- Two's Complement or Unsigned Operands
- □ Three-State Outputs
- □ Available 100% Screened to MIL-STD-883, Class B
- Package Styles Available:
  - 48-pin Plastic DIP
  - 48-pin Sidebraze, Hermetic DIP
  - 52-pin Plastic LCC, J-Lead


#### DESCRIPTION

The **LMU112** is a high-speed, low power 12-bit parallel multiplier built using advanced CMOS technology. The LMU112 is pin and functionally compatible with TRW's MPY112K.

The A and B input operands are loaded into their respective registers on the rising edge of the separate clock inputs (CLK A and CLK B). Two's complement or unsigned magnitude operands are accommodated via the operand control bit (TC) which is loaded along with the B operands. The operands are specified to be in two's complement format when TC is asserted and unsigned magnitude when TC is deasserted. Mixed mode operation is not allowed.

For two's complement operands, the 17 most significant bits at the output of the asynchronous multiplier array are shifted one bit position to the left. This is done to discard the redundant copy of the sign-bit, which is in the most significant bit position, and extend the bit precision by one bit. The result is then truncated to the 16 MSB's and loaded into the output register on the rising edge of CLK B.

The contents of the output register are made available via three-state buffers by asserting  $\overline{OE}$ . When  $\overline{OE}$  is deasserted, the outputs (R23-8) are in the high impedance state.



### LMU112

# LOGIC

E

DEVICES INCORPORATED

## 12 x 12-bit Parallel Multiplier

Figure 1a. Input Formats	
Ain	BIN
Fractional Two's Co	omplement (TC = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Integer Two's Con	nplement (TC = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Unsigned Frac	tional (TC = 0)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Unsigned Inte	eger (TC = 0)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

FIGURE 1B. OUT	IPUT FORMATS		
	MSP	LSP	
	Fractional Two's Con	plement	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
	Integer Two's Comp	lement	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
	Unsigned Fraction	onal	
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	
	Unsigned Integ	jer	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	



#### MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
VCC supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	
Latchup current	

<b>OPERATING CONDITIONS</b> To meet specified electrical and switching characteristics				
Mode Temperature Range (Ambient) Supply Voltage				
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \text{V} \text{cc} \leq 5.25 \text{ V}$		
Active Operation, Military	–55°C to +125°C	$4.50~\text{V} \leq \text{V}\text{cc} \leq 5.50~\text{V}$		

ELECTRI	ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4)					
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
<b>V</b> ОН	Output High Voltage	Vcc = Min., Iон = -2.0 mA	3.5			v
VOL	Output Low Voltage	Vcc = Min., IoL = 8.0 mA			0.5	v
<b>V</b> ін	Input High Voltage		2.0		Vcc	v
Vi∟	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground $\leq$ VIN $\leq$ VCC (Note 12)			±20	μA
loz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		10	20	mA
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA

4


#### LMU112

### 12 x 12-bit Parallel Multiplier

#### SWITCHING CHARACTERISTICS

		LMU112–				
		6	60		50	
Symbol	Parameter	Min	Max	Min	Max	
tмc	Clocked Multiply Time		60		50	
tPW	Clock Pulse Width	15		15		
ts	Input Register Setup Time	15		15		
tн	Input Register Hold Time	3		3		
tD	Output Delay		25		25	
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		25		25	
tDIS	Three-State Output Disable Delay (Note 11)		25		25	

			LMU112–				
		E	65		55		
Symbol	Parameter	Min	Max	Min	Max		
tмc	Clocked Multiply Time		65		55		
<b>t</b> PW	Clock Pulse Width	20		20			
ts	Input Register Setup Time	15		15			
tH	Input Register Hold Time	3		3			
tD	Output Delay		30		30		
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		30		30		
tDIS	Three-State Output Disable Delay (Note 11)		30		30		





#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

where

N = total number of device outputs

C = capacitive load per output

V = supply voltage

F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of **V**CC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

12 x 12-bit Parallel Multiplier

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.



	ORDERING INFORM	TION	
	48-pin $A_{10} \begin{bmatrix} 1 \\ A_{11} \\ 2 \\ B_0 \\ 3 \\ B_1 \\ 4 \\ B_2 \\ 5 \\ 8_3 \\ 6 \\ 8_4 \\ 6 \\ 8_6 \\ 9 \\ 8_6 \\ 11 \\ 10 \\ 8_6 \\ 11 \\ 10 \\ Vcc \\ 12 \\ Vcc \\ 13 \\ 8_9 \\ 14 \\ B_{10} \\ 15 \\ B_{11} \\ 16 \\ TC \\ 17 \\ CLKB \\ 18 \\ 0E \\ 19 \\ R23 \\ 20 \\ R22 \\ 21 \\ R21 \\ 22 \\ R20 \\ 23 \\ R19 \\ 24 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 1$	48       A9         47       A8         46       A7         45       A6         43       A4         42       A3         41       A2         40       A1         39       A0         38       CLK A         37       GND         36       GND         35       Re         34       R9         33       R10         32       R11         31       R12         30       R13         29       R14         28       R15         27       R18	52-pin
	ANN AND AND AND AND AND AND AND AND AND	ANTIMATION ANTIMATION AND AND AND AND AND AND AND AND AND AN	
Speed	Plastic DIP (P5)	Sidebraze Hermetic DIP (D5)	Plastic J-Lead Chip Carrier (J5)
	0°C to +70°C - COMMERCIA	L SCREENING	
60 ns 50 ns	LMU112PC60 LMU112PC50	LMU112DC60 LMU112DC50	LMU112JC60 LMU112JC50
	-55°C to +125°C COMME	RCIAL SCREENING	
65 ns 55 ns		LMU112DM65 LMU112DM55	
17 - 19 18 - 19	-55°C to +125°C - MIL-S	TD-883 COMPLIANT	
65 ns 55 ns		LMU112DMB65 LMU112DMB55	



## **LMU16/216** 16 x 16-bit Parallel Multiplier

#### FEATURES

- 45 ns Worst-Case Multiply Time
- Low Power CMOS Technology
- Replaces TRW MPY016/TMC216, Cypress CY7C516, IDT 7216L, and AMD Am29516
- □ Two's Complement, Unsigned, or Mixed Operands
- □ Three-State Outputs
- DESC SMD No. 5962-86873
- Available 100% Screened to MIL-STD-883, Class B
- □ Package Styles Available:
  - 64-pin Sidebraze, Hermetic DIP
  - 68-pin Commercial PGA
  - 68-pin Ceramic PGA
  - 68-pin Plastic LCC, J-Lead
  - 68-pin Ceramic LCC

#### DESCRIPTION


The LMU16 and LMU216 are highspeed, low power 16-bit parallel multipliers. The LMU16 and LMU216 are functionally identical; they differ only in packaging. Full military ambient temperature range operation is attained by the use of advanced CMOS technology.

The LMU16 and LMU216 produce the 32-bit product of two 16-bit numbers. Data present at the A inputs, along with the TCA control bit, is loaded into the A register on the rising edge of CLK A. B data and the TCB control bit are similarly loaded by CLK B. The TCA and TCB controls specify the A and B operands as two's complement when HIGH, or unsigned magnitude when LOW. RND is loaded on the rising edge of the logical OR of CLK A and CLK B. RND, when HIGH, adds '1' to the most significant bit position of the least significant half of the product. Subsequent truncation of the 16 least significant bits produces a result correctly rounded to 16-bit precision.

At the output, the Right Shift control (RS) selects either of two output formats. RS LOW produces a 31-bit product with a copy of the sign bit inserted in the MSB postion of the least significant half. RS HIGH gives a full 32-bit product. Two 16-bit output registers are provided to hold the most and least significant halves of the result (MSP and LSP) as defined by RS. These registers are loaded on the rising edge of CLK M and CLK L respectively. For asynchronous output, these registers may be made transparent by setting the feed through control (FT) HIGH.

The two halves of the product may be routed to a single 16-bit three-state output port (MSP) via a multiplexer. MSPSEL LOW causes the MSP outputs to be driven by the most significant half of the result. MSPSEL HIGH routes the least significant half of the result to the MSP outputs. In addition, the LSP is available via the B port through a separate three-state buffer.

The output multiplexer control MSPSEL uses a pin which is a supply ground in the TRW MPY016H/ TMC216H. When this control is LOW (GND), the function is that of the MPY016H/TMC216H, thus allowing full compatibility.



= Multipliers 01/04/94-LDS.16/216-G 4

## <u>LOGIC</u>

DEVICES INCORPORATED

### LMU16/216

## 16 x 16-bit Parallel Multiplier

FIGURE 1A. INPUT FORMATS	
Ain	BIN
Fractional Two's Compl	ement (TCA, TCB = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Integer Two's Complet	ment (TCA, TCB = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Unsigned Fractiona	al (TCA, TCB = 0)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Unsigned Integer	(TCA_TCB = 0)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

FIGURE 1B. OUTPUT FORMATS	
MSP	LSP
Fractional Two's Co	emplement (RS = 0)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	omplement (RS = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Integer Two's Con	nplement (RS = 1)
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Unsigned Frac	tional (RS = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Unsigned Inte	eger (RS = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

#### = Multipliers



#### MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 400 mA

OPERATING CONDITIONS To meet specified electrical and switching characteristics						
Mode	Temperature Range (Ambient)	Supply Voltage				
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \text{V}\text{cc} \leq 5.25 \text{ V}$				
Active Operation, Military	–55°C to +125°C	$4.50 \text{ V} \leq \text{V}\text{cc} \leq 5.50 \text{ V}$				

ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4)							
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit	
<b>V</b> он	Output High Voltage	<b>V</b> CC = Min., <b>I</b> OH = -2.0 mA	3.5			V	
VOL	Output Low Voltage	VCC = Min., IO∟ = 8.0 mA			0.5	v	
Viн	Input High Voltage		2.0		Vcc	v	
VIL	Input Low Voltage	(Note 3)	0.0		0.8	v	
lix	Input Current	Ground $\leq$ VIN $\leq$ VCC (Note 12)			±20	μA	
loz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA	
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		12	25	mA	
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA	


DEVICES INCORPORATED

# 16 x 16-bit Parallel Multiplier

### SWITCHING CHARACTERISTICS

Сомме	RCIAL OPERATING RANGE (0°C to +70°C) No.	tes 9, 10 (ns)			a danar in					
		LMU16/216								
		65		5	5	4	5			
Symbol	Parameter	Min	Max	Min	Max	Min	Max			
<b>t</b> MC	Clocked Multiply Time		65		55		45			
tMUC	Unclocked Multiply Time		85		75		65			
tPW	Clock Pulse Width	15		15		15				
ts	Input Setup Time	15		15		15				
tH	Input Hold Time	1		1		1				
tD	Output Delay		30		30		30			
<b>t</b> SEL	Output Select Delay		25		25		25			
tena	Three-State Output Enable Delay (Note 11)		25		25		25			
tDIS	Three-State Output Disable Delay (Note 11)		25		25		25			

MILITAR	MILITARY OPERATING RANGE (-55°C to +125°C) Notes 9, 10 (ns)									
**************************************		LMU16/216–								
		7	75		5	5	5			
Symbol	Parameter	Min	Max	Min	Max	Min	Max			
tмc	Clocked Multiply Time		75		65		55			
tMUC	Unclocked Multiply Time		95		85		75			
<b>t</b> PW	Clock Pulse Width	20		15		15				
ts	Input Setup Time	15		15		15				
tн	Input Hold Time	2		2		2				
tD	Output Delay		35		30		30			
<b>t</b> SEL	Output Select Delay		30		30		30			
<b>t</b> ena	Three-State Output Enable Delay (Note 11)		25		25		25			
tDIS	Three-State Output Disable Delay (Note 11)		25		25		25			





#### 16 x 16-bit Parallel Multiplier

#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

where

N = total number of device outputs

- C = capacitive load per output
- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from

the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.



# LMU16/216

DEVICES INCORPORATED


GIC


10

	LMU16 — ORDERING INFORMATION		
	64-pin A4 [1 64] A5	68-pin	
	A3 □ 2 63 □ A6 A2 □ 3 62 □ A7 A1 □ 4 61 □ A8	1 2 3 4 5 6 7 8 9 10 11	
	A0     [5     60     ]     A9       OEL     [6     59     ]     A10       CLK L     [7     58     ]     A11       CLK B     [8     57     ]     A12       R0, B0     [9     56     ]     A13       R1, B1     [10     56     ]     A14       R2, B2     [11     54     ]     A15       R3, B3     [12     53     ]     CLK A	A         ▼         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O	; ; ;
	R4, B4       [13       52       ] RND         R5, B5       [14       51       ] TCA         R6, B6       [15       50       ] TCB         R7, B7       [16       49       ] Vcc         R8, B6       [17       48       ] Vcc         R9, B9       [18       47       ] GND         R10, B10       [19       46       ] GND         R11, B11       [20       45       ] MSPSEL         R12, B12       [21       44       ] FT         R13, B13       [22       43       ] RS         R14, B14       [23       42       ] OEM         B14, B14       [23       42       ] OEM	D         O         O           R/B5         R/B4         CLK A           E         O         O           R/B7         R/B6         Top View           F         O         O           R/B9         R/B8<         Through Package           G         O         O           R/B1         R/B10         O           H         O         O           R/B1         R/B12         MSPSEL GNL	5 0 1 3 3 1 0 0
	R15, B15       24       41       CLK M         R16       25       40       R11         R17       26       39       R30         R18       27       38       R29         R19       28       37       R28         R20       29       36       R27         R21       30       35       R26         R22       31       34       R26         R23       32       33       R24	J O O RB14 RB15 RB14 K O O O O O O O O O O O O O O O O O O O	
	antimeter and a second second		
Speed	Sidebraze Hermetic DIP (D6)	Commercial Pin Grid Array (E2) (G2)	ray
	0°C to +70°C — COMMERCIAL SCREENING		
05			
65 ns	LMU16DC65	LMU16EC65 LMU16GC65	0.0723
65 ns 55 ns 45 ns		LMU16EC65 LMU16EC55 LMU16EC55 LMU16EC45 LMU16EC45	
55 ns	LMU16DC65 LMU16DC55	LMU16EC55 LMU16GC55	
55 ns	LMU16DC65 LMU16DC55 LMU16DC45	LMU16EC55 LMU16GC55	
55 ns 45 ns 75 ns 65 ns	LMU16DC65 LMU16DC55 LMU16DC45 -55°C to +125°C — Commercial Screening LMU16DM75 LMU16DM65	LMU16EC55 LMU16EC45 LMU16GC45 LMU16GM75 LMU16GM75 LMU16GM65	
55 ns 45 ns 75 ns 65 ns	LMU16DC65 LMU16DC55 LMU16DC45 -55°C to +125°C — Commercial Screening LMU16DM75 LMU16DM65 LMU16DM55	LMU16EC55 LMU16EC45 LMU16GC45 LMU16GM75 LMU16GM75 LMU16GM65	



4









# **LMU17/217** 16 x 16-bit Parallel multiplier

#### FEATURES

- 45 ns Worst-Case Multiply Time
- Low Power CMOS Technology
- Replaces Cypress CY7C517, IDT 7217L, and AMD Am29517
- □ Single Clock Architecture with Register Enables
- □ Two's Complement, Unsigned, or Mixed Operands
- □ Three-State Outputs
- DESC SMD No. 5962-87686
- Available 100% Screened to MIL-STD-883, Class B
- □ Package Styles Available:
  - 64-pin Sidebraze, Hermetic DIP
  - 68-pin Plastic LCC, J-Lead
  - 68-pin Ceramic PGA
  - 68-pin Ceramic LCC

#### 68-pin Ceramic LCC

#### DESCRIPTION

The LMU17 and LMU217 are highspeed, low power 16-bit parallel multipliers. The LMU17 and LMU217 are functionally identical; they differ only in packaging. Full military ambient temperature range operation is attained by the use of advanced CMOS technology.

The LMU17 and LMU217 produce the 32-bit product of two 16-bit numbers. Data present at the A inputs, along with the TCA control bit, is loaded into the A register on the rising edge of CLK. B data and the TCB control bit are similarly loaded. Loading of the A and B registers is controlled by the  $\overline{\text{ENA}}$  and  $\overline{\text{ENB}}$  controls. When


HIGH, these controls prevent application of the clock to the respective register. The TCA and TCB controls specify the operands as two's complement when HIGH, or unsigned magnitude when LOW.

RND is loaded on the rising edge of CLK, provided either ENA or ENB are LOW. RND, when HIGH, adds '1' to the most significant bit position of the least significant half of the product. Subsequent truncation of the 16 least significant bits produces a result correctly rounded to 16-bit precision.

At the output, the Right Shift control (RS) selects either of two output formats. RS LOW produces a 31-bit product with a copy of the sign bit inserted in the MSB postion of the least significant half. RS HIGH gives a full 32-bit product. Two 16-bit output registers are provided to hold the most and least significant halves of the result (MSP and LSP) as defined by RS. These registers are loaded on the rising edge of CLK, subject to the ENR control. When  $\overline{\text{ENR}}$  is HIGH, clocking of the result registers is prevented. For asynchronous output, these registers may be made transparent by setting the feed through control (FT) HIGH.

The two halves of the product may be routed to a single 16-bit three-state output port (MSP) via a multiplexer. MSPSEL LOW causes the MSP outputs to be driven by the most significant half of the result. MSPSEL HIGH routes the least significant half of the result to the MSP pins. In addition, the LSP is available via the B port through a separate three-state buffer.

Multipliers 03/11/94–LDS.17/217-G



R31-16



LMU17/217

FIGURE 1A. INPUT FORMATS	
Ain	BIN
Fractional Two's Comple	ment (TCA, TCB = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Integer Two's Complem	ent (TCA, TCB = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Unsigned Fractional	(TCA, TCB = 0)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Unsigned Integer (	TCA, TCB = 0)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

FIGURE 1B. OUTPUT FORMATS	
MSP	LSP
Fractional Two's Co	omplement (RS = 0)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Fractional Two's Co	omplement (RS = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Integer Two's Con	nplement (RS = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Unsigned Frac	tional (RS = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Unsigned Inte	eger (RS = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$



AXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)					
Storage temperature					
Operating ambient temperature	–55°C to +125°C				
VCC supply voltage with respect to ground	–0.5 V to +7.0 V				
Input signal with respect to ground					
Signal applied to high impedance output					
Output current into low outputs	25 mA				
Latchup current					

<b>OPERATING CONDITIONS</b> To meet specified electrical and switching characteristics									
Mode	Temperature Range (Ambient)	Supply Voltage							
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \mathbf{V}$ CC $\leq 5.25 \text{ V}$							
Active Operation, Military	–55°C to +125°C	$4.50 \text{ V} \leq \mathbf{V} \text{cc} \leq 5.50 \text{ V}$							


ELECTRIC	CAL CHARACTERISTICS OVE	er Operating Conditions (Note 4)		Altrastation -		
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
<b>V</b> он	Output High Voltage	Vcc = Min., Iон = -2.0 mA	3.5			V
<b>V</b> OL	Output Low Voltage	VCC = Min., IOL = 8.0 mA			0.5	v
<b>V</b> ін	Input High Voltage		2.0		Vcc	v
Vi∟	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground $\leq$ VIN $\leq$ VCC (Note 12)			±20	μA
loz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		12	25	mA
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA

# 16 x 16-bit Parallel Multiplier

### SWITCHING CHARACTERISTICS

COMME	RCIAL OPERATING RANGE (0°C to +70°C) Not	LMU17/217–								
	Parameter	6	65			4	5			
Symbol		Min	Max	Min	Max	Min	Max			
<b>t</b> MC	Clocked Multiply Time		65		55		45			
tMUC	Unclocked Multiply Time		85		75		65			
<b>t</b> PW	Clock Pulse Width	15		15		15				
ts	Input Setup Time	15		15		15				
tн	Input Hold Time	3		3		3				
tD	Output Delay		30		30		30			
<b>t</b> SEL	Output Select Delay		25		25		25			
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		25		25		25			
tDIS	Three-State Output Disable Delay (Note 11)		25		25		25			

		LMU17/217								
		7	75		5	5	5			
Symbol	Parameter	Min	Max	Min	Max	Min	Max			
tмc	Clocked Multiply Time		75		65		55			
tMUC	Unclocked Multiply Time		95		85		75			
<b>t</b> PW	Clock Pulse Width	20		15		15				
ts	Input Setup Time	15		15		15				
tн	Input Hold Time	3		3		3				
tD	Output Delay		35		30		30			
<b>t</b> SEL	Output Select Delay		30		30		30			
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		25		25		25			
tDIS	Three-State Output Disable Delay (Note 11)		25		25		25			





#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

where

N = total number of device outputs

C = capacitive load per output

- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of **V**CC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.

c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.


10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from

the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

16 x 16-bit Parallel Multiplier

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.




# LMU17/217



	64-pin A4 [1 A3 ]2	64 🗋 A5 63 🗋 A6	68-	pin											
	A2 🔤 3 A1 🔲 4	62 A7 61 A8		1	2	3	4	5	6	7	8	9	10	11	
ļ		60 A9 59 A10	A	v	0	0		0	0	0	0	0	0		
		58 A11 57 A12	в	0		ENB ()	OEL ()	A1 O	Â3	A5 O	A7 ()	Ô	A11	0	
	Ro, Bo 🗍 9 R1, B1 🗍 10	56 A13 55 A14	с	R/B1	R/B₀	CLK	A0	A2	A4	A6	Ā8	<b>A</b> 10	A12		
		54 A15 53 ENA	D	R/B3	R/B2							ſ	A14	A13	
-	R5, B5 🗌 14	52 RND 51 TCA		R/B5	R/B4								ENA	A15	
	R7, B7 🛛 16	50 TCB 49 Vcc	E		C R/B6				op Vie						
	R8, B8 [] 17 R9, B9 [] 18	48 VCC 47 GND	F	С R/B9	C R/B8		(i.e.,	Throu Comp	igh Pai onent S		inout)			С	
	R10, B10 [] 19 R11, B11 [] 20 R12 R14	46 GND 45 MSPSEL	G	C R/B11	) R/B10									O Vcc	
	R12, B12 21 R13, B13 22 R14 R14 722	44 ] FT 43 ] RS 42 ] OEM	н	0	() R/B12								O MSPSE	0	
	R14, B14 ☐ 23 R15, B15 ☐ 24 R16 ☐ 25	41 DENR 40 R31	J	0	0							-	0	$\odot$	
	R17 26	39   R30 38   R29	к	0	R/B14	0	0	0	0	0	0	0		FT O	
	R19 🗌 28	37   R28 36   R27	L	NC	R16	R18	R20	R22	R24	R26	R28	R30		OEM	
	R21 🔲 30 R22 🔲 31	35 R26 34 R25			<b>R</b> 17	R19	R21	R23	R25	R27	R29	<b>R</b> 31	NC		
	R23 [32	33 R24													
	an management of the second second														
	PERTURN						l	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	M	11.					
eed	Sidebraze Herm (D6)	etic DIP				C	eram		in Gı G2)	rid A	rray	,			
	0°C to +70°C - Commercial Sc	REENING	Pintiliasadampaka								AND CO.				
ns	LMU17DC							MU							
ns ns	LMU17DC LMU17DC							_MU <sup>.</sup> _MU <sup>.</sup>							
er eger a	-55°C to +125°C - Commercial	. Screening		entre				90 J.				98 <u>5</u> 96		4.85.44 4.52.44	
ns	LMU17DM	75						.MU <sup>-</sup>							
ns ns	LMU17DM LMU17DM							.MU <sup>.</sup> .MU <sup>.</sup>							
							-								
	-55°C to +125°C MIL-STD-8	83 COMPLIANT			ant an										
ns	LMU17DME	375						MU1							
ns ns	LMU17DME LMU17DME							MU1 MU1							
115	LINIOTZDINE						L			600					



DEVICES INCORPORATED







# LMU18 16 x 16-bit Parallel Multiplier

#### FEATURES

- □ 35 ns Worst-Case Multiply Time
- Low Power CMOS Technology
- Full 32-bit Output Port No Multiplexing Required
- Two's Complement, Unsigned, or Mixed Operands
- □ Three-State Outputs
- DESC SMD No. 5962-94523
- □ Available 100% Screened to MIL-STD-883, Class B
- Package Styles Available:
- 84-pin Plastic LCC, J-Lead
  - 84-pin Ceramic PGA

#### 1

### DESCRIPTION


The **LMU18** is a high-speed, low power 16-bit parallel multiplier. The LMU18 is an 84-pin device which provides simultaneous access to all outputs. Full military ambient temperature range operation is attained by the use of advanced CMOS technology.

The LMU18 produces the 32-bit product of two 16-bit numbers. Data present at the A inputs, along with the TCA control bit, is loaded into the A register on the rising edge of CLK. B data and the TCB control bit are similarly loaded. Loading of the A and B registers is controlled by the ENA and ENB controls. When HIGH, these controls prevent application of the clock to the respective register. The TCA and TCB controls specify the operands as two's complement when HIGH, or unsigned magnitude when LOW.

RND is loaded on the rising edge of CLK, providing either ENA or ENB are LOW. RND, when HIGH, adds '1' to the most significant bit position of the least significant half of the product. Subsequent truncation of the 16 least significant bits produces a result correctly rounded to 16-bit precision.

At the output, the Right Shift control (RS) selects either of two output formats. RS LOW produces a 31-bit product with a copy of the sign bit inserted in the MSB postion of the least significant half. RS HIGH gives a full 32-bit product. Two 16-bit output registers are provided to hold the most and least significant halves of the result (MSP and LSP) as defined by RS. These registers are loaded on the rising edge of CLK, subject to the ENR control. When  $\overline{\text{ENR}}$  is HIGH, clocking of the result registers is prevented. For asynchronous output these registers may be made transparent by setting the feed through control (FT) HIGH.

The two halves of the product may be routed to a single 16-bit three-state output port (MSP) via a multiplexer. MSPSEL LOW causes the MSP outputs to be driven by the most significant half of the result. MSPSEL HIGH routes the least significant half of the result to the MSP pins. The MSB of the result is available in both true and complemented form to aid implementation of higher precision multipliers.



Multipliers 01/07/94–LDS.18-F



# LOGIC DEVICES INCORPORATED

# 16 x 16-bit Parallel Multiplier

Ain	Вім
Fractional Two's Co	mplement (TCA, TCB = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Integer Two's Com	plement (TCA, TCB = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Unsigned Fract	ional (TCA, TCB = 0)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Unsigned Inte	eger (TCA, TCB = 0)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

FIGURE 1B. INPUT FORMATS	
MSP	LSP
Fractional Two's Co	omplement (RS = 0)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Fractional Two's Co	omplement (RS = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	15 14 13 + 2 1 0 2 <sup>-15</sup> 2 <sup>-16</sup> 2 <sup>-17</sup> 2 <sup>-28</sup> 2 <sup>-29</sup> 2 <sup>-30</sup>
Integer Two's Cor	mplement (RS = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Unsigned Frac	ctional (RS = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$15  14  13  \textcircled{2}  2  1  0$ $2^{-17}  2^{-18}  2^{-19}  2^{-30}  2^{-31}  2^{-32}$
Unsigned Int	teger (RS = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

# = Multipliers



# 16 x 16-bit Parallel Multiplier

# MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
VCC supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 400 mA

<b>OPERATING CONDITIONS</b> To meet specified electrical and switching characteristics							
Mode	Temperature Range (Ambient)	Supply Voltage					
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \textbf{V}\text{cc} \leq 5.25 \text{ V}$					
Active Operation, Military	–55°C to +125°C	$4.50 \text{ V} \leq \text{V} \text{cc} \leq 5.50 \text{ V}$					

ELECTRIC	CAL CHARACTERISTICS OVE	er Operating Conditions (Note 4)				
Symbol	Parameter	Min	Тур	Max	Unit	
<b>V</b> он	Output High Voltage	Vcc = Min., Iон = -2.0 mA	3.5			V
<b>V</b> OL	Output Low Voltage	Vcc = Min., IoL = 8.0 mA			0.5	v
<b>V</b> ін	Input High Voltage		2.0		Vcc	v
Vi∟	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground ≤ VIN ≤ VCC (Note 12)			±20	μA
loz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		25	45	mA
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA


DEVICES INCORPORATED

# 16 x 16-bit Parallel Multiplier

### SWITCHING CHARACTERISTICS

		LMU18–									
		6	5	5	35						
Symbol	Parameter	Min	Max	Min	Max	Min	Max				
tмc	Clocked Multiply Time		65		45		35				
<b>t</b> MUC	Unclocked Multiply Time		85		65		55				
tPW	Clock Pulse Width	15		15		15					
ts	Input Setup Time	15		15		12					
tH	Input Hold Time	5		5		5					
tD	Output Delay		30		30		28				
<b>t</b> SEL	Output Select Delay		25		25		25				
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		25		20		20				
tDIS	Three-State Output Disable Delay (Note 11)		24		20		20				

MILITAR	Y OPERATING RANGE (-55°C to +125°C) No	otes 9, 10 (ns)									
		LMU18–									
		7	75	5	5	4	5				
Symbol	Parameter	Min	Max	Min	Max	Min	Max				
tмc	Clocked Multiply Time		75		55		45				
<b>t</b> MUC	Unclocked Multiply Time		95		85		65				
tPW	Clock Pulse Width	20		15		15					
ts	Input Setup Time	15		15		12					
tH	Input Hold Time	5		5		5					
tD	Output Delay		35		35		33				
<b>t</b> SEL	Output Select Delay		30		30		30				
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		25		20		20				
tDIS	Three-State Output Disable Delay (Note 11)		24		20		20				







#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

$$\frac{NCV^2F}{4}$$

where

- N = total number of device outputs
- C = capacitive load per output
- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of **V**CC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from

the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.


11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.



4





LOGIC

#### DEVICES INCORPORATED

....

### LMU18

	84-pin													
			1	2	3	4	5	6	7	8	9	10	11	
		A	<b>*</b> 0	0	0	0	Q	0	Q	Q	Q	Q	0	
		в	B9 () B12	B7 B10	О₿О₿	O B4 O B5			() A2 () A3 (	() A5 () A6	() A7 () A9	A8 () A10	A11 () A13	
		С	) B13	O B11			Ö Bo	O A0	$O_{A4}$			O A12	O A14	
		D			0						$\sim$	() A15 ()		
		F						Top Viev			$\bigcirc$		тсв С	
		G	R₀ ()		Vcc ()	(i.	e., Com	ponent S	ide Pino	out)	GND	GND	RND	
		н	R1 O R4	H2 C R5	Rз						RS			
		J	() R6	⊖ R8	~	~	() R17	() R18	() R22	~	~	) R30	<u>)</u> R31	
		K				() R14 ()		$\bigcirc \circ \circ \bigcirc$		() R24 ()	() R27 ()	() R29 ()		
		_	R9	R12	R13	R15	R16	R19	R20	R23	R25	R26	R28	
					Ce	ramic	c Pin	Grid	Array	,				
eed	0°C to +70°C — Com	MERCIAI	SCRE	ENING			(G3				· .			
ns ns							/U180 //U180							
ns							/U180							
	–55°C to +125°C — (	Commer	ICIAL S	CREE	NING	24.1			······································					i 1
ns ns						LN	/U180 //U180	GM55						
ns						LN	/U180	GM45						
: 	–55°C to +125°C — I	VIL-S1	D-88	B Con	IPLIAN									
ns ns							U18G U18G							





# LMA1009/2009 12 x 12-bit Multiplier-Accumulator

#### FEATURES

- 45 ns Multiply-Accumulate Time
- Low Power CMOS Technology
- Replaces TRW TDC1009/TMC2009
- Two's Complement or Unsigned Operands
- Accumulator Performs Preload, Accumulate, and Subtract
- □ Three-State Outputs
- DESC SMD No. 5962-90996
- □ Available 100% Screened to MIL-STD-883, Class B
- Package Styles Available:
  - 64-pin Sidebraze, Hermetic DIP
  - 68-pin Ceramic PGA
  - 68-pin Plastic LCC, J-Lead
  - 68-pin Ceramic LCC

### DESCRIPTION

The **LMA1009** and **LMA2009** are highspeed, low power 12-bit multiplieraccumulators. They are pin-for-pin equivalent to the TRW TDC1009/ TMC2009 multiplier-accumulators. The LMA1009 and LMA2009 are functionally identical; they differ only in packaging. Full ambient temperature range operation is achieved by the use of advanced CMOS technology.

The LMA1009/2009 produces the 24bit product of two 12-bit numbers. The results of a series of multiplications may be accumulated to form the sum of products. Accumulation is performed to 27-bit precision with the multiplier product sign extended as appropriate.

LMA1009/2009 BLOCK DIAGRAM A11-0 B11-0 12 12 B REGISTER >A REGISTER CLK A CLK B RND ËB TC REGIST ACC 24 SUB R R + A R – A OEX 27 PASS R PRELOAD OEM LEM CONTROL 3 LEL OEL LOGIC PREL 3 OEX LEX LEL OEM OEL 27 12 12 CLK R ACCUMULATOR REGISTER OEX OEM 7-DEL 12 12

R26-24

Data present at the A and B input registers is latched on the rising edges of CLK A and CLK B respectively. RND, TC, ACC, and SUB controls are latched on the rising edge of the logical OR of CLK A and CLK B. TC specifies the input as two's complement (TC HIGH) or unsigned magnitude (TC LOW). RND, when HIGH, adds '1' to the most significant bit position of the least significant half of the product. Subsequent truncation of the 12 least significant bits produces a result correctly rounded to 12-bit precision.

The ACC and SUB inputs control accumulator operation. ACC HIGH results in addition of the multiplier product and the accumulator contents, with the result stored in the accumulator register on the rising edge of CLK R. ACC and SUB HIGH results in subtraction of the accumulator contents from the multiplier product, with the result stored in the accumulator register. With ACC LOW, no accumulation occurs and the next product is loaded directly into the accumulator register.

The LMA1009/2009 output register (accumulator register) is divided into three independently controlled sections. The least significant result (LSR) and most significant result (MSR) registers are 12 bits in length. The extended result register (XTR) is 3 bits long.

Each output register has an independent output enable control. In addition to providing control of the three-state output buffers, when OEX, OEM, or OEL are HIGH and PREL is HIGH, data can be preloaded via the bidirectional output pins into the respective output registers. Data present on the output pins is latched on the rising edge of CLK R. The interrelation of PREL and the enable controls is summarized in Table 1.

**Multiplier-Accumulators** 

R11-0

R23-12

LOGIC DEVICES INCORPORATED

REL	OEX	OEM	OEL	XTR	MSR	LSR	Ain	Bin
L	L	L	L	OUT	OUT	OUT	Ain	BIN
L	L	L	н	OUT	OUT	z	Fractional Two's C	Complement (TC = 1)
L	L	н	L	OUT	Z	OUT		11 10 9 🗰 2 1
L	L	н	н	OUT	Z	z	$-2^{0} 2^{-1} 2^{-2} 2^{-9} 2^{-10} 2^{-11}$	$-2^{\circ} 2^{-1} 2^{-2} 2^{-9} 2^{-10} 2$
L	н	L	L	Z	OUT	OUT	(Sign)	(Sign)
L	н	L	н	Z	OUT	Ζ.		max
L	н	н	L	Z	z	OUT	Integer Two s Co	omplement (TC = 1)
L	н	н	н	z	z	z	11 10 9 🗰 2 1 0	11 10 9 🗰 2 1
н	L	L	L	z	Z	z	$-2^{11}2^{10}2^{9}2^{2}2^{1}2^{0}$	$-2^{11}2^{10}2^{9}2^{2}2^{1}2^{1}$
н	L	L	н	z	z	PREL	(Sign)	(Sign)
н	L	н	L	Z	PREL	z	Unsigned Fra	ctional (TC = 0)
Н	L	н	н	Z	PREL	PREL		· · · · · · · · · · · · · · · · · · ·
н	н	L	L	PREL	z	z		
н	н	L	н	PREL	Z	PREL	$2^{-1} 2^{-2} 2^{-3} 2^{-10} 2^{-11} 2^{-12}$	2 <sup>-1</sup> 2 <sup>-2</sup> 2 <sup>-3</sup> 2 <sup>-10</sup> 2 <sup>-11</sup> 2
н	н	н	L	PREL	PREL	z		
н	н	н	н	PREL	PREL	PREL	Unsigned In	teger (TC = 0)
JT =	Preloa Regist		lable o	on outp			$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

XTR	MSR	LSR
	Fractional Two's Comple	ement
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
		ment
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
		ıl
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	Unsigned Integer	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

12 x 12-bit Multiplier-Accumulator



12 x 12-bit Multiplier-Accumulator

MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 400 mA

<b>OPERATING CONDITIONS</b> To meet specified electrical and switching characteristics							
Mode	Temperature Range (Ambient)	Supply Voltage					
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \text{V} \text{cc} \leq 5.25 \text{ V}$					
Active Operation, Military	–55°C to +125°C	$4.50 \text{ V} \le \text{V}_{\text{CC}} \le 5.50 \text{ V}$					


ELECTRI	CAL CHARACTERISTICS OVE	er Operating Conditions (Note 4)				
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
<b>V</b> ОН	Output High Voltage	Vcc = Min., Iон = -2.0 mA	3.5			V
<b>V</b> OL	Output Low Voltage	Vcc = Min., Io∟ = 8.0 mA			0.5	v
<b>V</b> ін	Input High Voltage		2.0		Vcc	v
Vi∟	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground $\leq$ VIN $\leq$ VCC (Note 12)			±20	μA
loz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		12	25	mA
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA

12 x 12-bit Multiplier-Accumulator

#### SWITCHING CHARACTERISTICS

		LMA1009/2009–						
	Parameter	7	75		5	4	5	
Symbol		Min	Max	Min	Max	Min	Мах	
<b>t</b> MC	Clocked Multiply Time		75		55		45	
t₽W	Clock Pulse Width	15		15		15		
ts	Input Register Setup Time	15		15		12		
t∺	Input Register Hold Time	2		2		2		
<b>t</b> SP	Preload Setup Time	15		15		12		
<b>t</b> HP	Preload Hold Time	2		2		2		
tD	Output Delay		30		25		25	
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		30		30		25	
tDIS	Three-State Output Disable Delay (Note 11)		25		25		25	

MILITARY OPERATING RANGE (-55°C to +125°C) Notes 9, 10 (ns)								
Symbol		LMA1009/2009-						
	Parameter	95		65		5	5	
		Min	Max	Min	Max	Min	Max	
<b>t</b> мc	Clocked Multiply Time		95		65		55	
<b>t</b> ₽W	Clock Pulse Width	20		20		15		
ts	Input Register Setup Time	20		20		15		
t∺	Input Register Hold Time	2		2		2		
tSP	Preload Setup Time	20		20		15		
<b>t</b> HP	Preload Hold Time	2		2		2		
tD	Output Delay		35		30		25	
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		35		35		30	
tDIS	Three-State Output Disable Delay (Note 11)		30		30		30	





#### 12 x 12-bit Multiplier-Accumulator

#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

where

N = total number of device outputs

C = capacitive load per output

V = supply voltage

F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.


b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.

c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.



### LMA1009/2009

LOGIC DEVICES INCORPORATED


# 12 x 12-bit Multiplier-Accumulator

	LMA1009 — ORDERING INFORMATION	
	64-pin A4 [1 64] A5	68-pin
	A3 [] 2 63 [] A6 A2 [] 3 62 [] A7	1 2 3 4 5 6 7 8 9 10 11
	A1 $\Box$ 4 61 $\Box$ A6 A0 $\Box$ 5 60 $\Box$ A9 ACC $\Box$ 6 59 $\Box$ A10	A <b>V 00000000</b>
	SUB [] 7 58 ] A11 RND [] 8 57 ] CLK A	B O O O O O O O O O O O O O O
	OEL []9 56 ]] CLK B Ro [] 10 55 ]] Bo Ri [] 11 54 [] B1	
	R2 [] 12 53 ]] B2 R3 [] 13 52 ]] B3	
	R4 □ 14 51 □ B4 R5 □ 15 50 □ B5 GND □ 16 49 □ Vcc	E O O O O O O O O O O O O O O O O O O O
	R6 [] 17 48 ]] B6 R7 [] 18 47 ]] B7	F 0 0 Through Package 0 0 0 F
	Re [] 19 46 ]] Be Re [] 20 45 ]] Be R10 [] 21 44 [] B10	G O O B B B B B B B B B B B B B B B B B
	R11 [22 43] B11 CLKR [23 42] TC	
	PREL [] 24 41 [] OEX OEM [] 25 40 [] R26	J O O D D D D D D D D D D D D D D D D D
	R12 [26 39] R25 R13 [27 38] R24 R14 [28 37] R23	К О О О О О О О О О О О О О О О О О О О
	R15 [] 29 36 [] R22 R16 [] 30 35 [] R21	L O O O O O O O O O R12 R14 R16 R18 R20 R22 R24 R26 NC
	R17 [] 31 34 [] R20 R18 [] 32 33 [] R19	
	and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second se	·
	and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second sec	
	Sidebraze Hermetic DIP	Ceramic Pin Grid Array
Speed	(D6)	(G2)
75 ns	0°C to +70°C — COMMERCIAL SCREENING LMA1009DC75	LMA1009GC75
55 ns	LMA1009DC55	LMA1009GC55
45 ns	LMA1009DC45	LMA1009GC45
05	-55°C to +125°C — COMMERCIAL SCREENING	
95 ns 65 ns	LMA1009DM95 LMA1009DM65	LMA1009GM95 LMA1009GM65
55 ns	LMA1009DM55	LMA1009GM55
	-55°C to +125°C - MIL-STD-883 COMPLIANT	te can an an airte an faith a Clean a Ro. Cart
95 ns 65 ns	LMA1009DMB95 LMA1009DMB65	LMA1009GMB95 LMA1009GMB65
55 ns	LMA1009DMB55	LMA1009GMB55



4

# 12 x 12-bit Multiplier-Accumulator







# LMA1010/2010 16 x 16-bit Multiplier-Accumulator

#### FEATURES

- □ 45 ns Multiply-Accumulate Time
- □ Replaces TRW TMC2210, Cypress CY7C510, IDT 7210L, and AMD Am29510
- Two's Complement or Unsigned Operands
- □ Accumulator Performs Preload, Accumulate, and Subtract
- □ Three-State Outputs
- DESC SMD No. 5962-88733
- Available 100% Screened to MIL-STD-883, Class B
- □ Package Styles Available:
  - 64-pin Sidebraze, Hermetic DIP
  - 68-pin Commercial PGA
  - 68-pin Ceramic PGA
  - 68-pin Plastic LCC, J-Lead
  - 68-pin Ceramic LCC

#### DESCRIPTION

The **LMA1010** and **LMA2010** are highspeed, low power 16-bit multiplieraccumulators. The LMA1010 and LMA2010 are functionally identical; they differ only in packaging. Full military ambient temperature range operation is achieved with advanced CMOS technology.

The LMA1010 and LMA2010 produce the 32-bit product of two 16-bit numbers. The results of a series of multiplications may be accumulated to form the sum of products. Accumulation is performed to 35-bit precision with the multiplier product sign extended as appropriate.

Data present at the A and B input registers is latched on the rising edges


of CLK A and CLK B respectively. RND, TC, ACC, and SUB controls are latched on the rising edge of the logical OR of CLK A and CLK B. TC specifies the input as two's complement (TC HIGH) or unsigned magnitude (TC LOW). RND, when HIGH, adds '1' to the most significant bit position of the least significant half of the product. Subsequent truncation of the 16 least significant bits produces a result correctly rounded to 16-bit precision.

ACC and SUB control accumulator operation. ACC HIGH results in addition of the multiplier product and the accumulator contents, with the result stored in the accumulator register on the rising edge of CLK R. ACC and SUB HIGH results in subtraction of the accumulator contents from the multiplier product, with the result stored in the accumulator register. With ACC LOW, no accumulation occurs and the next product is loaded directly into the accumulator register.

The LMA1010/2010 output register (accumulator register) is divided into three independently controlled sections. The least significant result (LSR) and most significant result (MSR) registers are 16 bits in length. The extended result register (XTR) is 3 bits long. The output signals R15-0 and input signals B15-0 share the same bidirectional pins.

Each output register has an independent output enable control. In addition to providing three-state control of the output buffers, when OEX, OEM, or OEL are HIGH and PREL is HIGH, data can be preloaded via the bidirectional output pins into the respective output registers. Data present on the output pins is latched on the rising edge of CLK R. The interrelation of PREL and the enable controls is summarized in Table 1.

- Multiplier-Accumulators



R34-32

01/17/94-LDS.10/2010-H

R31-16

## LMA1010/2010

<u>OGIC</u> DEVICES INCORPORATED

PREL	OEX	OEM	OEL	XTR			AIN	BIN
L	Ĺ	L	L	OUT	OUT	OUT		
L	L	L	н	OUT	OUT	Z	Fractional Two's Com	plement (1C = 1)
L	L	н	L	OUT	Z	OUT	15 14 13 🗮 2 1 0	15 14 13 🗰 2 1 0
L	L	н	н	OUT	Z	z	$-2^{0} 2^{-1} 2^{-2} 2^{-13} 2^{-14} 2^{-15}$	$-2^{0} 2^{-1} 2^{-2} 2^{-13} 2^{-14} 2^{-15}$
L	н	L	L	Z	OUT	OUT	(Sign)	(Sign)
L	н	L	н	Z	OUT	z	Integer Two's Comp	lement (TC - 1)
L	н	н	L	z	Z	OUT		
L	н	н	н	Z	Z	z	15 14 13 🗮 2 1 0	15 14 13 🗰 2 1 0
н	L	L	L	Z	Z	z	$-2^{15} 2^{14} 2^{13} 2^2 2^1 2^0$	$-2^{15} 2^{14} 2^{13} 2^2 2^1 2^0$
н	L	L	н	z	z	PREL	(Sign)	(Sign)
н	L	н	L	z	PREL	z	Unsigned Fractio	onal (TC = 0)
н	L	н	н	z	PREL	PREL		
н	н	L	L	PREL	z	z	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	15 14 13 0 2 1 0 2 <sup>-1</sup> 2 <sup>-2</sup> 2 <sup>-3</sup> 2 <sup>-14</sup> 2 <sup>-15</sup> 2 <sup>-16</sup>
н	н	L	н	PREL	z	PREL		2 <sup>-1</sup> 2 <sup>-2</sup> 2 <sup>-3</sup> 2 <sup>-14</sup> 2 <sup>-15</sup> 2 <sup>-16</sup>
н	н	н	L	PREL	PREL	z		
н	н	н	н	PREL	PREL	PREL	Unsigned Integ	er (TC = 0)
REL=		d data	to app	oropriat	e regis	ter	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

FIGURE 1B. OUT	PUT FORMATS							
	XTR	MSR	LSR					
Fractional Two's Complement								
	4 33 32 <sup>4</sup> 2 <sup>3</sup> 2 <sup>2</sup> m)	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					
		Integer Two's Compleme	nt					
	<sup>34</sup> 2 <sup>33</sup> 2 <sup>32</sup>	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					
		Unsigned Fractional						
34 2'		$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					
	4 33 32 <sup>14</sup> 2 <sup>33</sup> 2 <sup>32</sup>	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					

# 16 x 16-bit Multiplier-Accumulator



# 16 x 16-bit Multiplier-Accumulator

MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 400 mA

<b>OPERATING CONDITIONS</b> To meet specified electrical and switching characteristics							
Mode	Temperature Range (Ambient)	Supply Voltage					
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.25 \text{ V}$					
Active Operation, Military	–55°C to +125°C	$4.50 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.50 \text{ V}$					

ELECTRIC	ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4)								
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit			
<b>V</b> он	Output High Voltage	<b>V</b> CC = Min., <b>I</b> OH = -2.0 mA	3.5			v			
VOL	Output Low Voltage	<b>V</b> CC = Min., <b>I</b> OL = 8.0 mA			0.5	v			
Viн	Input High Voltage		2.0		Vcc	v			
Vi∟	Input Low Voltage	(Note 3)	0.0		0.8	v			
lix	Input Current	Ground ≤ VIN ≤ VCC (Note 12)			±20	μA			
ioz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA			
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		12	25	mA			
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA			

4


DEVICES INCORPORATED

# 16 x 16-bit Multiplier-Accumulator

#### SWITCHING CHARACTERISTICS

				LMA101	0/2010-		
	Parameter	65		55		4	5
Symbol		Min	Max	Min	Max	Min	Max
tмc	Clocked Multiply Time		65		55		45
<b>t</b> PW	Clock Pulse Width	15		15		15	
ts	Input Register Setup Time	15		15		12	
tн	Input Register Hold Time	2		2		2	
<b>t</b> SP	Preload Setup Time	15		15		12	
<b>t</b> HP	Preload Hold Time	2		2		2	
tD	Output Delay		30		25		25
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		30		30		30
tDIS	Three-State Output Disable Delay (Note 11)		30		25		25

		lotes 9, 10 (ns) LMA1010/2010–						
	Parameter	75		65		5	5	
Symbol		Min	Max	Min	Max	Min	Max	
<b>t</b> MC	Clocked Multiply Time		75		65		55	
<b>t</b> PW	Clock Pulse Width	20		15		15		
ts	Input Register Setup Time	20		15		15		
tн	Input Register Hold Time	2		2		2		
<b>t</b> SP	Preload Setup Time	20		15		15		
tHP	Preload Hold Time	2		2		2		
tD	Output Delay		35		30		30	
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		35		30		30	
tDIS	Three-State Output Disable Delay (Note 11)		35		25		25	





#### 16 x 16-bit Multiplier-Accumulator

#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

where

- N = total number of device outputs
- C = capacitive load per output
- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from

the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.







# 16 x 16-bit Multiplier-Accumulator

	LMA1010 — ORDERING INFORMATION	
	64-pin A6 1 64 A7	68-pin
	A5 [ 2 63 ] A8 A4 [ 3 62 ] A9 A3 [] 4 61 ] A10	1 2 3 4 5 6 7 8 9 10 11
	A2       5       60       A11         A1       6       56       A12         A0       7       58       A13         B0, R0       8       57       A14         B1, R1       9       56       A15         B2, R2       10       55       OEL         B3, R3       11       54       RND         B4, R4       12       53       SUB         B5, R6       14       51       OLK A         B7, R7       15       50       OLK A         B8, R6       17       48       VCC         B8, R8       17       48       OEX         B10, R10       19       46       PREL         B11, R11       20       44       OEX         B11, R11       21       44       OEX	A         ▼         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	H O O BR13 BR12 J O O BR15 BR14 K O O O O O O O O O O O O NC R16 R18 R20 R22 R24 R26 R28 R30 R32 R33 L O O O O O O O O O O O R17 R19 R21 R23 R25 R27 R29 R31 NC
	and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second sec	
Speed	Sidebraze Hermetic DIP (D6)	Commercial Pin Grid Array (E2) Ceramic Pin Grid Array (G2)
	0°C to +70°C — Commercial Screening	
65 ns 55 ns	LMA1010DC65 LMA1010DC55	LMA1010EC65 LMA1010GC65 LMA1010EC55 LMA1010GC55
45 ns	LMA1010DC45	LMA1010EC45 LMA1010GC45
	-55°C to +125°C - Commercial Screening	
75 ns	LMA1010DM75	LMA1010GM75
65 ns	LMA1010DM65	LMA1010GM65 LMA1010GM55
55 ns	LMA1010DM55	
	-55°C to +125°C - MIL-STD-883 Compliant	• ·
75 ns 65 ns 55 ns	LMA1010DMB75 LMA1010DMB65 LMA1010DMB55	LMA1010GMB75 LMA1010GMB65 LMA1010GMB55



DEVICES INCORPORATED

# 16 x 16-bit Multiplier-Accumulator

-	LMA2010 — ORDERI	NG INFORMATION		
	68-pin			
	A15 OEL 10 9 8 7 6 5 4 3 2 11 RND 12 SUB ACC 14 CLK A 15 CLK B 16 VCC 17 VCC 18 VCC 17 VCC 18 VCC 20 CLK B 16 CLK B 15 CLK B 16 CLK B	68         67         66         65         64         63         62         61         B2, R2           596         B3, R3         56         B4, R4         B5, R5         B6, R6           57         B5, R5         56         B6, R6         B5         GND           52         B8, R8         B9, R9         50         B10, R10         49         B11, R11           48         B12, R12         47         B13, R13         46         B14, R14           435         B15, R15         46         B14, R14         45         B16, R15           54         GND         52         B1, R11         445         B14, R14         45           56         B1, R11         445         B15, R15         47         B16         816		
Speed	Plastic J-Lead Chip Carrier (J2)	Ceramic Leadless Chip Carrier (K3)		
1000 M	0°C to +70°C - COMMERCIAL			
65 ns 65 ns 15 ns	LMA2010JC65 LMA2010JC55 LMA2010JC45	LMA2010KC65 LMA2010KC55 LMA2010KC45		
	-55°C to +125°C Comment			
75 ns		LMA2010KM75		2000
65 ns 55 ns		LMA2010KM65 LMA2010KM55		
	-55°C to +125°C - MIL-ST	D-883 COMPLIANT		
75 ns 65 ns 65 ns		LMA2010KMB75 LMA2010KMB65 LMA2010KMB55		

01/17/94-LDS.10/2010-H





#### FEATURES

- □ 12 x 12-bit Multiplier with Pipelined 26-bit Output Summer
- Summer has 26-bit Input Port Fully Independent from Multiplier Inputs
- Cascadable to Form Video Rate FIR Filter with 3-bit Headroom
- A, B, and C Input Registers Separately Enabled for Maximum Flexibility
- 25 MHz Data Rate for FIR Filtering Applications
- High Speed, Low Power CMOS Technology
- Available 100% Screened to MIL-STD-883, Class B
- □ Package Styles Available:
  - 84-pin Plastic LCC, J-Lead
  - 84-pin Ceramic PGA

#### DESCRIPTION

The LMS12 is a high-speed 12 x 12-bit combinatorial multiplier integrated with a 26-bit adder in a single 84-pin package. It is an ideal building block for the implementation of very highspeed FIR filters for video, RADAR, and other similar applications. The LMS12 implements the general form  $(A \cdot B) + C$ . As a result, it is also useful in implementing polynomial approximations to transcendental functions.

#### ARCHITECTURE

A block diagram of the LMS12 is shown below. Its major features are discussed individually in the following paragraphs.

#### MULTIPLIER

The A11-0 and B11-0 inputs to the LMS12 are captured at the rising edge of the clock in the 12-bit A and B input registers, respectively. These registers are independently enabled by the


ENA and ENB inputs. The registered input data are then applied to a  $12 \times 12$ -bit multiplier array, which produces a 24-bit result. Both the inputs and outputs of the multiplier are in two's complement format. The multiplication result forms the input to the 24-bit product register.

#### SUMMER

The C25-0 inputs to the LMS12 form a 26-bit two's complement number which is captured in the C register at the rising edge of the clock. The C register is enabled by assertion of the ENC input. The summer is a 26-bit adder which operates on the C register data and the sign extended contents of the product register to produce a 26-bit sum. This sum is applied to the 26-bit S register.


#### **OUTPUT MULTIPLEXER**

The FTS input controls a multiplexer which selects the data to be output on the S25-0 lines. When FTS is asserted. the summer result is applied directly to the S output port. When FTS is deasserted, the multiplexer selects the S register for output on the S port, effecting a one-cycle delay of the summer result. The S output port can be forced to a high-impedance state by driving the  $\overline{OE}$  control line high. FTS would be asserted for conventional FIR filter applications, however the insertion of zero-coefficient filter taps may be accomplished by negating FTS. Negating FTS also allows application of the same filter transfer function to two interleaved datastreams with successive input and output sample points occurring on alternate clock cycles.



Multiplier-Summers 01/11/94-LDS.S12-D







#### APPLICATIONS

The LMS12 is designed specifically for high-speed FIR filtering applications requiring a throughput rate of one output sample per clock period. By cascading LMS12 units, the transpose form of the FIR transfer function is implemented directly, with each of the LMS12 units supplying one of the filter weights, and the cascaded summers accumulating the results. The signal flow graph for a 5-tap FIR filter and the equivalent implementation using LMS12's is shown in Figure 1. The operation of the 5-tap FIR filter implementation of Figure 1 is depicted in Table 1. The filter weights h4 - h0are assumed to be latched in the B input registers of the LMS12 units. The x(n) data is applied in parallel to the A input registers of all devices. For descriptive purposes in the table, the A register contents and sum output data of each device is labelled according to the index of the weight applied by that device; i.e., S0 is produced by the rightmost device, which has h0 as its filter weight and A0 as its input register contents. Each column represents one clock cycle, with the data passing a particular point in the system illustrated across each row.



CLK Cycle	1	2	3	4	5	6	7	8	9
X(n)	Xn	Xn+1	Xn+2	Xn+3	Xn+4	Xn+5	Xn+6	Xn+7	Xn+8
A4 Register Sum 4		Xn	X <sub>n+1</sub> h4Xn	Xn+2 h4Xn+1	Xn+3 h4Xn+2	Xn+4 h4Xn+3	Xn+5 h4Xn+4	Xn+6 h4Xn+5	Xn+7 h4Xn+6
A3 Register Sum 3		Xn	Xn+1 h3Xn + h4Xn-1	Xn+2 h3Xn+1 + h4Xn	Xn+3 h3Xn+2 + h4Xn+1	Xn+4 h3Xn+3 + h4Xn+2	Xn+5 h3Xn+4 + h4Xn+3	Xn+6 h3Xn+5 + h4Xn+4	Xn+7 h3Xn+6 + h4Xn+5
A2 Register Sum 2		Xn	Xn+1 h2Xn + h3Xn-1 + h4Xn-2	Xn+2 h2Xn+1 + h3Xn + h4Xn-1	Xn+3 h2Xn+2 + h3Xn+1 + h4Xn	Xn+4 h2Xn+3 + h3Xn+2 + h4Xn+1	Xn+5 h2Xn+4 + h3Xn+3 + h4Xn+2	Xn+6 h2Xn+5 + h3Xn+4 + h4Xn+3	Xn+7 h2Xn+6 + h3Xn+5 + h4Xn+4
A1 Register Sum 1		Xn	Xn+1 h1Xn + h2Xn-1 + h3Xn-2 + h4Xn-3	Xn+2 h1Xn+1 + h2Xn + h3Xn-1 + h4Xn-2	Xn+3 h1Xn+2 + h2Xn+1 + h3Xn + h4Xn-1	Xn+4 h1Xn+3 + h2Xn+2 + h3Xn+1 + h4Xn	Xn+5 h1Xn+4 + h2Xn+3 + h3Xn+2 + h4Xn+1	Xn+6 h1Xn+5 + h2Xn+4 + h3Xn+3 + h4Xn+2	Xn+7 h1Xn+6 + h2Xn+5 + h3Xn+4 + h4Xn+3
Ao Register Sum 0		Xn	$X_{n+1}$ h0Xn + h1Xn-1 + h2Xn-2 + h3Xn-3 + h4Xn-4	Xn+2 h0Xn+1 + h1Xn + h2Xn-1 + h3Xn-2 + h4Xn-3	Xn+3 h0Xn+2 + h1Xn+1 + h2Xn + h3Xn-1 + h4Xn-2	Xn+4 h0Xn+3 + h1Xn+2 + h2Xn+1 + h3Xn + h4Xn-1	Xn+5 h0Xn+4 + h1Xn+3 + h2Xn+2 + h3Xn+1 + h4Xn	Xn+6 h0Xn+5 + h1Xn+4 + h2Xn+3 + h3Xn+2 + h4Xn+1	Xn+7 h0Xn+6 + h1Xn+5 + h2Xn+4 + h3Xn+3 + h4Xn+2





- Multiplier-Summers



#### LMS12

## 12-bit Cascadable Multiplier-Summer

MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	
Latchup current	> 400 mA


<b>OPERATING CONDITIONS</b> To meet specified electrical and switching characteristics						
Mode	Temperature Range (Ambient)	Supply Voltage				
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \text{V} \text{cc} \leq 5.25 \text{ V}$				
Active Operation, Military	–55°C to +125°C	$4.50 \text{ V} \leq \text{V}\text{cc} \leq 5.50 \text{ V}$				

ELECTRIC	ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4)					
Symbol	Parameter	Test Condition	Min	Тур	Мах	Unit
<b>V</b> он	Output High Voltage	<b>V</b> CC = Min., <b>I</b> OH = -2.0 mA	3.5			V
<b>V</b> OL	Output Low Voltage	Vcc = Min., IoL = 4.0 mA			0.5	v
<b>V</b> IH	Input High Voltage		2.0		Vcc	v
VIL	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground ≤ VIN ≤ VCC (Note 12)			±20	μA
loz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		15	25	mA
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA



#### SWITCHING CHARACTERISTICS


Сомме	COMMERCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10 (ns)							
		LMS12–						
		6	65		50		0	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	
<b>t</b> CP	Clock Period	40		35		30		
tPW	Clock Pulse Width	15		15		12		
<b>t</b> SAB	A, B, Data Setup Time	15		12		12		
tsc	C Data Setup Time	15		10		7		
<b>t</b> SEN	ENA, ENB, ENC Setup Time	15		12		12		
<b>t</b> HAB	A, B, Data Hold Time	5		5		5		
<b>t</b> HC	C Data Hold Time	5		5		5		
<b>t</b> HEN	ENA, ENB, ENC Hold Time	5		5		5		
tD	Clock to S–FT = 1		50		40		35	
	Clock to $S-FT = 0$		25	1 1 1 mm March 100	25		25	
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		25		25		25	
tDIS	Three-State Output Disable Delay (Note 11)		22		22		22	





#### SWITCHING CHARACTERISTICS

		LMS12–					
		e	5	50			
Symbol	Parameter	Min	Max	Min	Max		
<b>t</b> CP	Clock Period	40		35			
tPW	Clock Pulse Width	15		15			
<b>t</b> SAB	A, B, Data Setup Time	15		15			
tsc	C Data Setup Time	15		15			
<b>t</b> SEN	ENA, ENB, ENC Setup Time	15		15			
<b>t</b> HAB	A, B, Data Hold Time	5		5			
<b>t</b> HC	C Data Hold Time	5		5			
<b>t</b> HEN	ENA, ENB, ENC Hold Time	5		5			
tD	Clock to S–FT = 1		50		45		
-	Clock to S–FT = 0		25		25		
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		25		25		
tDIS	Three-State Output Disable Delay (Note 11)		22		22		







#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

$$\frac{NCV^2F}{4}$$

where

N = total number of device outputs

- C = capacitive load per output
- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of **V**CC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns. output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.


b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.

c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.


11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.











4

## 12-bit Cascadable Multiplier-Summer

	84-pin										
		1 2	34	5	6	7	8	9	10	11	
	A B C D E F G			A6 () A7 () A5	A8 A3 A3 A4	A2 A1 A0					
	H J K L	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	C) () S18 S15 C) () S16 S14								
			Cera	amic I	Pin G (G3)	rid A	rray				
ed					· /						
ed	0°C to +70°C — Commercial	SCREENING	· .						i tea a	·	
ns ns ns	0°C to +70°C — Commercial	SCREENING		LMS	612G0 612G0 612G0	250				-	
ns ns	0°С to +70°С — Сомменсіац -55°С to +125°С — Соммен		NG	LMS	612G0	250					
ns ns			NG	LMS	612G0	250 240 M65				· · · · ·	
ns ns ns ns		ICIAL SCREENI		LMS LMS LMS LMS	612G( 612G( 612G(	250 240 465 450					



----



Ordering Information

Video Imaging Products

Arithmetic Logic Units & Special Arithmetic Functions

**Multipliers & Multiplier-Accumulators** 

## **Register Products**

- Peripheral Products
- Quality and Reliability
- Technology and Design Features
  - Package Information
    - Product Listing
      - Sales Offices

7 8

5

- 9



# **Register Products**

REGISTER	PRODUCTS	5-1
Pipeline Reg	zisters	
L29C520	4 x 8-bit Multilevel Pipeline Register (1-4 Stages)	5-3
L29C521	4 x 8-bit Multilevel Pipeline Register (1-4 Stages)	5-3
LPR520	4 x 16-bit Multilevel Pipeline Register (1-4 Stages)	5-11
LPR521	4 x 16-bit Multilevel Pipeline Register (1-4 Stages)	5-11
LPR200	8 x 16-bit Multilevel Pipeline Register (1-8 Stages)	5-17
LPR201	7 x 16-bit Multilevel Pipeline Register (1-7 Stages)	5-17
L29C524	14 x 8-bit Dual 7-Deep Pipeline Register (1-14 Stages)	5-27
L29C525	16 x 8-bit Dual 8-Deep Pipeline Register (1-16 Stages)	5-27
L10C11	4/8-bit Variable Length Shift Register (3-18 Stages)	5-37
Register File	15	
LRF07	8 x 8-bit Register File (3-Port)	5-43
Shadow Reg	isters	
L29C818	8-bit Serial Scan Shadow Register	5-49





#### FEATURES

- Four 8-bit Registers
- Implements Double 2-Stage Pipeline or Single 4-Stage Pipeline Register
- Hold, Shift, and Load Instructions
- Separate Data In and Data Out Pins
- High-Speed, Low Power CMOS Technology
- □ Three-State Outputs
- DESC SMD No. 5962-91762
- Available 100% Screened to MIL-STD-883, Class B
- Replaces IDT29FCT520/IDT29FCT521 and AMD Am29520/Am29521
- □ Package Styles Available:
  - 24-pin Plastic DIP
  - 24-pin Ceramic DIP
  - 28-pin Plastic LCC, J-Lead
  - 28-pin Ceramic LCC
  - 24-pin Ceramic Flatpack

#### DESCRIPTION

The L29C520 and L29C521 are pinfor-pin compatible with the IDT29FCT520/IDT29FCT521 and AMD Am29520/Am29521, implemented in low power CMOS.


The L29C520 and L29C521 contain four registers which can be configured as two independent, 2-level pipelines or as one 4-level pipeline.

The Instruction pins, I1-0, control the loading of the registers. For either device, the registers may be configured as a four-stage delay line, with data loaded into R1 and shifted sequentially through R2, R3, and R4. Also, for the L29C520, data may be loaded from the inputs into either R1 or R3 with only R2 or R4 shifting. The L29C521 differs from the L29C520 in that R2 and R4 remain unchanged during this type of data load, as shown in Tables 1 and 2. Finally, I1-0 may be set to prevent any register from changing. The S1-0 select lines control a 4-to-1 multiplexer which routes the contents of any of the registers to the Y output pins. The independence of the I and S controls allows simultaneous write and read operations on different registers.

	TABLE 1. L29C520 Instruction Table						
<b>I</b> 1	lo	Descrip	otion				
L	L	D→R1	R1→R2	R2→R3	R3→R4		
L	н	HOLD	HOLD	D→R3	R3→R4		
н	L	D→R1	R1→R2	HOLD	HOLD		
н	н	ALL RE	GISTERS	ON HOLD	)		

	TABLE 2. L29C521 INSTRUCTION TABLE							
h	lo	Descrip	otion					
L	L	D→R1	R1→R2	R2→R3	R3→R4			
L	н	HOLD	HOLD	D→R3	HOLD			
н	L	D→R1	HOLD	HOLD	HOLD			
н	н	ALL RE	GISTERS	ON HOLD	)			

T,	TABLE 3. OUTPUT SELECT						
S1	So	Register Selected					
L	L	Register 4					
L	н	Register 3					
н	L	Register 2					
н	н	Register 1					



Pipeline Registers

#### 5





### 4 x 8-bit Multilevel Pipeline Register

MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	
Latchup current	

**OPERATING CONDITIONS** To meet specified electrical and switching characteristics

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \textbf{V}\text{CC} \leq 5.25 \text{ V}$
Active Operation, Military	–55°C to +125°C	$4.50 \text{ V} \leq \text{V}\text{cc} \leq 5.50 \text{ V}$


ELECTRIC	ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4)					
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
<b>V</b> он	Output High Voltage	Vcc = Min., Юн = -15.0 mA	2.4			v
<b>V</b> OL	Output Low Voltage	Vcc = Min., IoL = 24.0 mA			0.5	v
<b>V</b> iH	Input High Voltage		2.0		Vcc	v
<b>V</b> IL	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground $\leq$ VIN $\leq$ VCC (Note 12)			±20	μA
loz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)			30	mA
ICC2	Vcc Current, Quiescent	(Note 7)			1.5	mA



#### SWITCHING CHARACTERISTICS

Сомме	COMMERCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10 (ns)					
		L29C520/521				
		2	22		4	
Symbol	Parameter	Min	Max	Min	Max	
<b>t</b> PD	Clock to Output Delay		22		14	
<b>t</b> SEL	Select to Output Delay		20		13	
<b>t</b> PW	Clock Pulse Width	10		7		
tsi	Instruction Setup Time	10		5		
tHI	Instruction Hold Time	3		1		
tsd	Data Setup Time	10		5		
<b>t</b> HD	Data Hold Time	3		1		
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		21		15	
tDIS	Three-State Output Disable Delay (Note 11)		15		12	

		L29C520/521-					
		3	30		4	16	
Symbol	Parameter	Min	Max	Min	Max	Min	Max
<b>t</b> PD	Clock to Output Delay		30		24		16
<b>t</b> SEL	Select to Output Delay		30		22		15
<b>t</b> PW	Clock Pulse Width	15		10		8	
tsi	Instruction Setup Time	15		10		6	
tHI	Instruction Hold Time	5		3		2	
tSD	Data Setup Time	15		10		6	
<b>t</b> HD	Data Hold Time	5		3		2	
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		25		22		16
tDIS	Three-State Output Disable Delay (Note 11)		20		16		13



= Pipeline Registers



#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

where

- N = total number of device outputs
- C = capacitive load per output
- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.

c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.


12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.

FIGURE 1.	THRES	HOLD L	EVELS
tdis>	←	-	<b>∢</b> — tena
	0.2 V	0.2 V	
TRISTATE			ţ —



5

DEVICES INCORPORATED



# LÕĜIĈ

DEVICES INCORPORATED

	L29C520 — ORDERING INFORMATION	
	24-pin	
	$ \begin{array}{c} 1 \\ 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 2 \end{array} \\ \begin{array}{c} 24 \\ 23 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \end{array} \\ \begin{array}{c} 1 \\ 1 \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} $ \\ \end{array}  \\ \end{array}  \\ \end{array}  \\ \end{array}  \\ \end{array}  \\ \end{array}  \\ \end{array}  \\ \end{array}  \\ \end{array}  \\ \\ \end{array}  \\ \end{array}  \\ \\ \end{array}  \\ \end{array} \\ \end{array}	
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
Speed	Ceramic Flatpack (M1)	
terre de	0°C to +70°C — Commercial Screening	
22 ns 14 ns	L29C520MC22 L29C520MC14	
	-55°C to +125°C - Commercial Screening	
30 ns		
24 ns	L29C520MM30 L29C520MM24	
16 ns	L29C520MM16	
	-55°C to +125°C - MIL-STD-883 COMPLIANT	
30 ns 24 ns	L29C520MMB30 L29C520MMB24	
16 ns	L29C520MMB24 L29C520MMB16	



	24-pin — 0.3" wide		28-pin	
	lo [ 1 l1 [ 2 D0 [ 3 D1 [ 4 D2 [ 5 D3 [ 6 D4 [ 7 D5 [ 8 D6 [ 9 D7 [ 10 CLK [ 11 GND [ 12	24 VCC 23 So 22 S1 21 Y0 20 Y1 19 Y2 18 Y3 17 Y4 16 Y5 15 Y6 14 Y7 13 OE	$\begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} $	28 27 26 25 NC 24 Y0 23 Y1 222 Y2 72 74 74 19 Y5
	MANNAN	MAMMAN	ALL ALL ALL ALL ALL ALL ALL ALL ALL ALL	
ed	Plastic DIP (P2)	Ceramic DIP (C1)	Plastic J-Lead Chip Carrier (J4)	Ceramic Leadless Chip Carrier (K1)
	0°C to +70°C - Commerci	AL SCREENING		
าร	L29C521PC22 L29C521PC14	L29C521CC22 L29C521CC14	L29C521JC22 L29C521JC14	L29C521KC22 L29C521KC14
	–55°С to +125°С — Сомм	ERCIAL SCREENING		
าร าร าร		L29C521CM30 L29C521CM24 L29C521CM16		L29C521KM30 L29C521KM24 L29C521KM16
	-55°C to +125°C — MIL-S			
ns ns ns		L29C521CMB30 L29C521CMB24 L29C521CMB16		L29C521KMB30 L29C521KMB24 L29C521KMB16



<b>24-pin</b>	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
Ceramic Flatpack	
0°C to +70°C — Commercial Screening	
L29C521MC22 L29C521MC14	
-55°C to +125°C Commercial Screening	l
L29C521MM30 L29C521MM24 L29C521MM16	
-55°C to +125°C - MIL-STD-883 COMPLIANT	
L29C521MMB30 L29C521MMB24 L29C521MMB16	
	(M1) 0°C to +70°C — Сомменста Screening L29C521MC22 L29C521MC14 -55°C to +125°C — Сомменста Screening L29C521MM30 L29C521MM24 L29C521MM16 -55°C to +125°C — MIL-STD-883 Сомрыант L29C521MMB30 L29C521MMB30



#### FEATURES

- Four 16-bit Registers
- □ Implements Double 2-Stage Pipeline or Single 4-Stage Pipeline Register
- Hold, Shift, and Load Instructions
- Separate Data In and Data Out Pins
- High-Speed, Low Power CMOS Technology
- □ Three-State Outputs
- DESC SMD No. 5962-89716
- Available 100% Screened to MIL-STD-883, Class B
- Package Styles Available:
  - 40-pin Plastic DIP
  - 40-pin Ceramic DIP
  - 44-pin Plastic LCC, J-Lead
  - 44-pin Ceramic LCC

#### DESCRIPTION

The LPR520 and LPR521 are functionally compatible with the IDT29FCT520/ IDT29FCT521 and AMD Am29520/ Am29521 but have 16-bit inputs and outputs. They are implemented in low power CMOS.

The LPR520 and LPR521 contain four registers which can be configured as two independent, 2-level pipelines or as one 4-level pipeline.


The Instruction pins, I1-0, control the loading of the registers. For either device, the registers may be configured as a four-stage delay line, with data loaded into R1 and shifted sequentially through R2, R3, and R4. Also, for the LPR520, data may be loaded from the inputs into either R1 or R3 with only R2 or R4 shifting. The LPR521 differs from the LPR520 in that R2 and R4 remain unchanged during this type of data load, as shown in Tables 1 and 2. Finally, I1-0 may be set to prevent any register from changing. The S1-0 select lines control a 4-to-1 multiplexer which routes the contents of any of the registers to the Y output pins. The independence of the I and S controls allows simultaneous write and read operations on different registers.

한 사라님?	TABLE 1. LPR520 INSTRUCTION TABLE					
11	lo	Descri	otion			
L	L	D→R1	R1→R2	R2→R3	R3→R4	
L	н	HOLD	HOLD	D→R3	R3→R4	
н	L	D→R1	R1→R2	HOLD	HOLD	
н	н	ALL RE	GISTERS	ON HOLD	)	

5

<ol> <li>A560</li> </ol>	TABLE 2. LPR521 INSTRUCTION TABLE						
h	lo	Descri	otion				
L	L	D→R1	R1→R2	R2→R3	R3→R4		
L	н	HOLD	HOLD	D→R3	HOLD		
н	L	D→R1	HOLD	HOLD	HOLD		
н	н	ALL RE	GISTERS	ON HOLD	)		

TABLE 3. OUTPUT SELECT					
S1	So	Register Selected			
L	L	Register 4			
L	н	Register 3			
н	L	Register 2			
н	н	Register 1			





MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	-0.5 V to +7.0 V
Input signal with respect to ground	-3.0 V to +7.0 V
Signal applied to high impedance output	
Output current into low outputs	
Latchup current	

Mode	Temperature Range (Ambient)	Supply Voltage
ctive Operation, Commercial	0°C to +70°C	4.75 V ≤ <b>V</b> CC ≤ 5.25 V
Active Operation, Military	–55°C to +125°C	4.50 V ≤ <b>V</b> CC ≤ 5.50 V

ELECTRIC	ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4)						
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit	
<b>V</b> он	Output High Voltage	VCC = Min., IOH = -2.0 mA	2.4			V	
<b>V</b> OL	Output Low Voltage	Vcc = Min., IoL = 8.0 mA			0.5	v	
<b>V</b> iн	Input High Voltage		2.0		Vcc	v	
Vil	Input Low Voltage	(Note 3)	0.0		0.8	v	
lix	Input Current	Ground $\leq$ <b>V</b> IN $\leq$ <b>V</b> CC (Note 12)			±20	μA	
loz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA	
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		10	40	mA	
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA	




## 4 x 16-bit Multilevel Pipeline Register

#### SWITCHING CHARACTERISTICS

Comme	RCIAL OPERATING RANGE (0°C to +70°C) Note:	LPR520/521–						
		2	2	2	15			
Symbol	Parameter	Min	Мах	Min	Max	Min	Max	
<b>t</b> PD	Clock to Output Delay		25		22		15	
<b>t</b> SEL	Select to Output Delay		25		20		15	
<b>t</b> PW	Clock Pulse Width	10		10		8		
tsi	Instruction Setup Time	13		10		6		
tHI	Instruction Hold Time	3		3		1		
tSD	Data Setup Time	13		10		6		
<b>t</b> HD	Data Hold Time	3		3		1		
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		25		21		15	
tDIS	Three-State Output Disable Delay (Note 11)		25		15		12	

		LPR520/521–							
		30		2	24	18			
Symbol	Parameter	Min	Max	Min	Max	Min	Max		
<b>t</b> PD	Clock to Output Delay		30		24		18		
<b>t</b> SEL	Select to Output Delay		30		22		18		
tPW	Clock Pulse Width	15		10		9			
tsi	Instruction Setup Time	15		10		8			
tHI	Instruction Hold Time	5		3		2			
tsD	Data Setup Time	15		10		8			
<b>t</b> HD	Data Hold Time	5		3		2			
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		25		22		16		
tDIS	Three-State Output Disable Delay (Note 11)		20		16		13		



= Pipeline Registers



#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

where

- N = total number of device outputs
- C = capacitive load per output
- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.


b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.

c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.


11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.





5



1	LPR521 — ORDERIN	G INFORMATION		
	40-pin — 0.6" wide		44-pin	
	$ \begin{matrix} 10 & [1] \\ 11 & [2] \\ D0 & [3] \\ 01 & [4] \\ D2 & [5] \\ 03 & [6] \\ 04 & [7] \\ 05 & [8] \\ 06 & [9] \\ 07 & [1] \\ 08 & [1] \\ 09 & [1] \\ 11 \\ 09 & [1] \\ 12 \\ 010 & [13] \\ 011 & [14] \\ 012 & [15] \\ 013 & [16] \\ 014 & [17] \\ 015 & [18] \\ CLK & [19] \\ GND & [20] \end{matrix} $	40       VCC         39       So         36       S1         37       Yo         36       Y1         35       Y2         34       Y3         33       Y4         32       Y5         31       Y6         30       Y7         29       Y8         28       Y9         27       Y10         28       Y11         25       Y12         24       Y13         23       Y14         22       Y15         21       OE	$\begin{array}{c} 2 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 2 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} \\ \hline 1 & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & \overline{C} & $	44 43 42 41 40 38 39 44 43 42 41 40 38 42 39 44 39 44 30 44 43 42 41 40 30 42 43 40 40 40 40 40 40 40 40 40 40
	AND AND AND AND AND AND AND AND AND AND	WHAT WANTED		
Speed	Plastic DIP (P3)	Ceramic DIP (C11)	Plastic J-Lead Chip Carrier (J1)	Ceramic Leadless Chip Carrier (K2)
	0°C to +70°C - COMMERCIA		Counter Control Constant	a de la casa
25 ns	LPR521PC25	LPR521CC25	LPR521JC25	LPR521KC25
22 ns 15 ns	LPR521PC22 LPR521PC15	LPR521CC22 LPR521CC15	LPR521JC22 LPR521JC15	LPR521KC22 LPR521KC15
	-55°C to +125°C Comme			
30 ns		LPR521CM30		LPR521KM30
24 ns		LPR521CM30		LPR521KM24
18 ns		LPR521CM18		LPR521KM18
	-55°C to +125°C MIL-S	TD-883 COMPLIANT		
30 ns		LPR521CMB30		LPR521KMB30
24 ns		LPR521CMB24		LPR521KMB24
18 ns		LPR521CMB18		LPR521KMB18



# LPR200/201 16-bit Multilevel Pipeline Register

#### FEATURES

- Pipeline Registers Eight 16-bit High-Speed (LPR200) or Seven 16-bit High-Speed with a Direct Feed-Through Path (LPR201)
- Programmable Multilevel Register Configurations
- Access time of 10 ns
- □ Hold, Shift, and Load Instructions
- □ Replaces IDT73200 and IDT73201
- □ Available 100% Screened to MIL-STD-883, Class B
- Package Styles Available:
  - 48-pin Plastic DIP
  - 48-pin Sidebraze, Hermetic DIP
  - 52-pin Plastic LCC, J-Lead
  - 52-pin Ceramic LCC

#### DESCRIPTION


The **LPR200** and **LPR201** are programmable multilevel pipeline registers. Both devices are pin-for-pin compatible with the IDT73200 and IDT73201.

The LPR200 contains eight 16-bit high-speed pipeline registers which can be configured as eight independent, 1-level pipelines; four independent, 2-level pipelines; two independent, 4-level pipelines; or as one 8-level pipeline.

The LPR201 contains seven 16-bit high-speed pipeline registers which can be configured as seven independent, 1-level pipelines; three independent, 2-level plus one 1-level pipelines; one 4-level plus one 3-level pipeline; or as one 7-level pipeline.

The Instruction pins, I3-0, control the loading of the registers. The registers can be configured as a seven-stage delay line (eight-stage in the case of the LPR200) with data loaded into A and shifted sequentially through B, C, D, E, F, and G (and H in the case of the LPR200) as shown in Table 1. The Instruction pins may also be set to prevent any register from changing.

The Select lines, S2-0, control an 8-to-1 multiplexer which routes the contents of any of the registers to the Y output pins. The independence of the I and S controls allow simultaneous write and read operations on different registers.



#### SIGNAL DEFINITIONS

DEVICES INCORPORATED

#### Power

VCC and GND

+5 V power supply. All pins must be connected.

#### Clock

CLK — Master Clock

The rising edge of CLK strobes all registers.

#### Inputs

D15-0 — Data Input

16-bit data input port. Data is latched into the registers on the rising edge of CLK.

#### Outputs

Y15-0 — Data Output

16-bit data output port.

#### Controls

I3-0 — Instruction Control


The instruction control pins select which register operation will be carried out. Refer to Tables 2 and 3.

#### SEL2-0 — Output Select

The output select pins control which register contents will appear at the Y15-0 output pins. Refer to Tables 4 and 5.

#### $\overline{CEN}$ — Clock Enable

When CEN is LOW, the instruction designated by I<sub>3-0</sub> is performed on the registers. When CEN is HIGH, no register operations are performed.



#### \*Applies to LPR200 only

 $\overline{OE}$  — Output Enable

When  $\overline{OE}$  is LOW, the register data specified by SEL2-0 is available on the Y15-0 output pins. When  $\overline{OE}$  is HIGH, the output port is in a high-impedance state.



TABLE 2. LPR200 INSTRUCTION TABLE					
		Inp	uts		
Mnemonics	13	12	l1	lo	Description
LDA	0	0	0	0	D15-0→A
LDB	0	0	0	1	D15-0→B
LDC	0	0	1	0	D15-0→C
LDD	0	0	1	1	D15-0→D
LDE	0	1	0	0	D15-0→E
LDF	0	1	0	1	D15-0→F
LDG	0	1	1	0	D15-0→G
LDH	0	1	1	1	D15-0→H
LSHAH	1	0	0	0	$D_{15\text{-}0} {\rightarrow} A \ A {\rightarrow} B \ B {\rightarrow} C \ C {\rightarrow} D \ D {\rightarrow} E \ E {\rightarrow} F \ F {\rightarrow} G \ G {\rightarrow} H$
LSHAD	1	0	0	1	D15-0→A A→B B→C C→D
LSHEH	1	0	1	0	D15-0→E E→F F→G G→H
LSHAB	1	0	1	1	D15-0→A A→B
LSHCD	1	1	0	0	D15-0→C C→D
LSHEF	1	1	0	1	D15-0→E E→F
LSHGH	1	1	1	0	D15-0→G G→H
HOLD	1	1	1	1	ALL REGISTERS ON HOLD

TABLI	TABLE 4. LPR200 OUTPUT SELECT							
SEL <sub>2</sub>	SEL1	SEL0	Y15-0					
0	0	0	А					
0	0	1	В					
0	1	0	С					
0	1	1	D					
1	0	0	E					
1	0	1	F					
1	1	0	G					
1	1	1	н					

5

TABLE 3.	LPF	<b>R201</b>	INST	FRUC	TION TABLE
		inp	uts		
Mnemonics	13	12	1	lo	Description
LDA	0	0	0	0	D15-0→A
LDB	0	0	0	1	D15-0→B
LDC	0	0	1	0	D15-0→C
LDD	0	0	1	1	D15-0→D
LDE	0	1	0	0	D15-0→E
LDF	0	1	0	1	D15-0→F
LDG	0	1	1	0	D15-0→G
HOLD	0	1	1	1	ALL REGISTERS ON HOLD
LSHAG	1	0	0	0	$D_{15-0} \rightarrow A A \rightarrow B B \rightarrow C C \rightarrow D D \rightarrow E E \rightarrow F F \rightarrow G$
LSHAD	1	0	0	1	$D_{15-0} \rightarrow A A \rightarrow B B \rightarrow C C \rightarrow D$
LSHEG	1	0	1	0	D15-0→E E→F F→G
LSHAB	1	0	1	1	D15-0→A A→B
LSHCD	1	1	0	0	D15-0→C C→D
LSHEF	1	1	0	1	D15-0→E E→F
LDG	1	1	1	0	D15-0→G
HOLD	1	1	1	1	ALL REGISTERS ON HOLD

TABLE 5. LPR201 OUTPUT SELECT						
SEL <sub>2</sub>	SEL1	SEL0	Y15-0			
0	0	0	А			
0	0	1	В			
0	1	0	С			
0	1	1	D			
1	0	0	E			
1	0	1	F			
1	1	0	G			
1	1	1	D15-0			

= Pipeline Registers



MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +155°
Operating ambient temperature	–55°C to +125°
VCC supply voltage with respect to ground	–0.5 V to +7.0 '
Input signal with respect to ground	0.5 V to Vcc + 0.5 V
Signal applied to high impedance output	0.5 V to Vcc + 0.5 V
Output current into low outputs	50 m.
Latchup current	> 400 m


OPERATING CONDITIONS To meet specified electrical and switching characteristics					
Temperature Range (Ambient)	Supply Voltage				
0°C to +70°C	$4.75 \text{ V} \leq \text{V} \text{cc} \leq 5.25 \text{ V}$				
-55°C to +125°C	$4.50 \text{ V} \leq \text{V}\text{cc} \leq 5.50 \text{ V}$				
	<b>Temperature Range</b> (Ambient) 0°C to +70°C				

ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4)								
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit		
<b>V</b> он	Output High Voltage	Vcc = Min., IOH = -8.0 mA	2.4			v		
VOL	Output Low Voltage	<b>Vcc</b> = Min., <b>I</b> OL = 16 mA			0.4	v		
<b>V</b> iH	Input High Voltage		2.0		Vcc	v		
Vi∟	Input Low Voltage	(Note 3)	0.0		0.8	V		
lix	Input Current	Ground $\leq$ VIN $\leq$ VCC (Note 12)			±20	μA		
loz	Output Leakage Current	(Note 12)			±20	μA		
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		10	30	mA		
ICC2	Vcc Current, Quiescent	(Note 7)		2.0	10	mA		
CIN	Input Capacitance	<b>T</b> A = 25°C, f = 1 MHz			10	pF		
COUT	Output Capacitance	<b>T</b> <sub>A</sub> = 25°C, f = 1 MHz			12	pF		



#### SWITCHING CHARACTERISTICS

Symbol	Parameter	LPR200/201–							
		20		15		12		10	
		Min	Max	Min	Max	Min	Max	Min	Max
tCYC	Cycle Time	20		15		12		10	
<b>t</b> PW	Clock Pulse Width	5		5		5		5	
<b>t</b> PD	Clock to Output Delay		20		15		12		10
<b>t</b> SEL	Select to Output Delay		20		15		12		10
<b>t</b> PDDO	Data In to Data Out Flowthrough Delay (LPR201)		20		15		12		10
tsi	Instruction Setup Time	5		5		4		3	
tHI	Instruction Hold Time	2		2		2		1.5	
tSD	Data Setup Time	4		4		3		3	
<b>t</b> HD	Data Hold Time	2		2		1		0	
tsc	Clock Enable Setup Time	5		5		4		3	
<b>t</b> HC	Clock Enable Hold Time	2		2		2		1.5	
tDIS	Three-State Output Disable Delay (Note 11)		10		9		8		6
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		15		10		9		7




Pipeline Registers

## **16-bit Multilevel Pipeline Register**

#### SWITCHING CHARACTERISTICS

	Parameter	LPR200/201–						
Symbol		20		15		12		
		Min	Max	Min	Max	Min	Max	
tCYC	Cycle Time	20		15		12		
tPW	Clock Pulse Width	6		5		5		
<b>t</b> PD	Clock to Output Delay		20		15		12	
<b>t</b> SEL	Select to Output Delay		20		15		12	
<b>t</b> PDDO	Data In to Data Out Flowthrough Delay (LPR201)		20		15		12	
tsi	Instruction Setup Time	6		5		4		
tHI	Instruction Hold Time	3		2		2		
tSD	Data Setup Time	5		4		3		
<b>t</b> HD	Data Hold Time	3		2		1		
tsc	Clock Enable Setup Time	6		5		4		
<b>t</b> HC	Clock Enable Hold Time	6		5		4		
tDIS	Three-State Output Disable Delay (Note 11)		13		9		8	
tENA	Three-State Output Enable Delay (Note 11)		13		10		9	





.

#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

# $\frac{NCV^2F}{4}$

where

- N = total number of device outputs
- C = capacitive load per output
- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 10 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.


10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from


the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.









Ī


# 16-bit Multilevel Pipeline Register

	48-pin		52-pin	
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	48    2 47    3 46   Y0 45   Y1 44   Y2 43   Y3 42   GND 41   Y4 40   Y5 39   Y6 38   Y7 37   Vcc 36   GND 35   Y8 34   Y9 33   Y10 32   Y11 31   GND 32   Y11 31   GND 32   Y12 29   Y13 28   Y14 27   Y15 26   OE 25   CLK	$\begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} $	52 51 50 49 48 47 46 NC 45 GND 44 Y4 43 Y5 42 Y6 9 41 Y7 W 40 VCC W 39 GND 38 Y8 377 Y9 366 Y10 35 Y11 28 29 30 31 32 33 GND
	TANIM MANAMININ		and a state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the	
	Plastic DIP	Sidebraze Hermetic DIP	Plastic Leaded Chip Carrier	Ceramic Leadless
eed	(P5)	(D5)	Plastic Leaded Chip Carrier (J5)	Ceramic Leadless Chip Carrier (K10)
	(P5) 0°C to +70°C — Commercia	(D5) AL SCREENING	(J5)	Chip Carrier (K10)
ns	(Р5) 0°C to +70°C — Соммекси LPR200РС20	(D5) AL SCREENING LPR200DC20	( <b>J5</b> ) LPR200JC20	Chip Carrier (K10)
) ns 5 ns 2 ns	(P5) 0°C to +70°C — Commercia	(D5) AL SCREENING	(J5)	Chip Carrier (K10)
) ns 5 ns 2 ns	(P5) 0°C to +70°C — Сомменсия LPR200PC20 LPR200PC15 LPR200PC12	(D5) AL SCREENING LPR200DC20 LPR200DC15 LPR200DC12 LPR200DC10	(J5) LPR200JC20 LPR200JC15 LPR200JC12	Chip Carrier (K10) LPR200KC20 LPR200KC15 LPR200KC12
) ns 5 ns 2 ns ) ns	(P5) 0°C to +70°C — Сомменсия LPR200PC20 LPR200PC15 LPR200PC12 LPR200PC10	(D5) AL SCREENING LPR200DC20 LPR200DC15 LPR200DC12 LPR200DC10	(J5) LPR200JC20 LPR200JC15 LPR200JC12	Chip Carrier (K10) LPR200KC20 LPR200KC15 LPR200KC12
) ns 5 ns 2 ns ) ns ) ns 5 ns	(P5) 0°C to +70°C — Сомменсия LPR200PC20 LPR200PC15 LPR200PC12 LPR200PC10	(D5) AL SCREENING LPR200DC20 LPR200DC15 LPR200DC12 LPR200DC10	(J5) LPR200JC20 LPR200JC15 LPR200JC12	Chip Carrier (K10)
) ns 5 ns 2 ns ) ns	(P5) 0°C to +70°C — Сомменсия LPR200PC20 LPR200PC15 LPR200PC12 LPR200PC10	(D5) AL SCREENING LPR200DC20 LPR200DC15 LPR200DC12 LPR200DC10 ERCIAL SCREENING LPR200DM20 LPR200DM15 LPR200DM12	(J5) LPR200JC20 LPR200JC15 LPR200JC12	Chip Carrier (K10)
) ns 5 ns 2 ns ) ns ) ns 5 ns	(P5) 0°С to +70°С — Сомменсия LPR200PC20 LPR200PC15 LPR200PC12 LPR200PC10 -55°С to +125°С — Сомме	(D5) AL SCREENING LPR200DC20 LPR200DC15 LPR200DC12 LPR200DC10 ERCIAL SCREENING LPR200DM20 LPR200DM15 LPR200DM12	(J5) LPR200JC20 LPR200JC15 LPR200JC12	Chip Carrier (K10)



5

**16-bit Multilevel Pipeline Register** 







#### FEATURES

- Pipeline Registers Dual 7-Deep (L29C524) or Dual 8-Deep (L29C525)
- □ Configurable to Single 14-Deep and Single 16-Deep
- Low Power CMOS Technology
- Replaces AMD Am29524 and Am29525
- Load, Shift, and Hold Instructions
- Separate Data In and Data Out Pins
- □ Three-State Outputs
- DESC SMD No. 5962-91696
- Available 100% Screened to MIL-STD-883, Class B
- □ Package Styles Available:
  - 28-pin Plastic DIP
  - 28-pin Ceramic DIP
  - 28-pin Sidebraze, Hermetic DIP
  - 28-pin Ceramic Flatpack
  - 28-pin Plastic LCC, J-Lead

#### DESCRIPTION


The **L29C524** and **L29C525** are highspeed, low power CMOS pipeline registers. They are pin-for-pin compatible with the AMD Am29524 and Am29525. The products can be configured as two independent 7-level (or 8-level) pipelines or as single 14level (or 16-level) pipeline. The configuration implemented is determined by the instruction code (I1-0) as shown in Table 2.

The I1-0 instruction code controls the internal routing of data and loading of each register. For instruction I1-0 = 00 (Push A and B), data applied at the D7-0 inputs is latched into register A0 on the rising edge of CLK. The contents of A0 simultaneously move to register A1, A1 moves to A2, and so on. The contents of the last register on the A side (A6 for the L29C524, A7 for the L29C525) are wrapped back to register B0. The registers on the B side are similarly shifted, with the contents of the last register on the B side (B6 for the L29C524, B7 for the L29C525) lost.

Instruction I1-0 = 01 (Push B) acts similarly to the Push A and B instruction, except that only the B side registers are shifted. The input data is applied to register B0, and the contents of the last register on the B side (B6 for the L29C524, B7 for the L29C525) are lost. The contents of the A side registers are unaffected. Instruction I1-0 = 10 (Push A) is identical to the Push B instruction, except that the A side registers are shifted and the B side registers are unaffected.

Instruction  $I_{1-0} = 11$  (Hold) causes no internal data movement. It is equivalent to preventing the application of a clock edge to any internal register.

The contents of any of the registers is selectable at the output through the use of the S3-0 control inputs. On the L29C524, the input pins D7-0 may also be selected to drive the output, and all output pins may be forced to zero. The independence of the I and S control lines allows simultaneous reading and writing. Encoding for the S3-0 controls is given in Table 3.



Ĉ

# **Dual Pipeline Register**

ABLE 1. REGISTER LOA Single 14/16 Level	D OPERATIONS	Dual 7/8 Level	
Push A and B	Push B	Push A Hold All Re	
A0     B0       A1     B1       A2     B3       A4     B5       A6     B7*	HOLD A0 B0 A1 B1 B2 A3 B3 A4 B4 A5 B5 A6 B6 A7* B7*	HOLD         A0       B0         A1       B1         A2       B2         A3       B3         A4       B4         A5       B5         A6       B6         A7*       B7*	HOLD     HOLD       A0     B0       A1     B1       A2     B2       A3     B3       A4     B4       A5     B5       A6     B6       A7*     B7*

\*Applies to L29C525 only

TABLE 2. INSTRUCTION SET						
	Inputs					
Mnemonics	<b>I</b> 1	lo	Description			
Shift	0	0	Push A and B			
LDB	0	1	Push B			
LDA	1	0	Push A			
HLD	1	1	Hold All Registers			

TABLE	3. O	UTPUT S	ELECT	
S3	S2	<b>S</b> 1	S0	Y7-0
0	0	0	0	A0
0	0	0	1	A1
0	0	1	0	A2
0	0	1	1	A3
0	1	0	0	A4
0	1	0	1	A5
0	1	1	0	A6
0	1	1	1	0 (L29C524) A7 (L29C525)
1	0	0	0	B0
1	0	0	1	B1
1	0	1	0	B2
1	0	1	1	B3
1	1	0	0	B4
1	1	0	1	B5
1	1	1	0	B6
1	1	1	1	D7-0 (L29C524) B7 (L29C525)



# **Dual Pipeline Register**

# MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 400 mA

<b>OPERATING CONDITIONS</b> To meet spec	ified electrical and switching characte	ristics					
Mode         Temperature Range (Ambient)         Supply Voltage           Active Operation, Commercial $0^{\circ}$ C to +70°C $4.75$ V $\leq$ Vcc $\leq$ 5.25 V           Active Operation, Military $-55^{\circ}$ C to +125°C $4.50$ V $\leq$ Vcc $\leq$ 5.50 V							
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \text{V}\text{cc} \leq 5.25 \text{ V}$					
Active Operation, Military	–55°C to +125°C	$4.50 \text{ V} \leq \text{V}\text{cc} \leq 5.50 \text{ V}$					


ELECTRIC	CAL CHARACTERISTICS Ove	er Operating Conditions (Note 4)			haddineardd ganalaa	enerinae de la Sacionae de la
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
<b>V</b> он	Output High Voltage	Vcc = Min., Iон = -12 mA	2.4			V
VOL	Output Low Voltage	Vcc = Min., IoL = 24 mA			0.5	v
<b>V</b> ін	Input High Voltage		2.0		Vcc	v
VIL	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground $\leq$ <b>V</b> IN $\leq$ <b>V</b> CC (Note 12)			±20	μA
loz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		10	35	mA
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA

# **Dual Pipeline Register**

#### SWITCHING CHARACTERISTICS

			L29C524/525-				
Symbol		2	20				
	Parameter	Min	Max	Min	Max		
<b>t</b> PD	Clock to Output Delay		20		15		
<b>t</b> SEL	Select to Output Delay		20		15		
<b>t</b> PDDO	Data to Output Delay (L29C524)		20		15		
tPW	Clock Pulse Width	12		10			
tSD	Data Setup Time	7		5			
tHD	Data Hold Time	0		0			
tsi	Instruction Setup Time	7		5			
tHI	Instruction Hold Time	2		2			
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		15		15		
tDIS	Three-State Output Disable Delay (Note 11)		13		13		

MILITAR	Y OPERATING RANGE (-55°C to +125°C) Notes 9, 10	(ns)				
			L29C524/525-			
Symbol		2	25			
	Parameter	Min	Max 25 25 25 25	Min	Max	
<b>t</b> PD	Clock to Output Delay		25		20	
<b>t</b> SEL	Select to Output Delay		25		20	
tpddo	Data to Output Delay (L29C524)		25		20	
<b>t</b> PW	Clock Pulse Width	12		12		
tSD	Data Setup Time	7		7		
<b>t</b> HD	Data Hold Time	2		2		
tsi	Instruction Setup Time	7		7		
t⊦ı	Instruction Hold Time	2		2		
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		15		15	
tDIS	Three-State Output Disable Delay (Note 11)		13		13	





#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

where

N = total number of device outputs

C = capacitive load per output

- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns. output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

**Dual Pipeline Register** 

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.





# Dual Pipeline Register

	L29C524 — ORDERIN	G INFORMATION			
	28-pin — 0.3'' wide		28-pin — 0.4" wide		
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		S1 [1 28] S2 S0 2 27] S3 D0 3 26] Y0 D1 4 25] Y1 D2 5 24] Y2 D3 6 23] Y3 VCC 7 22 VCC GND 8 21 GND D4 9 20 OE D5 10 19 Y4 D6 11 18 Y5 D7 12 17 Y6 I0 13 16 Y7 CLK 14 15 I1		
Speed	Plastic DIP (P10)	Ceramic DIP (C5)	Plastic DIP (P11)	Ceramic DIP (C10)	
	0°C to +70°C - Commercia	• •			
20 ns 15 ns	L29C524PC20 L29C524PC15	L29C524CC20 L29C524CC15	L29C524NC20 L29C524NC15	L29C524IC20 L29C524IC15	
	-55°C to +125°C - Comme	RCIAL SCREENING			
25 ns 20 ns		L29C524CM25 L29C524CM20		L29C524IM25 L29C524IM20	
	-55°C to +125°C - MIL-S	TD-883 COMPLIANT		and the state of a state of the	
25 ns 20 ns		L29C524CMB25 L29C524CMB20		L29C524IMB25 L29C524IMB20	




# L29C524/525

5

DEVICES INCORPORATED

#### **Dual Pipeline Register**






LOGIC DEVICES INCORPORATED

# **Dual Pipeline Register**

L29C525 — ORDERIN	IG INFORMATION			
28-pin — 0.3" wide		28-pin — 0.4" wide		
S1 [ 1 28 ] S2 S0 [ 2 27 ] S3 D0 [ 3 26 ] Y0 D1 [ 4 25 ] Y1 D2 [ 5 24 ] Y2 D3 [ 6 23 ] Y3 VCC [ 7 22 ] VCC GND [ 8 21 ] GND D4 [ 9 20 ] OE D5 [ 10 19 ] Y4 D6 [ 11 18 ] Y5 D7 [ 12 17 ] Y6 10 [ 13 16 ] Y7 CLK [ 14 15 ] 1		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
Plastic DIP (P10)	Sidebraze Hermetic DIP	Plastic DIP (P11)	Ceramic DIP (C10)	
L29C525PC20 L29C525PC15	L29C525DC20 L29C525DC15	L29C525NC20 L29C525NC15	L29C525IC20 L29C525IC15	
-55°C to +125°C Course				
	L29C525DM25 L29C525DM20		L29C525IM25 L29C525IM20	
-55°C to +125°C - MIL-S	TD-883 COMPLIANT			
	L29C525DMB25 L29C525DMB20		L29C525IMB25 L29C525IMB20	
	28-pin — 0.3" wide S1 [1 S0 [2 D0 [3] D1 [4 D2 [5 D3 [6 Vcc [7 GND [8 D4 [9] D5 [10] D6 [11] D7 [12 10 [13] CLK [14] Plastic DIP (P10) 0°C to +70°C — COMMERCIA L29C525PC15 -55°C to +125°C — COMME	S1       1       28       S2         S0       2       27       S3         D0       13       26       Y0         D1       4       25       Y1         D2       5       24       Y2         D3       6       23       Y3         VCC       7       22       VCC         GND       B       21       GND         D4       9       20       OE         D5       10       19       Y4         D6       11       18       Y5         D7       12       17       Y6         10       13       16       Y7         CLK       14       15       11         Sidebraze Hermetic DIP (P10)         D°C to +70°C — Commercial Screening       L29C525DC20         L29C525PC15       L29C525DC15         L29C525DC15       L29C525DC15         L29C525DM25         L29C525DM20         -55°C to +125°C — Commercial Screening         -55°C to +125°C — MIL-STD-883 CompLiant         -55°C to +125°C — MIL-STD-883 CompLiant	28-pin - 0.3" wide         28-pin - 0.4" wide           Si         1         28           Si         2         27           Si         2         27           Si         2         27           Si         2         27           Si         1         4         25           Di         14         25         Yi           Di         14         25         Yi           Di         14         25         Yi           Di         16         23         Yi           Di         19         20         00           Di         19         20         00           Di         19         20         00           Di         13         16         Yi           CLK         14         15         11           OC         13         16         Yi           CLK         14         15         11           OC         13         16         Yi           CLK         14         15         11           OC         Chi         170'C         Commercial           Di         13         16 </td	



#### **Dual Pipeline Register**



01/19/94-LDS.524/5-E





# L10C11 4/8-bit Variable Length Shift Register

#### FEATURES

- □ Variable Length 4 or 8-bit Wide Shift Register
- Selectable Delay Length from 3 to 18 Stages
- Low Power CMOS Technology
- □ Replaces TRW/Raytheon TMC2011
- Load, Shift, and Hold Instructions
- □ Separate Data In and Data Out Pins
- □ Available 100% Screened to MIL-STD-883, Class B
- □ Package Styles Available:
  - 24-pin Plastic DIP
  - 24-pin Ceramic DIP
  - 28-pin Plastic LCC, J-Lead


#### DESCRIPTION

The **L10C11** is a high-speed, low power CMOS variable length shift register. The L10C11 consists of two 4-bit wide, adjustable length shift registers. These registers share control signals and a common clock. Both shift registers can be programmed together to any length from 3 to 18 stages inclusive, or one register can be fixed at 18 stages of delay while the other is variable. The configuration implemented is determined by the Length Code (L3-0) and the MODE control line as shown in Table 1.

Each input is applied to a chain of registers which are clocked on the rising edge of the common CLK input. These registers are numbered R1 through R17 and R1' through R17', corresponding to the D3-0 and D7-4 data fields respectively. A multiplexer serves to route the contents of any of registers R2 through R17 to the output register, denoted R18. A similar multiplexer operates on the contents of R2' through R17' to load R18'. Note that the minimum-length path from data inputs to outputs is R1 to R2 to R18, consisting of three stages of delay.

The MODE input determines whether one or both of the internal shift registers have variable length. When MODE = 0, both D3-0 and D7-4 are delayed by an amount which is controlled by L3-0. When MODE = 1, the D7-4 field is delayed by 18 stages independent of L3-0.

The Length Code (L3-0) controls the number of stages of delay applied to the D inputs as shown in Table 1. When the Length Code is 0, the inputs are delayed by 3 clock periods. When the Length Code is 1, the delay is 4 clock periods, and so forth. The Length Code and MODE inputs are latched on the rising edge of CLK. Both the Length Code and MODE values may be changed at any time without affecting the contents of registers R1 through R17 or R1' through R17'.



01/24/94-LDS.11-G

5

4/8-bit Variable Length Shift Register

TA	BLE	1.	Co	NTRO		CODIN	IG	
Le	ngth	Coc	le	Mod	e = 0	Mod	e = 1	
				De	lay	De	lay	
L3	L2	L1	Lo	Y3-0	¥7-4	¥3-0	<b>Y</b> 7-4	
0	0	0	0	3	3	3	18	
0	0	0	1	4	4	4	18	
0	0	1	0	5	5	5	18	
0	0	1	1	6	6	6	18	
0	1	0	0	7	7	7	18	
0	1	0	1	8	8	8	18	
0	1	1	0	9	9	9	18	
0	1	1	1	10	10	10	18	
1	0	0	0	11	11	11	18	
1	0	0	1	12	12	12	18	
1	0	1	0	13	13	13	18	
1	0	1	1	14	14	14	18	
1	1	0	0	15	15	15	18	
1	1	0	1	16	16	16	18	
1	1	1	0	17	17	17	18	
1	1	1	1	18	18	18	18	

<b>Iaximum Ratings</b> Above which useful life may be impaired (Notes 1, 2, 3, 8)
Storage temperature65°C to +150°C
Operating ambient temperature
Vcc supply voltage with respect to ground0.5 V to +7.0 V
nput signal with respect to ground3.0 V to +7.0 V
Signal applied to high impedance output
Output current into low outputs 25 mA
Latchup current

<b>OPERATING CONDITIONS</b>		
To meet specified elect	rical and switching charac	teristics
Mode	Temperature Range	Supply Voltage
Active Operation, Com.	0°C to +70°C	$4.75 \text{ V} \leq \text{V} \text{CC} \leq 5.25 \text{ V}$
Active Operation, Mil.	–55°C to +125°C	4.50 V ≤ <b>V</b> CC ≤ 5.50 V


ELECTRIC	ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4)					
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
<b>V</b> он	Output High Voltage	Vcc = Min., Iон = -12 mA	2.4	-		v
VOL	Output Low Voltage	<b>V</b> CC = Min., <b>I</b> OL = 24 mA			0.5	v
<b>V</b> ін	Input High Voltage		2.0		Vcc	v
VIL	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground $\leq$ VIN $\leq$ VCC (Note 12)			±20	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		10	20	mA
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA

# 4/8-bit Variable Length Shift Register

#### SWITCHING CHARACTERISTICS

Сомме	Commercial Operating Range (0°C to +70°C) Notes 9, 10 (ns)							
			L10C11-					
		2	25		20		5	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	
<b>t</b> PD	Output Delay		25		20		15	
tPW	Clock Pulse Width	15		12		10		
tsD	Data Setup Time	20		10		8		
tHD	Data Hold Time	2		0		0		
tsl	L3-0, MODE Setup Time	20		10		8		
tHL	L3-0, MODE Hold Time	2		0		0		

MILITARY OPERATING RANGE (-55°C to +125°C) Notes 9, 10 (ns)								
			L10C11-					
		3	30		25		0	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	
<b>t</b> PD	Output Delay		30		25		20	
<b>t</b> PW	Clock Pulse Width	15		12		12		
tSD	Data Setup Time	25		10		10		
tHD	Data Hold Time	2		2		0		
<b>t</b> SL	L3-0, MODE Setup Time	25		10		10		
tHL	L3-0, MODE Hold Time	2		2		0		





### 4/8-bit Variable Length Shift Register

#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

where

- N = total number of device outputs
- C = capacitive load per output
- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from

the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.





# 4/8-bit Variable Length Shift Register

	24-pin — 0.3" wide		24-pin — 0.6" wide	
	D0 [ 1 D1 [ 2 D2 [ 3 D3 [ 4 L0 [ 5 L1 [ 6 Vcc [ 7 CLK [ 8 D4 [ 9 D5 [ 10 D6 [ 11 D7 [ 12	24 Y0 23 Y1 22 Y2 21 Y2 21 X3 20 L2 19 L3 18 GND 17 MODE 16 Y4 15 Y5 14 Y6 13 Y7	D0 [ 1 D1 [ 2 D2 [ 3 D3 ] 4 L0 [ 5 L1 [ 6 Vcc [ 7 CLK [ 8 D4 [ 9 D5 [ 10 D6 [ 11 D7 [ 12	24 ] Y0 23 ] Y1 22 ] Y2 21 ] Y3 20 ] L2 19 ] L3 18 ] GND 17 ] MODE 16 ] Y4 15 ] Y5 14 ] Y6 13 ] Y7
	MAMMAN	MAMMAN	THUMM	MANAMA
peed	Plastic DIP (P2)	Ceramic DIP (C1)	Plastic DIP (P1)	Ceramic DIP (C4)
	0°C to +70°C - Commercia			
5 ns 0 ns 5 ns	L10C11PC25 L10C11PC20 L10C11PC15	L10C11CC25 L10C11CC20 L10C11CC15	L10C11NC25 L10C11NC20 L10C11NC15	L10C11IC25 L10C11IC20 L10C11IC15
	-55°C to +125°C — Comme	RCIAL SCREENING		
0 ns		L10C11CM30		L10C11IM30
E mail		L10C11CM25 L10C11CM20		L10C11IM25 L10C11IM20
5 ns 0 ns				
	-55°C to +125°C — MIL-S	TD-883 COMPLIANT		
		TD-883 Compliant L10C11CMB30 L10C11CMB25		L10C11IMB30 L10C11IMB25

# <u>LOGIC</u>

# 4/8-bit Variable Length Shift Register

	ORDERING INFORMATION	
	28-pin	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
	Plastic J-Lead Chip Carrier	
peed	(J4)	
E	0°C to +70°C — Commercial Screening	n e na classification d'anna an anna an anna an an anna an anna. I
5 ns 0 ns 5 ns	L10C11JC25 L10C11JC20 L10C11JC15	
	-55°C to +125°C COMMERCIAL SCREENING	
	-55°C to +125°C MIL-STD-883 Compliant	



# **LRF07** 8 x 8-bit Register File (3-Port)

#### FEATURES

- 8-word x 8-bit Three-Port Memory
- □ Independently Addressable Ports: 1 Input, 1 Output, 1 Bidirectional
- Low Power CMOS Technology
- □ Internally Latched Control Bits
- □ High-Speed Scratchpad Memory with Overlapped Data Fetch/Store
- Generation Fully TTL Compatible
- Available 100% Screened to MIL-STD-883, Class B
- □ Package Styles Available:
  - 40-pin Plastic DIP
  - 40-pin Ceramic DIP
  - 44-pin Ceramic LCC

### The **LRF07** is an 8-word x 8-bit


DESCRIPTION

expandable register file with three independently addressable ports, designated A, B, and C. Each port has eight data lines, three address lines, and a port enable control. All address and control lines are registered to facilitate instruction pipelining in microprogrammed systems. All ports may be used simultaneously in any clock cycle.

The C port is a read only port. C port address lines (CA2-0) are latched on the rising edge of CLK. The data

indicated by the port address will be presented on the output lines one tACC following the rising clock edge on which the address is latched. If the same register is simultaneously addressed for writing from a different port, the data presented to the outputs is the contents of the register prior to the write operation.

The B port is a write port. B port address lines (BA2-0) are latched on the rising edge of CLK. The contents of the B address register are decoded to control data routing multiplexers.



# 8 x 8-bit Register File (3-Port)

These supply data from the input pins to the desired register. The input data is latched into the addressed register on the rising clock edge following the one which latched the address.

DEVICES INCORPORATED

The A port is a bidirectional port. The A READ/WRITE (AR/W) control is latched along with the address lines (AA2-0) and determines whether the A port acts as an input or an output during any clock period. When AR/W is HIGH at the rising clock edge, the A port presents the addressed data on the A7-0 data lines.

Read operations on the A port are performed identically to C port reads. When AR/W is LOW at the rising clock edge, an A port write operation is executed in the same manner as a B port write. The input data is latched on the rising clock edge following the one which latched the address.

All ports have associated port enable inputs. These inputs are internally registered and are applied simultaneously with the corresponding port address. In the case of the C port, the COE input is a three-state output control. A HIGH latched in this input places C7-0 in a high impedance state beginning one tDIS following the rising clock edge that latched  $\overline{COE}$ . The B port enable  $\overline{BWE}$  serves as a registered write enable input. A HIGH latched in this input disables write operations from the port on the following rising clock edge. The A port enable  $\overline{APE}$ , serves the dual function of write enable or three-state enable depending on the direction of the A port.

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
VCC supply voltage with respect to ground	–0.5 V to +7.0 V
nput signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	
Latchup current	

<b>OPERATING CONDITIONS</b> To meet spec	ified electrical and switching character	istics	
Mode	Temperature Range (Ambient)	Supply Voltage	
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \textbf{V} \text{cc} \leq 5.25 \text{ V}$	
Active Operation, Military	–55°C to +125°C	$4.50~V \leq VCC \leq 5.50~V$	

Symbol	Parameter	Test Condition	Min	Turn	Max	Unit
Symbol	Farameter		IVIIII	Тур	iviax	Unit
<b>V</b> он	Output High Voltage	<b>V</b> CC = Min., IOH = -2.0 mA	2.4			v
<b>V</b> OL	Output Low Voltage	<b>V</b> CC = Min., <b>I</b> OL = 8.0 mA			0.5	v
<b>V</b> ін	Input High Voltage		2.0		<b>V</b> cc	v
<b>V</b> i∟	Input Low Voltage	(Note 3)	0.0		0.8	v
lix	Input Current	Ground $\leq$ <b>V</b> IN $\leq$ <b>V</b> CC (Note 12)			±20	μA
loz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		10	30	mA
ICC2	Vcc Current, Quiescent	(Note 7)			2.0	mA




# 8 x 8-bit Register File (3-Port)

#### SWITCHING CHARACTERISTICS

COMMERCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10 (ns)						
	LRF0					
		3	85	20		
Symbol	Parameter	Min	Max	Min	Max	
tACC	Output Delay		35		20	
tPW	Clock Pulse Width	25		12		
ts	Input Setup Time	15		7		
t⊢	Input Hold Time	5		0		
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		35		20	
tDIS	Three-State Output Disable Delay (Note 11)		25		15	


			LRF	07–		
Symbol F	Parameter	4	40		25	
		Min	Max	Min	Max	
tACC	Output Delay		40		25	
<b>t</b> PW	Clock Pulse Width	25		15		
ts	Input Setup Time	15		10		
tH	Input Hold Time	5		0		
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		35		25	
tDIS	Three-State Output Disable Delay (Note 11)		30		20	





# LOGIC

DEVICES INCORPORATED

8 x 8-bit Register File (3-Port)







5

## 8 x 8-bit Register File (3-Port)

# LOGIC

#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

where

N = total number of device outputs

C = capacitive load per output

- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from


the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.



### 8 x 8-bit Register File (3-Port)





#### FEATURES

- Octal Register with Additional 8-bit Shiftable Shadow Register
- □ Serial Load/Verify of Writable Control Store RAM
- Serial Stimulus/Observation of Sequential Logic
- High-Speed, Low Power CMOS Technology
- Replaces AMD Am29818
- DESC SMD No. 5962-90515
- □ Available 100% Screened to MIL-STD-883, Class B
- □ Package Styles Available:
  - 24-pin Plastic DIP
  - 24-pin Ceramic DIP
  - 28-pin Ceramic LCC

#### DESCRIPTION


The **L29C818** is a high-speed octal register designed especially for applications using serial-scan diagnostics or writable control store. It is pin and functionally compatible with the AMD Am29818 bipolar device.

The L29C818 consists of an octal register, the P register, internally connected to an 8-bit shift register, the S register. Each has its own corresponding clock pin and the P register has a three-state output control.

An input control signal, MODE, in combination with the S register serial data input (SDI) pin controls data routing within the L29C818. When the MODE input is LOW, indicating normal operation, data present on the D7-0 pins is loaded into the P register on the rising edge of CLK P. The contents of the P register are visible on the output pins Y7-0 when the  $\overline{OE}$ control line is LOW.

Also, data present on the SDI pin is loaded into the least significant position of the S register on the rising edge of CLK S. In this mode, the S register performs a right-shift operation with the contents of each bit position replaced by the value in the next least significant location. The value in S7 is shifted out on the serial data output (SDO) pin. The SDI and SDO pins allow serial connection of multiple L29C818 devices into a diagnostic loop. When MODE is LOW, the operation of the P and S registers are completely independent and no timing relationship is enforced between CLK P and CLK S.

When MODE is HIGH, the internal multiplexers route data between the S and P registers and the Y port. The contents of the S register are loaded into the P register on the rising edge of



5-49

5



### 8-bit Serial Scan Shadow Register

CLK P. In diagnostic applications, this allows a data value input via serial scan to be loaded into the active data path of the machine.

When the MODE pin is HIGH, CLK S causes a parallel, rather than serial, load of the S register. In this mode, the S register is loaded from the Y7-0 pins at the rising edge of CLK S. This is useful in writable control store applications for read-back of the control store via the serial path.

When MODE is HIGH, the SDI pin is used as a control input to enable or disable the loading of the S register. It also affects routing of the S register contents onto the D7-0 outputs. When SDI is LOW, the S register is enabled for loading as above. When SDI is HIGH however, CLK S is prevented from reaching the S register and no load occurs. In order to allow the SDI pin to serve as an enable signal for all L29C818 devices in a serial configuration, special handling of the SDI input is required. When MODE is HIGH, the SDI input drives the SDO output directly, bypassing the S register. This means that the SDI value will apply simultaneously to all L29C818s in a serial loop. However, to ensure proper operation of a given device, the user must ensure that the SDI setup time to CLK S is extended by the sum of the SDI to SDO delays of all previous devices in the serial path.

The D7-0 port is normally used as the input port to the D register. For writable control store applications however, this port is connected to the I/O pins of the RAM used as a control store. In order to load this RAM through the serial path, it is necessary to drive the S register contents onto the D7-0 pins. This is accomplished when MODE and SDI are HIGH and a CLK S rising edge occurs. Note from above that with SDI HIGH, no loading of the S register occurs. However, a flip-flop is set which synchronously enables the D port output buffer. The D output remains enabled until the first rising edge of CLK S during which either SDI or MODE is LOW. Thus to load a control store RAM, data would be shifted in with MODE LOW. When an entire control store word is present in the serial S registers, the SDI and MODE pins are brought HIGH for one or more cycles, preventing further shifting of the S registers and enabling the contents onto the D port for writing into the RAM.

To verify the contents of a control store RAM, the RAM is read into the D register in the normal fashion. Then, the D contents are transferred in parallel to the S register by driving MODE HIGH with SDI LOW. The S register contents are then scanned out serially by returning MODE LOW and applying CLK S pulses.

Inputs				Out	puts		Action		
MODE	SDI	CLK S	CLK P	P REG	S REG	¥7-0	D7-0	SDO	
0	х	5	X	N/A	SHIFT	Normal	HI-Z	<b>S</b> 7	
0	х	х		LOAD D	N/A	Normal	Input	<b>S</b> 7	
1	0		х	N/A	LOAD Y	Input*	HI-Z	SDI	
1	1		X	N/A	HOLD	Normal	Output	SDI	
1	Х	Х		LOAD S	N/A	Normal	HI-Z	SDI	

\*If OE is LOW, the P register value will be loaded into the S register. If OE is HIGH, a value may be applied externally to the Y7-0 pins.



# 8-bit Serial Scan Shadow Register

XIMUM RATINGS Above which useful life may be impaired (Notes	1, 2, 3, 8)
Storage temperature	–65°C to +150°C
Operating ambient temperature	55°C to +125°C
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 400 mA

OPERATING CONDITIONS To meet specified electrical and switching characteristics							
Mode	Temperature Range (Ambient)	Supply Voltage					
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \text{V} \text{cc} \leq 5.25 \text{ V}$					
Active Operation, Military	–55°C to +125°C	$4.50~V \leq \textbf{V}\text{CC} \leq 5.50~V$					


ELECTRIC	ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4)							
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit		
<b>V</b> ОН	Output High Voltage	Vcc = Min., Iон = -12.0 mA	2.4			V		
<b>V</b> OL	Output Low Voltage	Vcc = Min., Io∟ = 24.0 mA			0.5	v		
<b>V</b> ін	Input High Voltage		2.0		Vcc	v		
Vil	Input Low Voltage	(Note 3)	0.0		0.8	v		
lix	Input Current	Ground $\leq$ VIN $\leq$ VCC (Note 12)			±20	μA		
loz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA		
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		10	15	mA		
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA		

# 8-bit Serial Scan Shadow Register

# SWITCHING CHARACTERISTICS - NORMAL REGISTER OPERATION

COMMERCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10 (ns)							
		L29C818-					
		2	25	15			
Symbol	Parameter	Min	Max	Min	Max		
<b>t</b> PWP	CLK P Pulse Width	15		10			
<b>t</b> PDY	CLK P to Y7-0		13		9		
tSDP	D7-0 to CLK P Setup Time	8		6			
tHDP	CLK P to D7-0 Hold Time	2		2			
tSMP	MODE to CLK P Setup Time	15		15			
<b>t</b> HMP	CLK P to MODE Hold Time	2		2			
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		25		25		
tDIS	Three-State Output Disable Delay (Note 11)		15		15		

MILITAR	Y OPERATING RANGE (-55°C to +125°C) Notes 9, 10 (n	s)						
			L29C818-					
		3	0	24				
Symbol	Parameter	Min	Max	Min	Max			
<b>t</b> PWP	CLK P Pulse Width	15		15				
<b>t</b> PDY	CLK P to Y7-0		18		12			
tSDP	D7-0 to CLK P Setup Time	10		8				
tHDP	CLK P to D7-0 Hold Time	2		2				
<b>t</b> SMP	MODE to CLK P Setup Time	15		15				
<b>t</b> HMP	CLK P to MODE Hold Time	2		2				
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		30		30			
tDIS	Three-State Output Disable Delay (Note 11)		20		20			






# 8-bit Serial Scan Shadow Register

### SWITCHING CHARACTERISTICS — SERIAL SHIFT OPERATION

			L29C818–				
		2	25	1	15		
Symbol	Parameter	Min	Max	Min	Max		
tPWS	CLK S Pulse Width	25		15			
tDSSO	CLK S to SDO		25		25		
tssis	SDI to CLK S Setup Time	10		10			
tHSSI	CLK S to SDI Hold Time	0		0			
tsms	MODE to CLK S Setup Time	12		12			
tHSM	CLK S to MODE Hold Time	2		2			
tDMSO	MODE to SDO	16		16			
tDSISO	SDI to SDO	16		15			

MILITAR	Y OPERATING RANGE (-55°C to +125°C) Notes 9, 10 (ns)	Normal Article Providence Providence		in aller all all	ar da suas en	
		L29C818–				
		3	80	24		
Symbol	Parameter	Min	Max	Min	Max	
<b>t</b> PWS	CLK S Pulse Width	25		25		
tosso	CLK S to SDO		30		30	
tssis	SDI to CLK S Setup Time	12		12		
tHSSI	CLK S to SDI Hold Time	0		0	,	
tsms	MODE to CLK S Setup Time	12		12		
tнsм	CLK S to MODE Hold Time	5		5		
tdmso	MODE to SDO	18		18		
tDSISO	SDI to SDO	18		18		






8-bit Serial Scan Shadow Register

# SWITCHING CHARACTERISTICS — PIPELINE LOAD FROM SHADOW

Сомме	RCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10 (ns)	Construction of the second second				
		L29C818-				
		25		15		
Symbol	Parameter	Min	Max	Min	Max	
tSMP	MODE to CLK P	15		15		
<b>t</b> HPM	CLK P to MODE Hold Time	2		2		
tssp	CLK S to CLK P	10		10		

MILITAR	Y OPERATING RANGE (-55°C to +125°C) Notes 9,	10 (ns)						
			L29C818-					
		3	30		24			
Symbol	Parameter	Min	Max	Min	Max			
<b>t</b> SMP	MODE to CLK P	15		15				
<b>t</b> HPM	CLK P to MODE Hold Time	2		2				
tSSP	CLK S to CLK P	15		15				




# 8-bit Serial Scan Shadow Register

# SWITCHING CHARACTERISTICS - SHADOW LOAD FROM Y PORT

Соммен	Commercial Operating Range (0°C to +70°C) Notes 9, 10 (ns)							
		L29C818-						
		25		15				
Symbol	Parameter	Min	Max	Min	Max			
tsys	Y7-0 to CLK S Setup Time	5		5				
tHSY	CLK S to Y7-0 Hold Time	5		5				
tsms	MODE to CLK S Setup Time	12		12				
tHSM	CLK S to MODE Hold Time	2		2				
tssis	SDI to CLK S Setup Time	10		10				
tHSSI	CLK S to SDI Hold Time	0		0				

			L29C818-				
		3	0	2	4		
Symbol	Parameter	Min	Max	Min	Max		
tsys	Y7-0 to CLK S Setup Time	5		5			
tHSY	CLK S to Y7-0 Hold Time	5		5			
tsms	MODE to CLK S Setup Time	12		12			
tHSM	CLK S to MODE Hold Time	5		5			
tssis	SDI to CLK S Setup Time	12		12			
tHSSI	CLK S to SDI Hold Time	0		0			






# 8-bit Serial Scan Shadow Register

# SWITCHING CHARACTERISTICS - SHADOW READ VIA D PORT

COMMERCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10 (ns)								
Symbol	Parameter		L29C818–					
		2	25		15			
		Min	Max	Min	Max			
tsms	MODE to CLK S Setup Time	12		12				
<b>t</b> HSM	CLK S to MODE Hold Time	2		2				
tssis	SDI to CLK S Setup Time	10		10				
tHSSI	CLK S to SDI Hold Time	0		0				
<b>t</b> ENAD	CLK S to D7-0 Enable Delay (Note 11)	85		80				
tDISD	CLK S to D7-0 Disable Delay (Note 11)	30		25				

MILITARY OPERATING RANGE (-55°C to +125°C) Notes 9, 10 (ns)							
Symbol		L29C818-					
		30		24			
	Parameter	Min	Max	Min	Max		
tsms	MODE to CLK S Setup Time	12		12			
tнsм	CLK S to MODE Hold Time	5		5			
tssis	SDI to CLK S Setup Time	12		12			
tHSSI	CLK S to SDI Hold Time	0		0			
<b>t</b> ENAD	CLK S to D7-0 Enable Delay (Note 11)	90		90			
tDISD	CLK S to D7-0 Disable Delay (Note 11)	35		35			





#### 8-bit Serial Scan Shadow Register

#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

$$\frac{\text{NCV}^2\text{F}}{4}$$

where

N = total number of device outputs

C = capacitive load per output

- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of **V**CC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.


c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from

the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.


12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.







# 8-bit Serial Scan Shadow Register





Ordering Information

Video Imaging Products

**Arithmetic Logic Units & Special Arithmetic Functions** 

Multipliers & Multiplier-Accumulators

Register Products

# Peripheral Products

6

- Quality and Reliability
- Technology and Design Features
  - Package Information
    - Product Listing 10
      - Sales Offices



## 

L5380	SCSI Bus Controller
L53C80	SCSI Bus Controller



----



## L5380/53C80 SCSI Bus Controller


## FEATURES

- Asynchronous Transfer Rate Up to 4 Mbytes/sec
- Low Power CMOS Technology
- Replaces NCR 5380/53C80/ 53C80-40 and AMD Am5380/53C80
- On-Chip SCSI Bus Drivers
- Supports Arbitration, Selection/ Reselection, Initiator or Target Roles
- Programmed or DMA I/O , Handshake or Wait State DMA Interlock
- DESC SMD No. 5962-90548
- □ Available 100% Screened to MIL-STD-883, Class B
- Package Styles Available:
  - 40/48-pin Plastic DIP
  - 40-pin Ceramic DIP
  - 48-pin Sidebraze, Hermetic DIP
  - 44-pin Plastic LCC, J-Lead
  - 44-pin Ceramic LCC

## DESCRIPTION

The L5380/53C80 are high performance SCSI bus controllers which support the physical layer of the SCSI (Small Computer System Interface) bus as defined by the ANSI X3T9.2 committee. It is pin and functionally compatible with the NMOS NCR5380, while offering up to a 2.5x performance improvement, 10x power reduction, and lower cost. Replacement of the NMOS 5380 by the LOGIC Devices L5380/53C80 will result in an immediate transfer rate improvement due to  $\overline{\text{REQ}}/\overline{\text{ACK}}$  and  $\overline{\text{DRQ}}/\overline{\text{DACK}}$ handshake response times up to 5 times faster than previous devices. While remaining firmware compatible with the NCR5380, the L5380/53C80 provides bug fixes and state machine enhancements allowing even larger throughput gains for new designs.

The L5380/53C80 supports asynchronous data transfer between initiator and target at up to 4 Mbytes/sec. It operates in either initiator or target roles and offers a choice of programmed I/O (direct microprocessor manipulation of handshake) or any of several DMA modes (autonomous handshake and data transfer operations). The L5380/53C80 has internal hardware to support arbitration and can monitor and generate interrupts for a variety of error conditions. It provides extensive bus status monitoring features and includes buffers capable of directly driving a terminated SCSI bus for a compact implementation.





#### **PIN DEFINITIONS**

#### A. SCSI Bus

SDB7-0 — SCSI DATA BUS 7-0

Bidirectional/Active low. The 8-bit SCSI data bus is defined by these pins. SDB7 is the most significant bit. During arbitration phase, these lines contain the SCSI ID numbers of all initiators arbitrating for the SCSI bus; SDB7 represents the initiator with the highest priority. During the selection/reselection phase, these lines contain the ID number of the device that won the arbitration along with the ID number of the device to be selected/reselected.

#### SDBP — SCSI DATA BUS PARITY

Bidirectional/Active low. SDBP is the parity bit of the SCSI data bus. Odd parity is used, meaning that the total number of ones on the bus, including the parity bit, is odd. Parity is always generated when sending information, however checking for parity errors when receiving information is a user option. Parity is not valid during arbitration phase.

 $\overline{SEL}$  — SELECT

Bidirectional/Active low. SEL is asserted by the initiator to select a target. It is also asserted by the target when reselecting it as an initiator.

 $\overline{BSY} - BUSY$ 

Bidirectional/Active low.  $\overline{BSY}$  is asserted to indicate that the SCSI bus is active.

 $\overline{ACK}$  — ACKNOWLEDGE

Bidirectional/Active low.  $\overline{ACK}$  is asserted by the initiator during any information transfer phase in response to assertion of  $\overline{REQ}$  by the target. Similarly,  $\overline{ACK}$  is deasserted after  $\overline{REQ}$  becomes inactive. These two signals form the data transfer handshake between the initiator and target. Data is latched by the target on the lowgoing edge of  $\overrightarrow{ACK}$  for target receive operations.

#### $\overline{ATN} - ATTENTION$

Bidirectional/Active low. ATN is asserted by the initiator after successful selection of a target, to indicate an intention to send a message to the target. The target responds to ATN by entering the MESSAGE OUT phase.

#### RST — SCSI BUS RESET

Bidirectional/Active low.  $\overline{\text{RST}}$  when active indicates a SCSI bus reset condition.

#### $\overline{I}/O$ — INPUT/OUTPUT

Bidirectional/Active low.  $\overline{I}/O$  is controlled by the target and specifies the direction of information transfer. When  $\overline{I}/O$  is asserted, the direction of transfer is to the initiator.  $\overline{I}/O$  is also asserted by the target during RESE-LECTION phase to distinguish it from SELECTION phase.

#### $\overline{C}/D$ — CONTROL/DATA

Bidirectional/Active low.  $\overline{C}/D$  is controlled by the target and when asserted, indicates CONTROL (command or status) information is on the SCSI data bus. DATA is specified when  $\overline{C}/D$  is deasserted.

 $\overline{MSG}$  — MESSAGE

Bidirectional/Active low. MSG is controlled by the target, and when asserted indicates MESSAGE phase.

#### $\overline{REQ}$ — REQUEST

Bidirectional/Active low.  $\overline{\text{REQ}}$  is asserted by the target to begin the handshake associated with transfer of a byte over the SCSI data bus.  $\overline{\text{REQ}}$  is deasserted upon receipt of  $\overline{\text{ACK}}$  from the initiator. Data is latched by the initiator on the lowgoing edge of  $\overline{\text{REQ}}$ for initiator receive operations.

## **SCSI Bus Controller**

L5380/53C80

#### **B.** Microprocessor Bus

 $\overline{CS}$  — CHIP SELECT

Input/Active low. This signal enables reading or writing of the internal registers by the microprocessor, using memory mapped I/O. An alternate method for reading selected registers is available for DMA.

#### DRQ — DMA REQUEST

Output/Active high. This signal is used to indicate that the L5380/53C80 is ready to execute the next cycle of a DMA transfer on the microprocessor bus. For send operations, it indicates that the output data register is ready to receive the next byte from the DMA controller or CPU. For receive operations, it indicates that the input data register contains the next byte to be read by the DMA controller or CPU.

#### IRQ — INTERRUPT REQUEST

Output/Active high. The L5380/ 53C80 asserts this signal to indicate to the microprocessor that one of the several interrupt conditions have been met. These include SCSI bus fault conditions as well as other events requiring microprocessor intervention. Most interrupt types are individually maskable.

#### $\overline{IOR}$ — I/O READ

Input/Active low.  $\overline{IOR}$  is used in conjunction with  $\overline{CS}$  and A2–0 to execute a memory mapped read of a L5380/53C80 internal register. It is also used in conjunction with  $\overline{DACK}$  to execute a DMA read of the SCSI Input Data Register.

#### READY - READY

Output/Active high. Ready is used rather than DRQ as an alternate method for controlling DMA data transfer. This DMA type is termed blockmode DMA and must be specifically enabled by the CPU. In blockLOGIC DEVICES INCORPORATED

mode DMA, data is throttled by treating the L5380/53C80 as wait state memory. I/O (DMA) cycles are initiated at the maximum rate sustainable by the DMA controller/memory subsystem, but all cycles are extended (wait-states inserted) until READY is asserted by the L5380/53C80. This is generally the fastest DMA method since memory subsystem addressing can be overlapped with SCSI operations (flyby mode).

#### $\overline{DACK}$ — DMA ACKNOWLEDGE

Input/Active low.  $\overrightarrow{DACK}$  is used in conjunction with  $\overrightarrow{IOR}$  or  $\overrightarrow{IOW}$  to enable reading or writing of the SCSI Input and Output Data Registers when in DMA mode.  $\overrightarrow{DACK}$  resets DRQ and must not occur simultaneously with  $\overrightarrow{CS}$ .

#### $\overline{EOP}$ — END OF PROCESS

Input/Active low. This input is used to indicate to the L5380/53C80 that a DMA transfer is to be concluded. The L5380/53C80 can automatically generate an interrupt in response to receiving EOP from the DMA controller.

#### RESET — CPU BUS RESET

Input/Active low. This input clears all internal registers and state machines. It does not result in assertion of the RST signal on the SCSI bus and therefore affects only the local L5380/ 53C80 and not other devices on the bus.

#### $\overline{IOW}$ — I/O WRITE

Input/Active low.  $\overline{IOW}$  is used in conjunction with  $\overline{CS}$  and A2–0 to execute a memory mapped write of a L5380/53C80 internal register. It is also used in conjunction with DACK to execute a DMA write of the SCSI Output Data Register.

#### A2-0 — ADDRESS 2-0

Inputs/Active high. These signals, in conjunction with CS, IOR, and IOW, address the L5380/53C80 internal registers for CPU read/write operations.

#### D7-0 — DATA 7-0

Bidirectional/Active high. These signals are the microprocessor data bus. D7 is the most significant bit.

#### L5380/53C80 INTERNAL REGISTERS

#### Overview

The L5380/53C80 contains registers that are directly addressed by the microprocessor. These registers allow for monitoring of SCSI bus activity, controlling the operation of the L5380/53C80, and determining the cause of interrupts. In many cases, a read-only and a write-only register are mapped to the same address. Some addresses are dummy registers which are used to implement a control operation but do not correspond to a physical register. The state of the CPU data bus when writing or reading these dummy registers is 'don't care'. Tables 1 and 3 show the address and name of each register as well as bit definitions.

#### **Register Descriptions**

#### A. Write Operations

The following paragraphs give detailed descriptions of the function of each bit in the L5380/53C80 internal registers for write operations as shown in Table 1.

#### WRITE ADDRESS 0 Output Data Register

The Output Data Register is a writeonly register used for sending information to the SCSI data bus. During arbitration, the arbitrating SCSI device

## SCSI Bus Controller

L5380/53C80

asserts its ID via this register. The device which wins arbitration also asserts the "OR" of its ID and the ID of the target/initiator to be selected/ reselected. In programmed I/O mode this register is written using  $\overline{CS}$  and  $\overline{IOW}$  with A2-0 = 000. In DMA mode, it is written when  $\overline{IOW}$  and  $\overline{DACK}$  are simultaneously active, irrespective of the state of the address lines. Note that a "1" written to the Output Data Register becomes a low state when asserted on the active-low SCSI bus.

#### WRITE ADDRESS 1 Initiator Command Register

The Initiator Command Register is a read/write register which allows CPU control of the SCSI signals asserted by the initiator. Some bits in this register are not readable, and these positions are mapped to status bits useful in monitoring the progress of arbitration. These, along with the initiation of system-wide reset and test functions, may also be of use to the target.

6

R1 Bit 7 — Assert  $\overline{RST}$ 

When this bit is set, the L5380/53C80 asserts the RST line on the SCSI bus, initializing all devices on the bus to the reset condition. All logic and internal registers of the L5380/53C80 are reset, except for the Assert RST bit itself, the Testmode bit (R1 bit 6) and the IRQ (interrupt request) latch. The IRQ pin becomes active indicating a SCSI bus reset interrupt. This interrupt is not maskable.

#### R1 Bit 6 — Testmode

When this bit is set, the L5380/53C80 places all outputs, including both SCSI and CPU signals, in a high impedance state. This effectively removes the device from the system as an aid to system diagnostics. Note that internal registers may still be written to while in Testmode. The L5380/53C80 returns to normal operation when Testmode is reset. The Testmode bit is reset by either writing a "0" to R1 bit 6



or via the RESET (CPU reset) pin. Testmode is not affected by the RST (SCSI bus reset) signal, or by the Assert RST bit in the Initiator Command Register (R1 bit 7).

#### R1 Bit 5 - Not Used

R1 Bit 4 — Assert ACK

When this bit is set, ACK is asserted on the SCSI bus. Resetting this bit deasserts ACK. Note that ACK will be asserted only if the Targetmode bit (R2 bit 6) is reset, indicating that the L5380/53C80 is acting as an initiator.

R1 Bit 3 — Assert  $\overline{BSY}$ 

When this bit is set,  $\overline{BSY}$  is asserted on the SCSI bus. Resetting this bit deasserts  $\overline{BSY}$ .  $\overline{BSY}$  is asserted to indicate that the device has been selected or reselected, and deasserting  $\overline{BSY}$  causes a bus free condition.

R1 Bit 2 — Assert  $\overline{SEL}$ 

When this bit is set,  $\overline{\text{SEL}}$  is asserted on the SCSI bus. Resetting this bit deasserts  $\overline{\text{SEL}}$ .  $\overline{\text{SEL}}$  is normally asserted after a successful arbitration.

R1 Bit 1 — Assert ATN

When this bit is set, ATN is asserted on the SCSI bus. Resetting this bit deasserts ATN. ATN is asserted by the initiator to request message out phase. Note that ATN will be asserted only if the Targetmode bit (R2 bit 6) is reset, indicating that the L5380/53C80 is acting as an initiator.

#### R1 Bit 0 — Assert Data Bus

When this bit is set, the open drain SCSI data bus and parity drivers are enabled and the contents of the Output Data Register are driven onto the SCSI data lines. In addition to the Assert Data Bus bit, enabling of the SCSI bus drivers requires one of the following two sets of conditions:

When the L5380/53C80 is operating as an initiator, the Targetmode bit (R2 bit 6) must be reset, the  $\overline{I}/O$  pin must be negated (initiator to target transfer) and no phase mismatch condition can exist. A phase mismatch occurs when the  $\overline{MSG}$ ,  $\overline{C}/D$ , and  $\overline{I}/O$  bits of the Target Command Register (R3) do not match the corresponding SCSI control lines.

When the L5380/L53C80 is operating as a target, the Targetmode bit will be set, and in this case Assert Data Bus will enable the outputs unconditionally.

The Assert Data Bus bit need not be set for arbitration to occur; when the Arbitrate bit (R2 bit 0) is set, and a bus free condition is detected, the data bus will be enabled for arbitration regardless of the state of the Assert Data Bus bit.

Finally, note that the Testmode bit (R1 bit 6) overrides all other controls, including Assert Data Bus and Arbitrate, and disables all outputs.

#### WRITE ADDRESS 2 Mode Register

The Mode register is a read/write register which provides control over several aspects of L5380/53C80 operation. Programmed I/O or two different types of DMA transfer may be selected, initiator or target device operation is accommodated, and parity checking and interrupts may be enabled via this register. The function of each individual bit is described as follows:

R2 Bit 7 — Blockmode

This bit must be used in conjunction with DMA Mode (R2 bit 1). It is used to select the type of handshake desired between the L5380/53C80 and the external DMA controller. See "L5380/53C80 Data Transfers" for a complete discussion of the transfer types supported.

#### R2 Bit 6 — Targetmode

When this bit is set, the L5380/53C80 will operate as a SCSI target device. This enables the SCSI signals  $\overline{I}/O$ ,  $\overline{C}/D$ ,  $\overline{MSG}$ , and  $\overline{REQ}$  to be asserted. When Targetmode is reset, the device will operate as an initiator. This enables the SCSI signals ATN and ACK to be asserted. Targetmode also affects state machine operation for DMA transfers and the conditions necessary for enabling the SCSI Data bus drivers. (See Assert Databus, R1 bit 0).

#### R2 Bit 5 — Enable Parity Check

When this bit is set, information received on the SCSI data bus is checked for odd parity. The Parity Error latch will be set whenever data is received under DMA control or the Current SCSI Data Register (Read Register 0) is read by the CPU. The state of the Parity Error latch can be determined by reading R5 bit 5, and it can be reset by a read to Address 7. Note that ENABLE PARITY CHECK must be set if parity error interrupts are to be generated. This interrupt can be separately masked by the Enable Parity Interrupt bit (R2 bit 4) while retaining the state of the Parity Error latch for later examination by the CPU.

#### R2 Bit 4 — Enable Parity Interrupt

When this bit is set, the L5380/53C80 will set the interrupt request latch, and assert IRQ (interrupt request) if it detects a parity error. Enable Parity Check (R2 bit 5) must also be set if parity error interrupts are desired.

#### R2 Bit 3 — Enable End Of DMA Interrupt

When this bit is set, the L5380/53C80 will set the interrupt request latch, and assert IRQ (interrupt request) if it detects a valid  $\overline{\text{EOP}}$  (End of Process) signal.  $\overline{\text{EOP}}$  is normally generated by a DMA controller to indicate the end of a DMA transfer.  $\overline{\text{EOP}}$  is valid only when coincident with  $\overline{\text{IOR}}$  or  $\overline{\text{IOW}}$  and  $\overline{\text{DACK}}$ .

## L5380/53C80



## **SCSI Bus Controller**

#### R2 Bit 2 — Monitor Busy

When this bit is set, the L5380/53C80 continuously monitors the state of the  $\overline{\text{BSY}}$  signal. Absence of  $\overline{\text{BSY}}$  for a period longer than 400 ns (but less than 1200 ns) will cause the L5380/53C80 to set the BSYERR and IRQ (interrupt request) latches. In addition, the six least significant bits of the Initiator Command Register are reset, and all SCSI data and control outputs are disabled until the BSYERR latch is reset. This effectively disconnects the L5380/ 53C80 from the SCSI bus in response to an unexpected disconnect by another device. It also allows the CPU to be interrupted when the SCSI bus becomes free in systems where arbitration is not used and an  $\overline{\text{EOP}}$  signal is not available.

#### R2 Bit 1 — DMA Mode

When this bit is set, the L5380/53C80's internal state machines automatically control the SCSI signals  $\overline{\text{REQ}}$  and  $\overline{\text{ACK}}$ (as appropriate for initiator or target operation) and the CPU signals DRQ and READY. DMA Mode must be set prior to starting a DMA transfer in either direction. The DMA Mode bit is reset whenever a bus free condition is detected ( $\overline{\text{BSY}}$  is not active). This aborts DMA operations when a loss of  $\overline{BSY}$ occurs, regardless of the state of the Monitor Busy bit (R2 bit 2.) The DMA Mode bit is not reset when  $\overline{\text{EOP}}$  is received, but must be specifically reset by the CPU. EOP does, however, inhibit additional DMA cycles from occurring.

#### R2 Bit 0 — Arbitrate

This bit is set to indicate a desire to arbitrate for use of the SCSI bus. Before setting the Arbitrate bit, the SCSI Output Data Register (Write Register 0) must be written with the SCSI ID assigned to the arbitrating SCSI device. The bit position of register R0 which is set represents the priority number of the SCSI device, with bit 7 the highest priority. See the section on "Arbitration" for a full discussion of the L5380/ 53C80 arbitration procedure.

TABLE 1	. WRITE	E REGISTE	ERS								
Address	s 0 — Outj	put Data	Register								
7	6	5	4	3	2	1	0				
SDB7	SDB6	SDB5	SDB4	SDB3	SDB2	SDB1	SDB0				
Address 1 — Initiator Command Register											
7	6	5	4	3	2	1	0				
ASSERT RST	TEST MODE		ASSERT ACK	ASSERT BSY	ASSERT SEL	ASSERT ATN	ASSER1 DATA BUS				
	Address 2 — Mode Register										
7	6	5	4	3	2	1	0				
BLOCK MODE	TARGET MODE	ENABLE PARITY CHECK	ENABLE PARITY INT'RPT	ENABLE EODMA INT'RPT	MONI- TOR BUSY	DMA MODE	ARBI- TRATE				
Address 7	3 — Targ 6	jet Comm 5	nand Regi 4	ister 3	2	1	0				
LAST	<del>.</del>		· · · · · ·	ASSERT	ASSERT	ASSERT					
BYTE SENT				REQ	MSG	C/D	Ī/O				
	: 4 — ID S	-									
7	6	5	4	3	2	1	0				
SDB7	SDB6	SDB5	SDB4	SDB3	SDB2	SDB1	SDB0				
	5 — Star										
7	6	5	4	3	2	1	0				
	6 — Star		-		~	_	_				
7	6	5	4	3	2	1	0				
Address 7	5 7 — Star 6	t DMA Ini 5	itiator Ree	ceive 3	2	1	0				
Address 7 — Start DMA Initiator Receive 7 6 5 4 3 2 1 0											
		ļ ,			ł i	۱	ļ				

6

L5380/53C80

SCSI Bus Controller



#### WRITE ADDRESS 3 Target Command Register

The Target Command Register is a read/write register which allows CPU control of the SCSI signals asserted by the target. In addition, this register contains a read-only status flag useful in unambiguously determining when the last byte of a DMA transfer has actually been sent over the SCSI bus.

When operating as an initiator with DMA mode set, the Assert MSG, Assert  $\overline{C}/D$ , and Assert  $\overline{I}/O$  bits are used as a template to compare against the corresponding SCSI control signals provided by the target. A phase mismatch interrupt will be generated on the falling edge of the  $\overline{\text{REQ}}$  input if the template does not match the state of the signals. Therefore the CPU should initialize these bits to the phase of the expected data transfer. An interrupt, then, will signal an intent by the target to change to a new phase. The SCSI information transfer phases and their associated direction of data transfer are given in Table 2.

R3 Bits 7-4 - Not Used

R3 Bit 3 — Assert  $\overline{REQ}$ 

When this bit is set,  $\overline{\text{REQ}}$  is asserted on the SCSI bus. Resetting this bit deasserts  $\overline{\text{REQ}}$ . Note that  $\overline{\text{REQ}}$  will be asserted only if the Targetmode bit (R2 bit 6) is set, indicating that the L5380/53C80 is acting as a target.

R3 Bit 2 — Assert  $\overline{MSG}$ 

When this bit is set,  $\overline{\text{MSG}}$  is asserted on the SCSI bus. Resetting this bit deasserts  $\overline{\text{MSG}}$ . Note that  $\overline{\text{MSG}}$  will be asserted only if the Targetmode bit (R2 bit 6) is set, indicating that the L5380/53C80 is acting as a target. When operating as an initiator, this bit is compared against the  $\overline{\text{MSG}}$  input, and an interrupt is generated if they differ at the falling edge of  $\overline{\text{REQ}}$ . R3 Bit 1 — Assert  $\overline{C}/D$ 

When this bit is set,  $\overline{C}/D$  is asserted on the SCSI bus. Resetting this bit deasserts  $\overline{C}/D$ . Note that  $\overline{C}/D$  will be asserted only if the Targetmode bit (R2 bit 6) is set, indicating that the L5380/53C80 is acting as a target. When operating as an initiator, this bit is compared against the  $\overline{C}/D$  input, and an interrupt is generated if they differ at the falling edge of  $\overline{REQ}$ .

#### R3 Bit 0 — Assert $\overline{I}/O$

When this bit is set,  $\overline{I}/O$  is asserted on the SCSI bus. Resetting this bit deasserts  $\overline{I}/O$ . Note that  $\overline{I}/O$  will be asserted only if the Targetmode bit (R2 bit 6) is set, indicating that the L5380/53C80 is acting as a target. When operating as an initiator, this bit is compared against the  $\overline{I}/O$  input, and an interrupt is generated if they differ at the falling edge of  $\overline{REQ}$ .

#### WRITE ADDRESS 4 ID Select Register

The ID Select Register is a write-only register which is used to monitor selection or reselection attempts to the L5380/53C80. In arbitrating systems, an ID number is assigned to each SCSI device by setting a single bit position of the ID Select Register. Each SCSI data pin is inverted and compared with the corresponding bit in the ID Select Register. If any matches are found while a bus free condition exists and SEL is active, the L5380/53C80 will generate an interrupt to indicate a selection or reselection. During selection or reselection, parity checking may be enabled by setting the Enable Parity Check bit (R2 bit 5). This interrupt may be masked by resetting all bits in this register.

#### WRITE ADDRESS 5 Start DMA Send

This is a dummy register. Writes to this location are detected and cause the L5380/53C80 internal state machine to execute a DMA send operation. This location is used for either initiator or target DMA send. The DMAMODE bit (R2 bit 1) must be set prior to writing this location.

#### WRITE ADDRESS 6 Start DMA Target Receive

This is a dummy register. Writes to this location are detected and cause the L5380/53C80 internal state machine to execute a target DMA receive operation. The DMAMODE bit (R2 bit 1) and the Targetmode bit (R2 bit 6) must be set prior to writing this location.

#### WRITE ADDRESS 7 Start DMA Initiator Receive

This is a dummy register. Writes to this location are detected and cause the L5380/53C80 internal state machine to execute an initiator DMA

TABL	TABLE 2. SCSI INFORM			TRANSFER	Phas	ES
MSG	<b>¯</b> C/D	Ī/O	Phase	Direction		
0	0	0	Message In	Target	+	Initiator
0	0	1	Message Out	Initiator	<b>→</b>	Target
0	1	0	Unused			
0	1	1	Unused			
1	0	0	Status In	Target	<b>→</b>	Initiator
1	0	1	Command	Initiator	$\rightarrow$	Target
1	1	0	Data In	Target	$\rightarrow$	Initiator
1	1	1	Data Out	Initiator	<b>→</b>	Target



receive operation. The DMAMODE bit (R2 bit 1) must be set and the Targetmode bit (R2 bit 6) must be reset prior to writing this location.

#### **B. READ OPERATIONS**

The following paragraphs give detailed descriptions of the function of each bit in the L5380/53C80 internal registers for read operations as shown in Table 3.

#### READ ADDRESS 0 Current SCSI Data Bus

The Current SCSI Data Bus Register allows the microprocessor to monitor the SCSI data bus at any time, by asserting  $\overline{CS}$  and  $\overline{IOR}$  with address lines  $A_{2-0} = 000$ . The SCSI data lines are not actually registered, but gated directly onto the CPU bus whenever Address 000 is read by the CPU. Therefore, reads of this location should only be done when the SCSI data lines are guaranteed to be stable by the SCSI protocol. For systems which implement SCSI bus arbitration, this location is read to determine whether devices having higher priorities are also arbitrating. Programmed I/O data transfer uses this location for reading data transferred on the SCSI data bus. With parity checking enabled, SCSI data bus parity checking is done at the beginning of the read cycle for fast error detection. Note that the SCSI data bus is inverted to become active high when presented to the CPU.

#### **READ ADDRESS 1** Initiator Command Register

Reading bit 7 or bits 4–0 of the Initiator Command Register simply reflects the status of the corresponding bit in the register. Bits 6 and 5 are mapped to other signals as discussed below:

#### R1 Bit 6 — Arbitration In Progress

For this bit to be active, the Arbitrate bit (R2 bit 0) must be set. When ARBITRATION IN PROGRESS is set, it indicates that the L5380/53C80 has detected a bus free condition and is currently arbitrating for control of the bus. See the section on "Arbitration" for a complete discussion of the L5380/53C80 arbitration mechanism. Resetting the Arbitrate bit will reset ARBITRATION IN PROGRESS.

#### R1 Bit 5 — Lost Arbitration

For this bit to be active, the Arbitrate bit (R2 bit 0) must be set. When LOST ARBITRATION is set, it indicates that the L5380/53C80 has arbitrated for the SCSI bus (see R1 bit 6 above) and has detected the assertion of SEL by another (higher priority) device. The L5380/53C80 responds to loss of arbitration by immediately discontinuing the arbitration attempt. Resetting the Arbitrate bit will reset LOST ARBITRATION.

#### READ ADDRESS 2 Mode Register

Reading the Mode Register simply reflects the status of the bits in that register.

#### READ ADDRESS 3 Target Command Register

Reading the Target Command Register simply reflects the status of the bits in that register, except for bit 7, LAST BYTE SENT.

#### R3 bit 7 — Last Byte Sent

This read only bit indicates that the last byte of data loaded into the L5380/53C80 during a DMA send operation has actually been transferred over the SCSI bus. Note that the end of process flag and the corresponding interrupt occur when this byte is loaded into the L5380/53C80, but do not reflect whether it has actually been sent. This bit is not present in the NCR5380, but is present in the NCR53C80. Last Byte Sent is reset when the DMAMODE bit (R2 bit 1) is reset.

## **SCSI Bus Controller**

#### READ ADDRESS 4 Current SCSI Control Register

The Current SCSI Control Register provides a means for the CPU to directly monitor the state of the SCSI bus control signals. The SCSI control lines are not actually registered, but gated directly onto the CPU bus whenever Address 100 is read by the CPU. The value of each bit position represents the complement of the corresponding (low true) SCSI Signal Pin.

#### READ ADDRESS 5 DMA Status Register

The DMA Status Register provides a means for the CPU to determine the status of a DMA transfer and to determine the cause of an interrupt. It also makes available the final two SCSI bus signals which are not included in the Current SCSI Control Register. The function of each individual bit is defined as follows:

#### R5 Bit 7 — End of DMA

When this bit is set, it indicates that a valid EOP has been received during a DMA transfer. A valid EOP occurs when EOP, DACK, and either IOR or IOW are simultaneously active for the minimum specified time. End of DMA is reset when the DMAMODE bit (R2 bit 1) is reset.

Note that for DMA send operations, an END OF DMA status indicates only that the last byte of the transfer is loaded into the Output Data Register of the sending device, not that it has actually been transferred over the SCSI bus. For this reason, the L5380/ 53C80 provides an additional status bit; Last Byte Sent (R3 bit 7) which indicates that this final byte has been transferred to the receiving end. This bit is not present in the NCR5380.

Also, note that the DMAMODE bit is reset automatically whenever a loss of busy condition is detected, which in turn resets END OF DMA. Therefore

### L5380/53C80

SCSI Bus Controller



the DMA Status Register should be read prior to resetting the Assert  $\overline{BSY}$ bit (R1 bit 3) at the conclusion of a DMA transfer.

R5 Bit 6 - DMA Request

This bit reflects the state of the DRQ (DMA Request) signal. In programmed I/O, this bit can be polled by the CPU to determine whether there is a pending request for byte transfer. For DMA send operations, DMA REQUEST is reset when DACK and IOW are simultaneously asserted. For DMA receive operations, simultaneous DACK and IOR will reset DMA REQUEST. DMA REQUEST is reset unconditionally when the DMAMODE bit (R2 bit 1) is reset.

#### R5 Bit 5 — Parity Error

This bit can only be set if Enable Parity Check (R2 bit 5) is set. When enabled, the Parity Error bit is set if incoming SCSI data in either initiator or target mode, or during selection phase, does not correctly reflect odd parity. PARITY ERROR can be reset by a read to the Reset Error/Interrupt Register (Register 7).

#### R5 Bit 4 — Interrupt Request

This bit reflects the state of the IRQ signal. The L5380/53C80 asserts IRQ to generate an interrupt to the CPU. See the section on "Interrupts" for further information on the possible sources of interrupts in the L5380/ 53C80. INTERRUPT REQUEST can be reset by a read to the Reset Error/ Interrupt Register (Register 7).

#### R5 Bit 3 — Phase Match

When this bit is set, it indicates that the  $\overline{MSG}$ ,  $\overline{C}/D$ , and  $\overline{I}/O$  lines match the state of the Assert  $\overline{MSG}$ , Assert  $\overline{C}/D$ , and Assert  $\overline{I}/O$  bits in the Target Command Register. PHASEMATCH is not actually registered, but represents a continuous comparison of these three phase bits to the corresponding internal register locations. This bit is intended for use by the

	. READ	REGISTE	RS								
ddress 0 — Current SCSI Data Bus											
7	6	5	4	3	2	1	0				
SDB7	SDB6	SDB5	SDB4	SDB3	SDB2	SDB1	SDB0				
ddress 1 — Initiator Command Register											
7	6	5	4	3	2	1	0				
ASSERT RST	ARB. IN PRO- GRESS	LOST ARB.	ASSERT ACK	ASSERT BSY	ASSERT SEL	ASSERT ATN	ASSER DATA BUS				
ddress	ddress 2 — Mode Register										
7	6	5	4	3	2	1	0				
BLOCK MODE	TARGET MODE	ENABLE PARITY CHECK	ENABLE PARITY INT'RPT	ENABLE EODMA INT'RPT	MONI- TOR BUSY	DMA MODE	ARBI- TRATE				
ddress	3 — Targ	et Comm	and Reg	ister							
7	6	5	4	3	2	1	0				
LAST				ASSERT	ASSERT	ASSERT	ASSER				
BYTE SENT				REQ	MSG	C/D	ī/O				
SENT	4 — Curr	ent SCSI	Control		MSG	C/D	ī/O				
SENT	4 — Curr 6	ent SCSI 5	Control		MSG 2	C/D	ī/O 0				
SENT				Register							
SENT ddress 7 RST	6	5 REQ	4 MSG	Register 3	2	1	0				
SENT ddress 7 RST	6 BSY	5 REQ	4 MSG	Register 3	2	1	0				
SENT ddress 7 RST	6 BSY 5 — DMA	5 REQ Status F	4 MSG Register	Register 3 C/D	<b>2</b> ī/O	1 SEL	0 Parit				
SENT ddress 7 RST ddress 7 END OF DMA	6 BSY 5 — DMA 6 DMA REQ.	5 REQ Status F 5 PARITY ERROR	4 MSG Register 4 INTER- RUPT REQ.	Register 3 C/D 3 PHASE	2 ī/O 2 BUSY	1 SEL 1	0 PARIT 0				
SENT ddress 7 RST ddress 7 END OF DMA	6 BSY 5 — DMA 6 DMA	5 REQ Status F 5 PARITY ERROR	4 MSG Register 4 INTER- RUPT REQ.	Register 3 C/D 3 PHASE	2 ī/O 2 BUSY	1 SEL 1	0 PARIT 0				
SENT ddress 7 RST ddress 7 ddress 7 END OF DMA ddress	6 BSY 5 — DMA 6 DMA REQ. 6 — Inpu	5 REQ Status F 5 PARITY ERROR	4 MSG Register 4 INTER- RUPT REQ. egister	Register 3 C/D 3 PHASE MATCH	2 Ī/O 2 BUSY ERROR	1 SEL 1 ATN	0 PARIT 0 ACK				
SENT ddress 7 RST ddress 7 END OF DMA ddress 7 SDB7	6 BSY 5 — DMA 6 DMA REQ. 6 — Inpu 6	5 Status F 5 PARITY ERROR t Data Re 5 SDB5	4 MSG Register 4 INTER- RUPT REQ. egister 4 SDB4	Register 3 C/D 3 PHASE MATCH 3 SDB3	2 Ī/O 2 BUSY ERROR 2	1 SEL 1 ATN	0 Parit 0 Ack				



initiator to detect that the target device has changed to a different information transfer phase. When the L5380/53C80 detects a phase mismatch, PHASEMATCH is reset, and information transfer to or from the SCSI bus is inhibited.

#### R5 Bit 2 — Busy Error

This bit can only be set if the Monitor Busy bit (R2 bit 2) is set. When set, Busy Error indicates that the BSY pin has been false for a period at least equal to a bus settle delay (400 ns). When the Busy Error condition is detected, all SCSI signal pins are disabled, and the DMAMODE bit (R2 bit 1) and bits 5-0 of the Initiator Command Register are reset. Busy Error can be reset by a read to the Reset Error/Interrupt Register (Register 7).

#### R5 Bits 1, 0 — $\overline{ATN}$ , $\overline{ACK}$

Like the Current SCSI Control Register, these bits provide a means for the CPU to directly monitor the state of the SCSI bus control signals. The SCSI control lines are not actually registered, but gated directly onto the CPU bus whenever Address 5 is read by the CPU. The value of each bit position represents the complement of the corresponding (low true) SCSI Signal Pin.

#### **READ ADDRESS 6 Input Data Register**

This register acts as a temporary holding register for information received from the SCSI data bus during DMA transfers (DMAMODE bit, R2 bit 1 is set). In the initiator mode, the L5380/53C80 latches the SCSI data when  $\overline{\text{REQ}}$  goes active. In the target mode, data is latched when  $\overline{ACK}$  goes active. The contents of this register represent the negation of the low-true SCSI data. The contents of the SCSI Input Data Register are gated onto the CPU data bus when DACK and IOR are simultaneously true, or by a CPU read of location 6. Note that DACK and  $\overline{CS}$  must never be active simultaneously in order to prevent conflicting read operations. Parity may optionally be checked on the data as it is loaded into this register.

#### **READ ADDRESS 7 Reset Error/Interrupt Register**

This is a dummy register. Reads to this location are detected and used to reset the Interrupt Request Latch (IRO signal) and the PARITY ERROR, INTERRUPT REQUEST, and BUSY ERROR latches (visible as bits 5, 4, and 2 of Register 5).

#### INTERRUPTS

The L5380/53C80 generates interrupts to the CPU by setting the Interrupt Request Latch, which directly drives the IRQ (Interrupt Request) line. The IRO output will reflect the state of the Interrupt Request Latch under all conditions except when Testmode (R1 bit 6) is active, when it is in a high impedance state. The Interrupt Request Latch may be reset by reading Address 7, the Reset Error/Interrupt Register. A read of this location also resets several error condition latches as discussed in the section on "Internal Registers".

Interrupts may be caused by any of six conditions, most of which may be masked by resetting enable bits in the appropriate registers. The following sections describe each interrupt type, its cause, and how it may be reset. Upon receiving an interrupt, the CPU may read the Current SCSI Control Register (R4) and the DMA Status Register (R5) to determine the cause of the interrupt. While the following discussions indicate the expected values of these registers following an interrupt, it is recommended that bits in these registers which are not germane to determining the cause of an interrupt be masked off in firmware prior to implementing a comparison. A typical operational sequence for an interrupt service routine is given at the end of this section.

## SCSI Bus Controller

#### **SCSI Bus Reset Interrupt**

A SCSI Bus Reset Interrupt occurs when the SCSI  $\overline{RST}$  signal becomes active. This may be due to another SCSI device driving the RST line, or because the Assert RST bit (R1 bit 7) has been set, causing the L5380/53C80 to drive the SCSI RST line. The value of the SCSI  $\overline{\text{RST}}$  line is visible as R4 bit 7: however, this line is not latched and therefore may have changed state by the time the CPU responds to the interrupt and polls this location. For this reason, a SCSI Bus Reset Interrupt should be assumed if no other interrupt condition is active when reading Registers 4 and 5.

The SCSI Bus Reset Interrupt is nonmaskable. The expected read values for the Current SCSI Control Register and the DMA Status Register upon encountering this interrupt are given in Table 4.

#### Selection/Reselection Interrupt

A Selection/Reselection Interrupt occurs when the SCSI SEL signal becomes active, the SCSI bus matches the bit set in the ID Select Register, and  $\overline{BSY}$  has been false for at least a bus settle delay. When the  $\overline{I}/O$  pin is asserted, the interrupt should be interpreted as a reselection. The Selection/Reselection Interrupt may be masked by resetting all bits in the ID Select Register. The expected read values for the Current SCSI Control Register and the DMA Status Register upon encountering this interrupt are given in Table 4.

#### Loss of Busy Interrupt

A Loss of Busy Interrupt occurs when the SCSI BSY signal has been inactive for at least a bus settle delay (400 ns). The Loss of Busy Interrupt may be masked by resetting the Monitor Busy bit (R2 bit 2). Resetting Monitor Busy also prevents the Busy Error latch (Read R5 bit 2) from being set. The expected read values for the Current

SCSI Bus Controller

SCSI Control Register and the DMA Status Register upon encountering this interrupt are given in Table 4.

#### **Phase Mismatch Interrupt**

A Phase Mismatch Interrupt occurs when the DMAMODE bit (R2 bit 1) is set, REO is active on the SCSI bus, and the SCSI phase signals  $\overline{\text{MSG}}$ ,  $\overline{\text{C}}/\text{D}$ , and  $\overline{I}/O$  do not match the corresponding bits in the Target Command Register. This interrupt is intended for use by the initiator to detect a change of phase by the target during a DMA transfer. When operating as a target, the SCSI phase lines will normally be asserted via the Target Command Register, so no phase mismatch will be generated unless another SCSI device is erroneously driving the phase lines to an unintended state.

The result of the continuous comparison of the SCSI phase lines to the Target Command Register contents is visible as the Phase Match bit (Read R5 bit 3). This flag operates irrespective of the state of DMAMODE and REQ. As long as a phase mismatch condition persists, the L5380/53C80 is prevented from recognizing active REQ inputs, and SCSI output data drivers are disabled.

The Phase Mismatch Interrupt is nonmaskable, however it will only occur when operating in DMAMODE. The expected read values for the Current SCSI Control Register and the DMA Status Register upon encountering this interrupt are given in Table 4.

#### **Parity Error Interrupt**

A Parity Error Interrupt occurs when incorrect parity is detected during a read of the SCSI bus. Parity checking occurs under the following conditions: Parity is checked during a programmed I/O read of the Current SCSI Data Register (Read R0), when CS and IOR are active and the A2-0 lines are 000. Parity is also checked during DMA read operations (DMAMODE bit, R2 bit 1 is set) when ACK is active for target receive, or REQ is active for initiator receive. The Parity Error latch is set when parity error checking is enabled and one of the above parity error conditions is encountered. This latch is

ead A	ddress 4	- Curre	ent SCS	Contro	ol Registe	r	
7	6	5	4	3	2	1	0
RST	BSY	REQ	MSG	C/D	Ī/O	SEL	PARIT
SCSI E	Bus Reset	Interrup	t				
Х	0	0	0	0	0	0	0
Select	ion/Resel	ection In	terrupt				
0	0	0	X	X	1=RESEL	1	Х
Loss o	of Busy In	terrupt					
0	0	0	0	0	0	0	0
Phase	Mismatcl	h Interrup	ot				
0	1	1	Х	Х	X	0	X
Parity	Error Inte	errupt					
0	Х	Х	Х	Х	X	Х	X
End of	DMA Inte	ərrupt					
0	1	Х	Х	Х	X	0	X

#### Read Address 5 — DMA Status Register

7	6	5	4	3	2	1	.0			
END OF DMA	DMA REQ	PARITY ERROR	INTER- RUPT REQ	PHASE MATCH	BUSY ERROR	ATN	ACK			
SCSI B	SCSI Bus Reset Interrupt									
0	0	0	1	1	0	0	0			
Selecti	on/Resel	ection Int	terrupt							
0	0	0	1	X	0	Х	0			
Loss o	f Busy In	terrupt								
0	0	0	1	Х	1	0	0			
Phase	Mismatc	h Interrup	ot							
0	0	0	1	0	Х	Х	0			
Parity	Error Inte	errupt								
Х	Х	1	1	Х	Х	Х	X			
End of	DMA Inte	errupt								
1	0	0	1	Х	0	0	X			
		d		L	1		1			

6



visible as bit 5 of the DMA Status Register (Read R5). The Parity Error Interrupt may be masked and setting of the Parity Error latch prevented by resetting the Enable Parity Check bit (Write R2 bit 5). The Parity Error latch can be reset by reading the Reset Error/Interrupt Register (Read R7). The expected read values for the Current SCSI Control Register and the DMA Status Register upon encountering this interrupt are given in Table 4.

#### **End of DMA Interrupt**

An End of DMA Interrupt occurs when a valid EOP (End of Process) signal is detected during a DMA transfer. EOP is valid when EOP, DACK, and either IOR or IOW are simultaneously asserted for the minimum specified time. EOP inputs not occurring during I/O read or write operations are ignored.

The End of DMA latch is set whenever the DMAMODE bit (R2 bit 1) is set and a valid  $\overline{\text{EOP}}$  is received. This latch is visible as bit 7 of the DMA Status Register (Read R5). The End of DMA Interrupt may be masked by resetting the Enable EODMA Interrupt bit (Write R2 bit 3). This bit does not affect the End of DMA latch, however. The End of DMA latch can be reset by resetting the DMAMODE bit in the Mode Register. The expected read values for the Current SCSI Control Register and the DMA Status Register upon encountering this interrupt are given in Table 4.

#### DATA TRANSFERS

The L5380/53C80 supports programmed I/O under CPU control or DMA transfer via a DMA controller when transferring information to and from the SCSI data bus. Programmed I/O can be implemented entirely in firmware or using minimum external logic for accessing the appropriate registers. Under DMA control, the L5380/53C80's DMA interface logic and internal state machines provide the necessary control of the REQ-ACK handshake. Each type of transfer is fully described in the following sections.

#### **Programmed I/O**

Two forms of programmed I/O are supported by the L5380/53C80. For normal programmed I/O, the SCSI handshake is accomplished by setting bits in the Initiator or Target Command registers to assert SCSI control lines, and polling the Current SCSI Control and DMA Control registers for the appropriate responses. Since for this method the control is contained in firmware, the cycle times are relatively slow. It is most appropriate

## **SCSI Bus Controller**

for transferring small blocks of data such as SCSI command blocks or messages, where the overhead of setting up a DMA controller could be significant.

#### Pseudo DMA

An alternate method of programmed I/O allows the state machines of the L5380/53C80 to handle the SCSI handshake, thereby improving performance in systems which do not employ a hardware DMA controller. To implement Pseudo DMA, the DMAMODE bit is set. The CPU polls the DRQ bit in the DMA Control Register to determine when a byte should be written to or read from the

TABLE 5. TYPICAL INTERRUPT	SERVICE ROUTINE POLLING SERVICE
Read Address 5 > TEMP	: Read DMA Status Reg to variable TEMP
IF TEMP "AND" HEX (10) = 0 THEN GO TO NEXT DEVICE	: IRQ not active, so L5380/L53C80 was not the source of this interrupt
TEMP "AND″ HEX (AC) → TEMP	: Mask off irrevelant bits
IF TEMP > HEX (7F) THEN GO TO EODMA	: End of DMA Interrupt
IF TEMP > HEX (1F) THEN GO TO PARERR	: Parity Error Interrupt
IF TEMP > HEX (03) THEN GO TO BYSERR	: Loss of Busy Interrupt
IF TEMP = HEX (00) THEN GO TO PHASERR	: Phase Mismatch Interrupt
Read Address 4 → TEMP	: Read Current SCSI Control Reg to variable TEMP
TEMP "AND″ HEX (06) → TEMP	: Mask off irrevelant bits
IF TEMP = HEX (06) THEN GO TO RESEL	: Reselection Interrupt
IF TEMP = HEX (02) THEN GO TO SEL	: Selection Interrupt
IF TEMP = HEX (00) THEN GO TO RESET	: SCSI Bus Reset Interrupt



L5380/53C80. When reading or writing, external logic must be used to decode the L5380/53C80 location and produce  $\overline{DACK}$ , since it is used by the internal state machines. Also,  $\overline{CS}$  must be suppressed since it may not be asserted simultaneously with  $\overline{DACK}$ .

#### Normal DMA Mode

Normal DMA mode is obtained when the DMAMODE bit is set but the Blockmode bit is reset. The DMA process is started by writing to the Start DMA Send, Start DMA Initiator Receive, or Start DMA Target Receive locations as appropriate. Once started, the internal state machines of the L5380/53C80 manage the REQ -ACK handshake protocol, as well as the DRQ-DACK handshake with the DMA controller.

The L5380/53C80 will assert DRQ whenever it is ready to transfer a byte to or from the DMA controller. In response to DRQ, the controller asserts  $\overline{DACK}$  and  $\overline{IOR}$  to read the byte, or  $\overline{DACK}$  and  $\overline{IOW}$  to write a byte to the L5380/53C80. For write operations, the byte is latched at the rising edge of the logical AND of  $\overline{DACK}$  and  $\overline{IOW}$ . The transfer can be terminated by asserting  $\overline{EOP}$  during a read or write operation, or by resetting the DMAMODE bit.

#### Block DMA Mode

When the Blockmode bit is set, the DMA handshake is no longer dependent on interlocked DRQ-DACK cycles. Instead, the DMA controller may be allowed to free-run, with data flow throttled by inserting "wait-states" in the DMA transfer to or from the L5380/53C80. Wait-states, which are idle clock cycles inserted during the I/O read or write operation, are inserted by the DMA controller until the READY output of the L5380/ 53C80 goes true, allowing the bus cycle to conclude. The READY output will be deasserted under the following conditions: For send operations, READY will be false whenever the Output Data Register contains a byte which has not been transferred over the SCSI bus. This allows the DMA controller to access RAM to fetch the next byte, but postpones the end of the CPU bus cycle until the previous byte has been transferred, freeing the Output Data Register to receive it.

For receive operations, READY will be false whenever the Input Data Register is empty. This allows the DMA controller to address the RAM for a write operation, but postpones the end of the CPU bus cycle until the incoming byte is stored in the Input Data Register and is available on the CPU bus.

Note that when blockmode is employed, DACK may optionally remain asserted throughout the DMA transfer, since it is not used in an interlocked DMA handshake (Its interlock function is replaced by IOR or IOW). Also, DRQ will be asserted in the normal way when operating in blockmode. To gain the abovementioned performance benefits, it should be used only to initiate the first byte transfer, with READY used to throttle succeeding transfers. This methodology is compatible with DMA controllers such as the Intel 8237 and AMD Am9516/9517.

In summary, blockmode operation offers the potential for improved transfer rates by overlapping the DMA memory access with the SCSI transfer. This is of particular value when used with DMA controllers capable of "flyby" operation, where the data is transferred directly from memory to the peripheral, and does not pass through the DMA controller itself. This transfer rate gain is achieved at the expense of locking up the CPU bus for a time equal to the SCSI transit time of the entire block. **SCSI Bus Controller** 

This may be strongly preferable in some systems where net disk access time is a crucial performance factor. Also, the time required to arbitrate for the CPU bus on a byte-by-byte basis may well be longer than the cycles wasted waiting for SCSI transfers to take place, especially with fast peripherals which operate from a high speed sector buffer.

#### **Terminating DMA Transfers**

DMA transfers, either normal or blockmode, may be terminated in a number of ways. The following sections describe these methods, along with providing information about correct sequencing of various signals to effect a clean exit from a DMA process.

#### **EOP** Signal

The EOP signal is usually generated by a DMA controller to indicate that its transfer counter has decremented to zero. In order to be recognized by the L5380/53C80, it should be asserted simultaneously with the  $\overline{DACK}$  and IOR or IOW signals corresponding to the last byte in the transfer. Note that in the case of send operations, asserting  $\overline{\text{EOP}}$  indicates to the L5380/53C80 that SCSI transfers should cease after transmission of the byte loaded while EOP is asserted. In order to determine when this last byte has actually been sent, the Last Byte Sent flag in the Target Command Register may be examined. This flag is not present in the NCR implementation of the 5380, but is available in the 53C80, a nonpin-compatible variant. The  $\overline{\text{EOP}}$ input does not reset the DMAMODE bit, but after transmission of the last byte causes the internal state machine to return to an idle condition, so that no further SCSI handshaking will occur until another transmission is explicitly initiated. Note that the NCR version of the 5380, upon receiving an  $\overline{EOP}$ , will stop asserting DRQ, but will continue to issue ACK in response to additional REQ inputs,



potentially causing data loss if the target initiates another data transmission without an intervening phase change. The L5380/53C80 prevents this spurious DMA handshake from occurring.

#### **DMA Mode Bit**

Resetting the DMAMODE bit in the Mode Register causes a hard reset of the internal DMA state machines, and thus an effective termination of a DMA transfer. Since unlike the EOP case the state machine is not allowed to exit gracefully, care must be taken in the timing of DMAMODE reset.

For receive operations, the DMAMODE bit should be reset after the last DRQ is received, but prior to asserting DACK to prevent an additional  $\overline{\text{REQ}}$  or  $\overline{\text{ACK}}$  from occurring. For normal DMA mode, resetting this bit will cause DRO to go inactive. However, the last byte received remains in the SCSI Input Data Register and may be read either by the normal DACK and IOR DMA read or using a CPU read of Address 6. For blockmode DMA, READY will remain asserted when DMAMODE is reset, allowing the DMA controller to retrieve the last byte in the normal fashion. The NCR version of the 5380 fails to keep READY asserted when DMAMODE is reset, potentially causing deadlock on the CPU bus.

#### **Bus Phase Mismatch**

When operating in DMAMODE as an initiator, a bus phase mismatch can be used to terminate a data transfer. If the  $\overline{C}/D$ ,  $\overline{I}/O$ , and  $\overline{MSG}$  lines fail to match the corresponding bits in the Target Command Register, it will prevent recognition of  $\overline{REQ}$ , and will disable the SCSI data and parity output drivers. Also, when  $\overline{REQ}$  becomes active, an interrupt will be generated. Because  $\overline{REQ}$  is not recognized, the effect is to stop the DMA transfer, although the state machine does not return to idle until either DMAMODE is reset or a valid  $\overline{EOP}$  is received.

One caution should be observed when using phase changes to end DMA transfers: While this method does not require the initiator to keep a transfer counter, it depends on the target causing a phase change between any two consecutive information transfer phases. Since this is not required by the protocol, it must be guaranteed by the target software. Otherwise the target may begin a new information transfer without the initiator recognizing the boundary between the two.

#### ARBITRATION

The L5380/53C80 contains on-chip hardware to assist in arbitrating for the SCSI bus. This arbitration logic cooperates with the host firmware to effect SCSI arbitration, as described in the following paragraphs:

The SCSI arbitration timeline begins with detection of a bus free condition at time to. Bus free is defined as  $\overline{BSY}$ and SEL inactive for at least a bus settle delay (400 ns). Following the bus settle delay, the SCSI device must wait an additional bus free delay of 800 ns, for a total of 1200 ns after to, prior to driving any signal. Thus a minimum of 1200 ns must elapse from initial deassertion of BSY to the beginning of an arbitration attempt. A final constraint is that arbitration may not begin if more than a bus set delay (1800 ns) has elapsed since  $\overline{BSY}$ became active (arbitration began), corresponding to 2200 ns after to.

The CPU indicates a desire to arbitrate by setting the Arbitrate bit (R2 bit 0). When Arbitrate is set, the L5380/53C80 will monitor the state of BSY and SEL to detect a bus free condition. The actual implementation uses an internal delay line to provide a time reference for detection of a bus free condition. This delay is nominally 800 ns during which BSY and SEL must be inactive. This time represents the center of the window between the Bus Settle Delay (400 ns)

## **SCSI Bus Controller**

and the Bus Free Delay (400 + 800 = 1200 ns). When Bus Free is detected, the L5380/53C80 waits for an additional time of nominally 900 ns (1700 ns nominal since to) and asserts BSY and the contents of the Output Data Register. This time represents the center of the 1200 ns–2200 ns window between the earliest and latest legal arbitration attempt. Since the actual delays are process and temperature dependent, they will vary in practice, but will always remain well within the specified limits.

Once arbitration has begun ( $\overline{BSY}$  and the Output Data Register asserted,) the Arbitration In Progress bit (R1 bit 6) will be set, allowing the CPU to detect the fact that arbitration has begun. The CPU should then wait one arbitration delay (2.2 µs) before reading the bus to determine whether arbitration has been won or lost. The Lost Arbitration bit (R2 bit 7) will be active if the L5380/53C80 has detected SEL active on the SCSI bus, indicating that another SCSI device has declared itself the winner of the arbitration. SEL active also disables the SCSI output drivers, allowing the winning arbitrator to proceed with its transfer.

#### **BUG FIXES/ENHANCMENTS**

The NCR5380 and the Am5380 have some architectural bugs, both published and unpublished. The **LOGIC Devices L5380/53C80** was designed to eliminate these bugs while maintaining pin and architectural compatibility. A list of these errors along with solutions implemented in the L5380/ 53C80 is itemized below.

1. When executing blockmode DMA send operations, the READY signal is intended to insert memory wait states as a mechanism to throttle data transfer, with the DMA controller in a free-running loop. The NCR/ Am5380 erroneously allows the contents of the Output Data Register to be overwritten by subsequent bytes prior to acknowledgment of the 6

L5380/53C80



current byte by the SCSI receiver. This causes loss of data when operating in blockmode if the sender's DMA cycle is faster than the receiver's.

2. Assertion of EOP during blockmode DMA transfers fails to cause assertion of READY in the NCR/Am5380. This may prevent the CPU from becoming bus master and can result in lockup of the CPU bus in a not-ready state. In block DMA send mode when EOP is received, the L5380/53C80 reasserts READY immediately after transmitting the final byte. For receive mode, READY is asserted immediately.

3. When a valid EOP is detected, the NCR/Am5380 prevents assertion of additional DRQ's, but continues to respond to SCSI handshakes. This means that additional data transmitted without phase change may be lost. The L5380/53C80, like the NCR/Am5380 remains in DMAMODE after an EOP. However, the internal state machine returns to an idle condition and does not respond to additional SCSI handshake attempts until another data transfer is explicitly initiated.

4. When operating as an initiator in DMAMODE, the NCR/Am5380 leaves ACK asserted after receipt of a valid EOP, requiring the CPU to deassert it. When a valid EOP is detected, the L5380/53C80 deasserts ACK properly.

5. If the NCR/Am5380 is not terminated on the SCSI side, the floating  $\overrightarrow{\text{RST}}$  pin will cause spurious interrupts. The L5380/53C80 contains internal high value pullups to set unterminated SCSI pins to the inactive state.

6. During DMA send operations, when a valid EOP signal is received by the NCR/Am5380, no convenient indication exists to indicate that the last byte of data (loaded simultaneously with EOP) has in fact been successfully transmitted. The L5380/53C80 provides Last Byte status bit mapped to bit 7 of the Target Command Register. This bit will be set after a valid EOP has occurred, and the final byte has been transmitted successfully.

7. During the reselection phase, the NCR/AM5380 may reset the reselection interrupt if the contents of the Target Command Register do not match the current SCSI bus phase. The L5380/53C80 does not spuriously reset this interrupt.

## **SCSI Bus Controller**

8. In the NCR/Am5380, the phase mismatch interrupt is captured in an edge triggered fashion on the active edge of REQ. During reselection, this interrupt might not be generated even though a phase change has occurred. The reason for this is as follows:

- The initiator DMAMODE bit must be set in order to receive a phase-match interrupt.
- However, the DMAMODE bit cannot be set unless BSY is active.
- BSY will be driven active by the target only after the relesection has occurred.
- Once BSY has been asserted by the target, it may then assert REQ before the initiator has set the DMAMODE bit, and the initiator will then fail to generate an interrupt.

The L5380/53C80 interrupt latch will be set if a phase mismatch condition exists when the later of REQ or DMAMODE become active. In this way, the mismatch will always be detected, even if the target asserts REQ before the initiator sets DMAMODE.



## L5380/53C80

## **SCSI Bus Controller**

MAXIMUM RATINGS	Above which useful life may l	be impaired		

Storage temperature	–65°C to +150°C
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Output voltage	0.0 V to <b>V</b> cc
Input voltage	0.0 V to +5.5 V
IOL Low Level Output Current (SCSI Bus)	48 mA
IOL Low Level Output Current (other pins)	
IOH High Level Output Current (other pins)	–4 mA


PERATING CONDITIONS To meet specified electrical and switching characteristics					
Mode	Temperature Range (Ambient)	Supply Voltage			
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.25 \text{ V}$			
Active Operation, Military	–55°C to +125°C	$4.50 \text{ V} \le \text{V}_{\text{CC}} \le 5.50 \text{ V}$			

0	Developmenter	Test Osedition		<b>T</b>		
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
Vi∟	Input Low Voltage		0.0		0.8	v
<b>V</b> ін	Input High Voltage		2.0		Vcc	v
<b>V</b> ol	Output Low Voltage (SCSI bus)	Vcc = Min, Io∟ = 48 mA			0.5	v
<b>V</b> ol	Output Low Voltage (other pins)	VCC = Min, IOL = 8 mA			0.5	V
<b>V</b> он	Output High Voltage (other pins)	Vcc = Min, Iон = -4 mA	3.5			v
lin	Input Current*	Vcc = Max, VIN = 0 - Vcc (SCSI bus)			65	μA
lin	Input Current*	Vcc = Max, VIN = 0 - Vcc (other pins)			20	μA
Icc	Supply Current	Vcc = Max, VIH = 2.4, VIL = 0.4, 4 MHz cycle, No Load, No Termination		10	20	mA
Icc	Supply Current Quiescent	Same as above, inputs stable			1.0	mA

\*Not tested at low temperature extreme.


### L5380/53C80

## **SCSI Bus Controller**



## SWITCHING CHARACTERISTICS


Arbitration Timing (ns — except where noted)								
			L5380/	53C80-				
		Comm	nercial	Military				
Symbol	Parameter	Min	Max	Min	Max			
T1	BSY False Duration to Detect Bus Free Condition	0.4 µs	1.2 µs	0.4 µs	1.2 µs			
T2	SCSI Bus Clear (High Z) from BSY False		1.2 µs		1.2 µs			
Т3	Arbitrate (BSY and SCSI ID Asserted) from BSY False (Bus Free Detected)	1.2 µs	2.2 µs	0.8 µs	2.4 µs			
T4	SCSI Bus Clear (High Z) from SEL True (Lost Arbitration)		60		60			






## L5380/53C80

CPU WRITE CYCLE TIMING (ns)							
			Comm	Military			
		2 Mbytes/sec		4 Mbytes/sec		2 Mbytes/se	
Symbol	Parameter	Min	Max	Min	Max	Min	Max
T1	Address Setup to Write Enable	10		5		10	
T2	Address Hold from End of Write Enable	5		5		5	
ТЗ	Width of Write Enable	40		20		40	
T4	Data Setup to End of Write Enable	20		5		20	
T5	Data Hold from End of Write Enable	10		5		10	




CPU F	READ CYCLE TIMING (ns)				and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second sec			
			Commercial					
Symbol	Parameter	2 Mby	2 Mbytes/sec		4 Mbytes/sec		2 Mbytes/sec	
		Min	Max	Min	Max	Min	Max	
T1	Address Setup to Read Enable	10		5		10		
T2	Address Hold from End of Read Enable	5		5		5		
T3	Data Access Time from Read Enable		50		20		50	





	· · · · · · · · · · · · · · · · · · ·		Commercial				
		2 Mby	2 Mbytes/sec		4 Mbytes/sec		tary tes/sec
Symbol	Parameter	Min	Max	Min	Max	Min	Max
	The following apply	for all DMA Mo	odes				
T1	DRQ False from Write Enable (concurrence of IOW and DACK)		60		30		60
T2	Width of Write Enable (concurrence of IOW and DACK)	60		20		60	
T4	Data Setup to End of Write Enable	20		5		20	
T5	Data Hold from End of Write Enable	15		5		15	
T6	Concurrent Width of EOP, IOW, and DACK	50		20		50	
Т9	REQ False to ACK False		90		45		90
T13	End of Write Enable to Valid SCSI Data		65		45		65
T14	SCSI Data Setup Time to ACK True	60		65		60	
	The following apply for N	Iormal DMA M	ode only				
T7	REQ False to DRQ True		60		30		60
T8	DACK False to ACK True (REQ True)		140		140		140
T10	REQ True to ACK True (DACK False)		70		35		70
	The following apply for	Blockmode DM	/A only				
ТЗ	IOW Recovery Time	40		20		40	
T8	IOW False to ACK True (REQ True)		140		140		140
T10	REQ True to ACK True (IOW False)		70		35		70
T11	REQ False to READY True		60		30		60
T12	IOW False to READY False		70		35		70



Peripheral Products




## L5380/53C80

6

## **SCSI Bus Controller**

		Commercial				Military		
	Parameter	2 Mbytes/sec		4 Mbytes/sec		2 Mbytes/see		
Symbol		Min	Max	Min	Max	Min	Max	
	The following apply for	all DMA Mo	des					
T1	DRQ False from Concurrence of IOR and DACK		60		30		60	
Т3	Data Access Time from Concurrence of IOR and DACK		60		20		60	
T4	Concurrent Width of EOP, IOR, and DACK	50		20		50		
T7	REQ True to ACK True		70		35		70	
T12	SCSI Data Setup Time to REQ True	20		5		20		
T13*	SCSI Data Hold Time from REQ True	15		10		15		
	The following apply for Nor	mal DMA Mo	ode only					
T5	REQ True to DRQ True		60		30		60	
T6	DACK False to ACK False (REQ False)		90		55		90	
Т8	REQ False to ACK False (DACK False)		80		55		80	
	The following apply for Bl	ockmode DN	IA only					
T2	IOR Recovery Time	40		20		40		
T6	IOR False to ACK False (REQ False)		90		45		90	
T8	REQ False to ACK False (IOR False)		80		45		80	
Т9	REQ True to READY True		60		30		60	
T10	READY True to CPU Data Valid		15		15		15	
T11	IOR False to READY False		70		35		70	




## Peripheral Products




## L5380/53C80

				Military				
Symbol		2 Mby	2 Mbytes/sec		4 Mbytes/sec		2 Mbytes/sec	
	Parameter	Min	Max	Min	Max	Min	Max	
	The following apply	for all DMA Mo	odes					
T1	DRQ False from Write Enable (concurrence of IOW and DACK)		60		30		60	
T2	Width of Write Enable (concurrence of IOW and DACK)	60		20		60		
T4	Data Setup to End of Write Enable	20		5		20		
T5	Data Hold from End of Write Enable	15		5		15		
T6	Concurrent Width of EOP, IOW, and DACK	50		20		50		
T9	ACK True to REQ False		90		45		90	
T13	End of Write Enable to Valid SCSI Data		60		45		60	
T14	SCSI Data Setup Time to REQ True	60		65		60		
	The following apply for N	Normal DMA M	ode only					
T7	ACK True to DRQ True		60		30		60	
T8	DACK False to REQ True (ACK False)		130		130		140	
T10	ACK False to REQ True (DACK False)		70		35		70	
	The following apply for	Blockmode DI	/A only					
T3	IOW Recovery Time	40		20		40		
T8	IOW False to REQ True (ACK False)		130		130		140	
T10	ACK False to REQ True (IOW False)		70		35		70	
T11	ACK True to READY True		60		30		60	
T12	IOW False to READY False		70		35		70	






DIVIA	Read Target Receive Timing (ns)		Comm	oroial		Alia Naii	ton/
		2 Mbytes/sec		4 Mbytes/sec		Military 2 Mbytes/sec	
Symbol	Parameter	Min	Max	Min	Max	Min	Max
	The following apply for	all DMA Mo	des				
T1	DRQ False from Concurrence of IOR and DACK		60		30		60
Т3	Data Access Time from Concurrence of IOR and DACK		60		20		60
T4	Concurrent Width of EOP, IOR, and DACK	50		20		50	
T7	ACK True to REQ False		70		45		70
T12	SCSI Data Setup Time to ACK True	20		10		20	
T13*	SCSI Data Hold Time from ACK True	15		10		15	
	The following apply for Nor	mal DMA M	ode only				
T5	ACK True to DRQ True		60		30		60
T6	DACK False to REQ True (ACK False)		90		45		90
Т8	ACK False to REQ True (DACK False)		80		45		80
	The following apply for Blo	ockmode DN	IA only				
T2	IOR Recovery Time	40		20		40	
Т6	IOR False to REQ True (ACK False)		90		45		90
Т8	ACK False to REQ True (IOR False)		80		45		80
Т9	ACK True to READY True		60		30		60
T10	READY True to CPU Data Valid		15		15		15
T11	IOR False to READY False		70		35		70










6







Ordering Information

Video Imaging Products

Arithmetic Logic Units & Special Arithmetic Functions

Multipliers & Multiplier-Accumulators

Register Products

6

7

## Quality and Reliability

**Peripheral Products** 

- Technology and Design Features
  - Package Information
    - Product Listing
      - Sales Offices



## Quality and Reliability

Copies of the LOGIC Devices **"Quality Assurance Program Manual"** and **"Reliability Manual"** may be obtained from LOGIC Devices by contacting our applications group at (408) 737-3346 between 8:00 AM and 6:00 PM Pacific time, Monday through Friday.





Technology and Design Features	8
Quality and Reliability	-7
Peripheral Products	6
Register Products	5
Multipliers & Multiplier-Accumulators	
Arithmetic Logic Units & Special Arithmetic Functions	S
Video Imaging Products	-2
Ordering Information	

## **Technology and Design Features**

- 9 **Package Information** 
  - 10 **Product Listing** 
    - Sales Offices



# Technology and Design Features

TEC	CHNOLOGY AND DESIGN FEATURES	. 8-1	l
]	Latchup and ESD Protection	. 8-3	3
]	Power Dissipation in LOGIC Devices Products	. 8-7	7





# Latchup and ESD Protection

Latchup is a destructive phenomenon which was once common in CMOS circuits but has now been largely eliminated by improved circuit design techniques. Latchup takes place because of the existence in CMOS of an inherent PNPN or NPNP structure between VCC and ground. Either of these two can form a pair of transistors connected so as to form a positive feedback loop, with the collector of one transistor driving the base of the other. The result is a low-impedance path from VCC to ground, which cannot be interrupted except by the removal of power. This condition can be destructive if the area involved is sufficiently large to dissipate excessive power. One example of the formation of such a structure is shown in Figure 1. The equivalent circuit is shown in Figure 2.

As shown in Figure 1, the N+ regions which form the source and drain of an N-channel MOS transistor also act as the emitters of a parasitic NPN transistor. The P-well forms the base region and the N-substrate is the collector. The current gain of this transistor is relatively high because it is formed vertically and therefore the base width is quite small. This is especially true of fine-geometry CMOS processes which tend to have very shallow wells to reduce sidewall capacitance. The P+ region in the well is called a "well tap" and is present to form a low-resistance connection between the well and ground. The source region cannot serve this function because it forms a diode between the N+ source and the P-well.

Also shown in Figure 1 is an additional parasitic PNP transistor. The source and drain regions of the Pchannel MOS device form the emitters, the N-substrate is the base, and the P-well is the collector. This transistor is a PNP, and generally has a beta ( $\beta$ ) much less than 1 since it is formed laterally and the gate region is relatively large. Like the vertical NPN, it can have multiple emitters. The N+ region tied to VCC in the substrate functions similarly to the well tap discussed above.

Note that the base of the NPN and the collector of the PNP are a common region (the P-well), and similarly the base of the PNP and the collector of the NPN are common (the N-substrate). Thus, the PNPN structure necessary for latchup is formed. Also, due to the the physical distance between the well and substrate taps and the base regions which they attempt to contact, a small resistance exists between the base regions and their respective well taps, denoted RS (substrate) and Rw (well).

Latchup begins when a perturbation causes one of the bipolar transistors to turn on. An example would be excursion of the output pad below ground or above VCC due to transmission-line ringing. If the pad goes more than 0.7 V below ground, the NPN will turn on since its base is at approximately ground potential. The NPN's collector current will cause a voltage drop across RS, the bulk substrate resistance. This voltage drop turns on the PNP.

The PNP transistor's collector current forces a similar voltage drop across Rw, the well resistance. This raises the base voltage of the NPN above ground and can cause the NPN to continue to conduct even after the output pad returns to a normal voltage range. In this case, the current path shifts to the grounded emitter.

Note that any effect which can cause a transient turn-on of either transistor can cause the latchup process.

8-3

Common causes include:

- 1. Ringing of unprotected I/O pins outside the ground to VCC region.
- 2. Radiation-induced carriers generated in the base of the bipolar transistors.
- Hot-powerup of the device, with inputs driven HIGH before VCC is applied.
- 4. Electrostatic discharge.


#### PROTECTING AGAINST LATCHUP


Latchup, while once a severe problem for CMOS, is now a relatively wellunderstood phenomenon. In order for latchup to occur, the product of the current gains of the two parasitic transistors must exceed 1. Thus, the primary means for avoiding latchup is the insertion of structures known as "guard rings" around all MOS transistors (and other structures) likely to be subjected to latchupcausing transients. This includes output buffer transistors and any devices which form a part of the ESD protection network. These guard rings absorb current which would otherwise drive the base of the lateral device, and thus dramatically reduce its gain.

Since external electrical perturbations are the dominant cause of latchup in non-radiation environments, protecting the "periphery" of the chip is most important. Therefore, since guard rings require a lot of area, they are generally used only in critical areas such as those mentioned above.

As an additional protective measure, strict rules are enforced in the layout regarding the positioning of the substrate and well taps. They are spaced closely together throughout

02/17/94-LESD-A





the die, reducing the values of RS and RW. This makes it more difficult to develop the base drive necessary to regenerate the latchup condition.

Measurement of susceptibility to latchup is done by connecting a current source to an input or output of the device under test. By increasing the current forced to flow into the pin and noting the point at which latchup occurs, a measure of the device's ability to resist latchupinducing carrier injection is obtained. Note that depending on the device, the current source may require a rather large voltage compliance in order to provide an adequate test.

While early CMOS devices had a latchup trigger current of a few tens of milliamps, most current LOGIC Devices products typically can withstand more than 1 amp without latching. As a result, latchup is no longer a practical concern, except for

extreme conditions such as driving multiple inputs HIGH with a lowimpedance source during powerup of the device.

### ELECTROSTATIC DISCHARGE

Input protection structures on CMOS devices are used to protect against damage to the gate oxides of input transistors when accumulated static charge is discharged through a device. This charge can often reach potentials of several thousand volts. The input protection network is designed to shunt this charge safely to ground or VCC, bypassing the delicate MOS transistors.

Several features are required of a good input protection network. Since static discharge pulses exhibit very fast risetimes, it must have a very fast turn-on time. It must be capable of carrying large instantaneous currents without damage. It must prevent the voltage




at the circuit input from rising above approximately 10 V during the time when the several-thousand-volt discharge is shunted to ground. It must not create appreciable delay for fast edges which are within the 0-5 V input range. And finally, it must be well protected against latchup caused by inputs which are driven beyond the supply rails, injecting current into the substrate. Much research and experimentation has been devoted to optimizing the tradeoffs between these conflicting goals.

All LOGIC Devices products employ one of the three input protection structures shown in Figure 3. Most devices currently use the Type 1 input protection. This structure is designed to absorb very high static discharge energies and will draw substantial current from the input pin if driven beyond either supply rail. Hence, it provides a "hard" clamp. Besides its advantages for static protection, this clamp can effectively reduce undershoot energy, preventing oscillation of an unterminated input back above the 0.8 V VIL MAX level. This makes the circuit ideal for noisy environments and ill-behaved signals. This input structure may not be driven to a high level without power applied to the device, however. To do so would result in current flowing through the diode connected to the device's VCC rail, and supplying power to the entire board or system backward through the device VCC pin. This may overstress the bond wire or device metallization, resulting in failure.

The Type 2 structure employs a series resistor prior to the two clamp diodes. This results in a "soft" clamping effect. This structure will withstand the transient application of voltages outside the supply rails for brief periods without drawing excessive current. In contrast to the Type 1 structure, this circuit will provide only a modest reduction of the energy in an undershoot pulse. However, it is somewhat more tolerant of power-up sequences which cause the inputs to be driven before VCC is applied. In the course of routine product upgrades, devices employing this structure are being redesigned to use a Type 1 input protection.

The Type 3 structure uses a large area N-channel transistor (part of an opendrain output buffer) to protect the input. The drain-well junction of this device serves the function of a diode connected between the input and ground, protecting against negative excursions of the input. The avalanche breakdown of the output device serves to protect against positive pulses, giving the effect of a zener diode between the input and ground. This circuit is used only for inputs which are designed to have their inputs driven without power applied. The lack of a diode to VCC prevents sourcing of power from the inputs to the VCC supply.



# **Technology and Design Features**





# **Power Dissipation in LOGIC Devices Products**


In calculating the power dissipation of LOGIC Devices products, attention must be given to a number of formerly second-order effects which were generally ignored when dealing with bipolar and NMOS technologies. By far the dominant contributor to power dissipation in most CMOS devices is the effective current path from the supply to ground, created by the repetitive charging and discharging of the load capacitance. This is distinct from DC loading effects, which may also consume power. The power dissipated in the load capacitance is proportional to  $CV^2F$ , where C is the load capacitance, V is the voltage swing, and F is the switching frequency. This mechanism can frequently contribute 80% or more of the total device dissipation of a truly complementary device operating at a high clock rate.

The second contributor to the power dissipation of a CMOS device is the DC current path between VCC and ground present in the input level translators. These circuits are voltage amplifiers which are designed to convert worst case 0.8-2.0 V TTLcompatible input levels to 0 and 5 V internal levels. With 2.0 V applied to the input of most level translator circuits, about 1 mA will flow from the power supply to ground. A floating input will at best have similar results, and may result in oscillations which can dissipate orders of magnitude more power and cause malfunctioning of the device.

The power dissipation of input level translators exhibits a strong peak at about 1.4 V but is reduced substantially when the input voltage exceeds 3.0 V (see Figure 1). Fortunately, this voltage is easy to achieve in practice, even for bipolar devices with TTL I/O structures. These generally will produce a VOH of at least 3.5 V if not fully loaded. As a result, dissipation in the input structures is usually negligible compared to other sources.

Two further sources of power dissipation in CMOS come from the core logic. The sources of internal power dissipation are the same as those discussed for external nodes, namely repetitive charging of the parasitic load capacitances on each gate output, and the power drawn due to a direct current path to ground when gate input voltage levels transition through the linear region. In practice, the internal voltage waveforms are characterized by high edge rates and rail-to-rail swings. For this reason, the latter source of dissipation is usually negligible, unless NMOS or other noncomplementary logic design techniques have been used.

The capacitance of typical internal nodes in CMOS logic circuits are a few femtofarads. However, there can be thousands, or tens of thousands of such nodes. As a result, the core



### = Technology and Design Features



power dissipation is strongly dependent on the average rate at which these nodes switch (the "F" in CV<sup>2</sup>F). Fortunately, for most complex logic circuits, with non-pathological external stimulus only a small fraction of the logic nodes switch on any given cycle. For this reason, internal power is generally quite small for these device types. Exceptions include devices containing long shift registers or other structures which can exhibit high duty cycles on most internal nodes. These devices can dissipate significant power in the core logic if stimulated with alternating data patterns and clocked at a high rate.

To summarize, of the several contributors to power dissipation, the  $CV^2F$ power of the outputs is usually dominant. Because output loading is system-dependent, it is not possible for the manufacturer to accurately predict total power dissipation in actual use. As a result, LOGIC Devices extrapolates measured power dissipation values to a zero-load environment and publishes the resulting value. This value includes the effects of worst-case input and power-supply voltages, temperature, and stimulus pattern, but not CV<sup>2</sup>F. This value is weakly frequency dependent, and the frequency at which it is measured is published in the device data sheet. The maximum value is for worst-case pattern, and the typical is for a more random pattern and is therefore more representative of what would be experienced in actual practice.

A good estimate of total power dissipation in a particular system under worst-case conditions can be obtained by adding the calculated output power to the *typical* published figure. The output power is given by:

$$\frac{NCV^2F}{4}$$

where:

- N = the number of device outputs (divided by 2 to account for the assumption that on average, half of the outputs switch on any given cycle)
- C = the output load capacitance, per pin, given in Farads
- V = the power supply voltage
- F = the clock frequency (divided by 2 to account for the fact that a registered output can at most switch at only half the clock rate).

A less pessimistic estimate, appropriate for complex devices when reasonable input voltage levels and nonpathological patterns can be expected, would neglect the published value and use only the calculated value as given above.

### = Technology and Design Features



# Ordering Information1Video Imaging Products2Arithmetic Logic Units & Special Arithmetic Functions3Multipliers & Multiplier-Accumulators4Register Products5Peripheral Products6Quality and Reliability7

Technology and Design Features

- Product Listing
  - Sales Offices 11



PACKAG	E INFORMATION	
LOGIC I		
Thermal	Considerations	
Package		
Mechanica	al Drawings	
Ceramic	DIP (Ordering Code: C, I)	
C1	24-pin, 0.3" wide	
C2	20-pin, 0.3" wide	
C3	22-pin, 0.3" wide	
C4	24-pin, 0.6" wide	
C5	28-pin, 0.3" wide	
C6	28-pin, 0.6" wide	
C7	16-pin, 0.3" wide	
C8	18-pin, 0.3" wide	
C9	32-pin, 0.6" wide	
C10	28-pin, 0.4" wide	
C11	40-pin, 0.6" wide	
Sidebraz	ze, Hermetic DIP (Ordering Code: D, H)	
D1	24-pin, 0.6" wide	
D2	24-pin, 0.3" wide	
D3	40-pin, 0.6" wide	
D4	64-pin, 0.9" wide, cavity up	
D5	48-pin, 0.6" wide	
D6	64-pin, 0.9" wide, cavity down	
D7	20-pin, 0.3" wide	
D8	22-pin, 0.3" wide	
D9	28-pin, 0.6" wide	
D10	28-pin, 0.3" wide	
D11	28-pin, 0.4" wide	
Commer	rcial PGA (Ordering Code: E)	
E1	68-pin, cavity up	
E2	68-pin, cavity down	
E3	120-pin	
Ceramic	PGA (Ordering Code: G)	
G1	68-pin, cavity up	
G2	68-pin, cavity down	
G3	84-pin	
G4	120-pin	
Plastic J-	-Lead Chip Carrier (Ordering Code: J)	
J1	44-pin, 0.690" x 0.690"	
J2	68-pin, 0.990" x 0.990"	
J3	84-pin, 1.190" x 1.190"	
J4	28-pin, 0.490" x 0.490"	

### Plastic J-Lead Chip Carrier (Continued)

J5	52-pin, 0.790" x 0.790"	.9-28
J6	32-pin, 0.490" x 0.590"	9-28
J7	20-pin, 0.390" x 0.390"	9-29
Ceramic Le	adless Chip Carrier (Ordering Code: K, T)	9-30
K1	28-pin, 0.450" x 0.450"	9-30
K2	44-pin, 0.650" x 0.650"	9-30
K3	68-pin, 0.950" x 0.950"	9-31
K4	22-pin, 0.290" x 0.490"	
K5	28-pin, 0.350" x 0.550"	9-32
K6	20-pin, 0.290" x 0.425"	9-32
K7	32-pin, 0.450" x 0.550"	
K8	20-pin, 0.350" x 0.350"	9-33
K9	48-pin, 0.550" x 0.550"	9-34
Ceramic Fl	atpack (Ordering Code: M)	9-35
M1	24-pin	9-35
M2	28-pin	9-35
Plastic DIP	(Ordering Code: P, N)	9-36
P1	24-pin, 0.6" wide	9-36
P2	24-pin, 0.3" wide	9-36
P3	40-pin, 0.6" wide	9-37
P4	64-pin, 0.9" wide	9-37
P5	48-pin, 0.6" wide	
P6	20-pin, 0.3" wide	
P7	32-pin, 0.3" wide	9-39
P8	22-pin, 0.3" wide	9-39
P9	28-pin, 0.6" wide	9-40
P10	28-pin, 0.3" wide	9-40
P11	28-pin, 0.4" wide	9-41
P12	16-pin, 0.3" wide	
P13	18-pin, 0.3" wide	9-42
P14	32-pin, 0.6" wide	9-42
P15	32-pin, 0.4" wide	
Plastic Qua	d Flatpack (Ordering Code: Q)	9-44
Q1	120-pin	9-44
Q2	100-pin	9-45
-	(Ordering Code: W)	
W1	24-pin, 0.3" wide	9-46
W2	28-pin, 0.3" wide	
W3	20-pin, 0.3" wide	
W4	16-pin, 0.3" wide	
W5	18-pin, 0.3" wide	
W6	32-pin, 0.4" wide	9-48

# LOGIC Devices/MIL-STD-1835 Package Code Cross-Reference

DEVICES INCORPORATED

LOGIC DEVICES PACKAGE CODE	DESCRIPTION	MIL-STD-1835 PACKAGE DESIGNATOR	MIL-STD-1835 DIMENSION REFERENCE
CERAMIC DIP			
C1	24-pin, 0.3" wide	GDIP3-T24	D-9
C2	20-pin, 0.3" wide	GDIP1-T20	D-8
C3	22-pin, 0.3" wide	N/A	N/A
C4	24-pin, 0.6" wide	GDIP1-T24	D-3
C5	28-pin, 0.3" wide	GDIP4-T28	D-15
C6	28-pin, 0.6" wide	GDIP1-T28	D-10
C7	16-pin, 0.3" wide	GDIP1-T16	D-2
C8	18-pin, 0.3" wide	GDIP1-T18	D-6
C9	32-pin, 0.6" wide	GDIP1-T32	D-16
C10	28-pin, 0.4" wide	N/A	N/A
C11	40-pin, 0.6" wide	GDIP1-T40	D-5
SIDEBRAZE, HERM	ETIC DIP		and an a state of the state of the state of the state of the state of the state of the state of the state of the
D1	24-pin, 0.6" wide	CDIP2-T24	D-3
D2	24-pin, 0.3" wide	CDIP4-T24	D-9
D3	40-pin, 0.6" wide	CDIP2-T40	D-5
D4	64-pin, 0.9" wide, cavity up	CDIP1-T64	D-13
D5	48-pin, 0.6" wide	CDIP2-T48	D-14
D6	64-pin, 0.9" wide, cavity down	CDIP1-T64	D-13
D7	20-pin, 0.3" wide	CDIP2-T20	D-8
D8	22-pin, 0.3" wide	N/A	N/A
D9	28-pin, 0.6" wide	CDIP2-T28	D-10
D10	28-pin, 0.3" wide	CDIP3-T28	D-15
D11	28-pin, 0.4" wide	N/A	N/A
CERAMIC PGA			
G1	68-pin, cavity up	CMGA3-P68	P-AC
G2	68-pin, cavity down	CMGA3-P68	P-AC
G3	84-pin	CMGA15-P84	P-BC
G4	120-pin	CMGA3-P121	P-AC
CERAMIC LEADLES	SS CHIP CARRIER		
K1	28-pin, 0.450" x 0.450"	CQCC1-N28	C-4
K2	44-pin, 0.650" x 0.650"	CQCC1-N44	C-5
K3	68-pin, 0.950" x 0.950"	CQCC1-N68	C-7
K4	22-pin, 0.290" x 0.490"	N/A	N/A
K5	28-pin, 0.350" x 0.550"	CQCC4-N28	C-11A
K6	20-pin, 0.290" x 0.425"	CQCC3-N20	C-13
K7	32-pin, 0.450" x 0.550"	CQCC1-N32	C-12
K8	20-pin, 0.350" x 0.350"	CQCC1-N20	C-2
K9	48-pin, 0.550" x 0.550"	N/A	N/A
CERAMIC FLATPA	СК		
M1	24-pin	GDFP2-F24	F-6
M2	28-pin	GDFP2-F28	F-11





# **Thermal Considerations**

The temperature at which a semiconductor device operates is one of the primary determinants of its reliability. This temperature is often referred to as the "junction temperature", although this term is more appropriate for bipolar than MOS technologies. Heat dissipated in the device during operation escapes through a path consisting of one or more series thermal impedances terminating in the surrounding air (see Figure. 1).

The presence of this nonzero thermal impedance causes the temperature of the device to rise above that of the air. Each of the components of the overall thermal impedance causes a rise in temperature which is linearly dependent on the power dissipated in the device. The coefficient is called  $\theta$ , and has the units °C/W. The  $\theta$  value for each thermal impedance represents the amount of temperature rise across the impedance as a function of the power dissipation. Usually,  $\theta$  is given a subscript indicating the two points between which the impedance is

measured. Thus the junction temperature of an operating device is given by:


$$T_j = T_{AMB} + (Pd \bullet \theta_{JA})$$

where:

- T<sub>j</sub> = junction temperature of the device, °C,
- T<sub>AMB</sub> = ambient air temperature, in°C
- Pd = power dissipation of the device, in W,
- $\theta_{JA}$  = sum of all thermal impedances between the die and the ambient air, in °C/W.

The thermal impedance of a given device is dependent on several factors. The package type is the predominant effect; ceramic packages have much lower thermal impedances than plastic, and packages with large surface areas tend to dissipate heat faster. Another factor which is beyond the control of the device manufacturer but which is nonetheless important is the temperature and flow rate of the cooling air. Secondary effects include the size of the die, the method of attaching the die to the package, and the organization of high power dissipation elements on the die.

Because all LOGIC Devices products are built with low-power CMOS technology, thermal impedance is less of a concern than it would be for higher power technologies. As an example, consider a typical NMOS multiplier similar to the LMU16, packaged in a 64-pin plastic DIP. Assuming 1 W power dissipation and  $\theta_{IA}$  of 50°C/W, the actual die temperature would be 50°C above the surrounding air. By contrast, the LOGIC Devices LMU16 has a typical power dissipation of only 60 mW. This device in the same package would operate at only 3° above the ambient air temperature. Since operating temperature has an exponential relationship to device failure rate (see Quality and Reliability Manuals), the reduction of die temperature available with LOGIC Devices low-power CMOS translates to a marked increase in expected reliability.






.



# Package Marking Guide



NOTE: Package marking may occur on top and bottom of package due to space limitations






### .


# **Mechanical Drawings**

- Ceramic Dual In-line Package
- Sidebraze, Hermetic Dual In-line Package
- Commercial Pin Grid Array
- □ Ceramic Pin Grid Array
- D Plastic J-Lead Chip Carrier
- Ceramic Leadless Chip Carrier
- Ceramic Flatpack
- Plastic Dual In-line Package
- Plastic Quad Flatpack
- Plastic Small Outline J-Lead










= Package Information









CERAMIC DIP (ORDERING CODE: C, I) C7 - 16-pin, 0.3" wide 16 <u>0.285</u> 0.291 1 0.745 0.855 SEATING PLANE 0.145  $\frac{0.297}{0.315}$ 0.155 0.200 0.175  $\frac{0^{\circ}}{15^{\circ}}$ 0.009 0.011 0.011 **−** 0.016 0.020 0.031 0.125 0.200  $\tfrac{0.360}{0.400}$ -> 0.100 TYPICAL C8 - 18-pin, 0.3" wide 18 0.285 0.291 11 11 Т 1 0.875 0.945 SEATING PLANE 0.145 0.175  $\tfrac{0.297}{0.315}$  $\frac{0.155}{0.200}$ 0° 15° 0.009 0.011 0.011  $\tfrac{0.016}{0.020}$ 0.031 <u>0.125</u> 0.200  $\tfrac{0.360}{0.400}$ -> 0.100 TYPICAL


Package Information























= Package Information











= Package Information













## COMMERCIAL PGA (ORDERING CODE: E)






### COMMERCIAL PGA (ORDERING CODE: E) E3 — 120-pin PIN 1 INDEX 13 12 11 10 9 8 7 6 5 4 3 2 1 ABCDEF 000 0000 õ õõ 000 ò 00 1.190 1.210 TYPICAL BOTTOM TOP 000 õ 00 G VIEW VIEW Ĥ 0 00 0 0 O J 0 ōō ĸ 00000000000000 L М N 0.132 0.152 1.345 1.385 SQ.-0.088 0.112 ΠΠΠΠΠΠΠΠ 4 $\tfrac{0.066}{0.076}$ SEATING PLANE <u>0.189</u> 0.205 11 <u>0.016</u> 0.045 0.055 4 PLCS. 0.020 DIA. TYP.








LOGIC DEVICES INCORPORATED




Package Information

LOGIC DEVICES INCORPORATED











= Package Information




ric:


















= Package Information









= Package Information





















= Package Information

LOGIC

DEVICES INCORPORATED









= Package Information


LOGIC

DEVICES INCORPORATED
















= Package Information































Ordering Information1Video Imaging Products2Arithmetic Logic Units & Special Arithmetic Functions3Multipliers & Multiplier-Accumulators4Register Products5Peripheral Products6Quality and Reliability7Technology and Design Features8Package Information9Product Listing10

Sales Offices



# **Product Listing**







PART NO.	PRODUCT DESCRIPTION	SPEEI COM.	D (ns) MIL.	POWER (mW)	PACKAGE AVAILABILITY
VIDEO IMA	GING PRODUCTS				
LF2242	12/16-bit Half-Band Digital Filter	15	TBA		44-lead PLCC
LF2246	11 x 10-bit Image Filter	25	TBA		120-pin PGA, 120-pin PQFP
LF2249	12 x 12-bit Digital Mixer	25	TBA		120-pin PGA, 120-pin PQFP
LF2250	12 x 10-bit Matrix Multiplier	25	TBA		120-pin PGA, 120-pin PQFP
LF2272	Colorspace Converter (3 x 12-bits)	25	TBA		120-pin PGA
LF43881	8 x 8-bit Digital Filter	33	40		84-pin PGA/PLCC, 100-pin PQFP
LF43891	9 x 9-bit Digtial Filter	33	40		84-pin PGA/PLCC, 100-pin PQFP
ARITHMET	IC LOGIC UNITS				
L4C381	16-bit Cascadable ALU	15	20	75	68-lead LCC/PLCC, 68-pin PGA
L29C101	16-bit ALU Slice (Quad 2901)	35	45	75	64-pin DIP, 68-pin PGA
BARREL SH	IFTERS	I			
LSH32	32-bit Barrel Shifter	20	30	50	68-lead LCC/PLCC, 68-pin PGA
LSH33	32-bit Barrel Shifter w/Registers	20	30	50	68-lead LCC/PLCC, 68-pin PGA
CORRELAT	ORS				
L10C23	64 x 1 Digital Correlator	20	20	125	24-pin DIP, 28-lead LCC
MULTIPLIE	RS				
LMU08	8 x 8-bit, Signed	35	45	40	40-pin DIP, 44-lead LCC/PLCC
LMU8U	8 x 8-bit, Unsigned	35	45	40	40-pin DIP, 44-lead LCC/PLCC
LMU557	8 x 8-bit, Latched Output	60	70	85	40-pin DIP
LMU558	8 x 8-bit, Unregistered	60	70	85	40-pin DIP
LMU12	12 x 12-bit	35	45	60	64-pin DIP. 68-pin PGA
LMU112	12 x 12-bit, Reduced Pinout	50	55	50	48-pin DIP, 52-lead PLCC
LMU16	16 x 16-bit	45	55	60	64-pin DIP, 68-pin PGA
LMU216	16 x 16-bit, Surface Mount	45	55	60	68-lead LCC/PLCC
LMU17	16 x 16-bit, Microprogrammable	45	55	60	64-pin DIP, 68-pin PGA
LMU217	16 x 16-bit, Microprog., Surf. Mount	45	55	60	68-lead LCC/PLCC
LMU18	16 x 16-bit, 32 Outputs	35	45	125	84-pin PGA, 84-lead PLCC
MULTIPLIE	R-ACCUMULATORS				
LMA1009	12 x 12-bit	45	55	60	64-pin DIP, 68-pin PGA
LMA2009	12 x 12-bit, Surface Mount	45	55	60	68-lead LCC/PLCC
LMA1010	16 x 16-bit	45	55	60	64-pin DIP, 68-pin PGA
LMA2010	16 x 16-bit, Surface Mount	45	55	60	68-lead LCC/PLCC
MULTIPLIE	R-SUMMERS				
LMS12	12 x 12 + 26-bit, FIR	40	50	75	84-pin PGA, 84-lead PLCC

Product Listing



DSP PRODUCTS (CONTINUED)							
PART NO.	PRODUCT DESCRIPTION	SPEE COM.	D (ns) MIL.	POWER (mW)	PACKAGE AVAILABILITY		
PIPELINE R	EGISTERS						
L29C520 L29C521	4 x 8-bit Multilevel (1-4 Stages) 4 x 8-bit Multilevel (1-4 Stages)	14 14	16 16	50 50	24-pin DIP/FP, 28-lead LCC/PLCC 24-pin DIP/FP, 28-lead LCC/PLCC		
LPR520 LPR521	4 x 16-bit Multilevel (1-4 Stages) 4 x 16-bit Multilevel (1-4 Stages)	15 15	18 18	50 50	40-pin DIP, 44-lead LCC/PLCC 40-pin DIP, 44-lead LCC/PLCC		
LPR200 LPR201	8 x 16-bit Multilevel (1-8 Stages) 7 x 16-bit Multilevel (1-7 Stages)	10 10	12 12	50 50	48-pin DIP, 52-lead LCC/PLCC 48-pin DIP, 52-lead LCC/PLCC		
L29C524 L29C525	14 x 8-bit Dual 7-Deep (1-14 Stages) 16 x 8-bit Dual 8-Deep (1-16 Stages)	15 15	20 20	50 50	28-pin DIP/FP, 28-lead PLCC 28-pin DIP/FP, 28-lead PLCC		
L10C11	4/8-bit Var. Length (3-18 Stages)	15	20	50	24-pin DIP, 28-lead PLCC		
REGISTER	REGISTER FILES						
LRF07	8 x 8-bit Register File (3-Port)	20	25	50	40-pin DIP, 44-lead LCC		
SHADOW R	SHADOW REGISTERS						
L29C818	8-bit Serial Scan Shadow Register	15	24	50	24-pin DIP, 28-lead LCC		

PERIPHERAL PRODUCTS							
PART NO.	PRODUCT DESCRIPTION	SPEED (ns) COM. MIL.	POWER (mW)	PACKAGE AVAILABILITY			
L5380 L53C80	SCSI Bus Controller SCSI Bus Controller	4 Mb/s 2 Mb/s 4 Mb/s 2 Mb/s		40-pin DIP, 44-lead LCC/PLCC 48-pin DIP, 44-lead LCC/PLCC			



MEMORY PRODUCTS							
PART NO.	PRODUCT DESCRIPTION	SPEE COM.	D (ns) MIL.		ER (mW) INACTIVE	PACKAGE AVAILABILITY	
16K STATI	C RAMS						
L6116	2K x 8, Common I/O + OE	12	15	250	75	24-pin DIP/SOJ, 28/32-lead LCC	
64K STATI	C RAMS						
L7C187 L7C162 L7C164 L7C166 L7C185 <b>256K STAT</b> L7C197 L7C194 L7C195 L7C199	64K x 1, Separate I/O 16K x 4, Separate I/O 16K x 4, Common I/O 16K x 4, Common I/O + OE 8K x 8, Common I/O <b>IC RAMS</b> 256K x 1, Separate I/O 64K x 4, Common I/O 64K x 4, Common I/O + OE 32K x 8, Common I/O + OE	12 12 12 12 12 12 12 15 15 15 15 15	15 15 15 15 15 20 20 20 20 20 20	135 210 210 210 320 165 210 210 490	75 75 75 75 75 75 100 100 100 100	22-pin DIP, 24-pin SOJ 28-pin DIP/SOJ/LCC 22-pin DIP/SOJ, 28-lead LCC 28-pin DIP/FP/SOJ, 28/32-lead LCC 28-pin DIP/FP/SOJ, 28-lead LCC 24-pin DIP/SOJ, 28-lead LCC 24-pin DIP/SOJ, 28-lead LCC 28-pin DIP/SOJ 28-pin DIP/SOJ 28/32-lead LCC	
1M STATIC	CRAMS						
L7C108 L7C109	128K x 8, Common I/O, 1 CE + OE 128K x 8, Common I/O, 2 CE + OE	15 15	20 20	550 550	50 50	32-pin DIP/SOJ, 32-lead LCC 32-pin DIP/SOJ, 32-lead LCC	
SPECIAL A	SPECIAL ARCHITECTURE STATIC RAMS						
L7C174	8K x 8, Cache-Tag	12	15	320	0.5	28-pin DIP/SOJ, 32-lead LCC	



	DESC SMD PRODUC	CTS (LISTED BY LO	GIC DEVICES PART NUMBER)
PART NO.	DESC SMD NUMBER	AVAILABILITY	PRODUCT DESCRIPTION
DSP PRODUC	TS		
L10C23	5962-89711	Released	64 x 1 Digital Correlator
L29C101	5962-89517	Released	16-bit ALU Slice (Quad 2901)
L29C520	5962-91762	Released	4 x 8-bit Multilevel Pipeline Register
L29C521	5962-91762	Released	4 x 8-bit Multilevel Pipeline Register
L29C525	5962-91696	Released	16 x 8-bit Dual 8-Deep Pipeline Register
L29C818	5962-90515	Released	8-bit Serial Scan Shadow Register
L4C381	5962-89959	Released	16-bit Cascadable ALU
LF2250	5962-93260	Released	12 x 10-bit Matrix Multiplier
LMA1009	5962-90996	Released	12 x 12-bit Multiplier-Accumlator
LMA2009	5962-90996	Released	12 x 12-bit Multiplier-Accumlator
LMA1010	5962-88733	Released	16 x 16-bit Multiplier-Accumlator
LMA2010	5962-88733	Released	16 x 16-bit Multiplier-Accumlator
LMS12	TBA	Future	12 x 12 + 26-bit Multiplier-Summer, FIR
LMU08	5962-88739	Released	8 x 8-bit Parallel Multiplier
LMU8U	5962-88739	Released	8 x 8-bit Parallel Multiplier
LMU16	5962-86873	Released	16 x 16-bit Parallel Multiplier
LMU216	5962-86873	Released	16 x 16-bit Parallel Multiplier
LMU17	5962-87686	Released	16 x 16-bit Parallel Multiplier
LMU217	5962-87686	Released	16 x 16-bit Parallel Multiplier
LMU18	5962-94523	Released	$16 \times 16$ -bit Parallel Multiplier w/32 outputs
LPR520	5962-89716	Released	4 x 16-bit Multilevel Pipeline Register
LPR521	5962-89716	Released	4 x 16-bit Multilevel Pipeline Register
LSH32	5962-89717	Released	32-bit Barrel Shifter
		Released	
PERIPHERALI	PRODUCTS		and the second second second second second second second second second second second second second second secon
L5380	5962-90548	Released	SCSI Bus Controller
L53C80	5962-90548	Released	SCSI Bus Controller
MEMORY PRO	DUCTS		
L6116	5962-84036	Released	2K x 8 Static RAM
L6116	5962-89690	Released	2K x 8 Static RAM
L6116	5962-88740	Released	2K x 8 Static RAM, Low Power
L7C108	5962-89598	Released	128K x 8 Static RAM
L7C109	5962-89598	Released	128K x 8 Static RAM
L7C162	5962-89712	Released	16K x 4 Static RAM
L7C164	5962-89692	Future	16K x 4 Static RAM
L7C166	5962-89892	Future	16K x 4 Static RAM
L7C168	5962-86705	Released	4K x 4 Static RAM
L7C174	TBA	Pending	8K x 8 Static RAM, Cache-Tag
L7C185	5962-38294	Released	8K x 8 Static RAM
L7C191	5962-90664	Consult Factory	64K x 4 Static RAM
L7C192	5962-89935	Consult Factory	64K x 4 Static RAM
L7C194	5962-88681	Consult Factory	64K x 4 Static RAM
L7C197	5962-88544	Consult Factory	256K x 1 Static RAM
L7C199	5962-88552	Released	32K x 8 Static RAM, Low Power
L7C199	5962-88662	Released	32K x 8 Static RAM



DESC SMD NO.	LOGIC PART NO.	AVAILABILITY	PRODUCT DESCRIPTION
DSP PRODUCTS		· · · · ·	
5962-86873	LMU16/LMU216	Released	16 x 16-bit Parallel Multiplier
5962-87686	LMU17/LMU217	Released	16 x 16-bit Parallel Multiplier
5962-88733	LMA1010/LMA2010	Released	16 x 16-bit Multiplier-Accumlator
5962-88739	LMU08/8U	Released	8 x 8-bit Parallel Multiplier
5962-89517	L29C101	Released	16-bit ALU Slice (Quad 2901)
5962-89711	L10C23	Released	64 x 1 Digital Correlator
5962-89716	LPR520/LPR521	Released	4 x 16-bit Multilevel Pipeline Register
5962-89717	LSH32	Released	32-bit Barrel Shifter
5962-89959	L4C381	Released	16-bit Cascadable ALU
5962-90515	L29C818	Released	8-bit Serial Scan Shadow Register
5962-90996	LMA1009/LMA2009	Released	12 x 12-bit Multiplier-Accumlator
5962-91696	L29C525	Released	16 x 8-bit Dual 8-Deep Pipeline Register
5962-91762	L29C520/L29C521	Released	4 x 8-bit Multilevel Pipeline Register
5962-93260	LF2250	Released	12 x 10-bit Matrix Multiplier
5962-94523	LMU18	Released	16 x 16-bit Parallel Multiplier w/32 outputs
PERIPHERAL PRC	DUCTS		
5962-90548	L5380/L53C80	Released	SCSI Bus Controller
MEMORY PRODU	ICTS		
5962-38294	L7C185	Released	8K x 8 Static RAM
5962-84036	L6116	Released	2K x 8 Static RAM
5962-86705	L7C168	Released	4K x 4 Static RAM
5962-88544	L7C197	Consult Factory	256K x 1 Static RAM
5962-88552	L7C199	Released	32K x 8 Static RAM, Low Power
5962-88662	L7C199	Released	32K x 8 Static RAM
5962-88681	L7C194	Consult Factory	64K x 4 Static RAM
5962-88740	L6116	Released	2K x 8 Static RAM, Low Power
5962-89598	L7C108/L7C109	Released	128K x 8 Static RAM
5962-89690	L6116	Released	2K x 8 Static RAM
5962-89692	L7C164	Future	16K x 4 Static RAM
5962-89712	L7C162	Released	16K x 4 Static RAM
5962-89892	L7C166	Future	16K x 4 Static RAM
5962-89935	L7C192	Consult Factory	64K x 4 Static RAM
0702 07700			



\_\_\_\_



Ordering Information	
Video Imaging Products	-2
Arithmetic Logic Units & Special Arithmetic Functions	3
Multipliers & Multiplier-Accumulators	4
Register Products	-5
Peripheral Products	6
Quality and Reliability	7
<b>Technology and Design Features</b>	8
Package Information	9

- Product Listing 10
  - Sales Offices 11



----

# Sales Offices

11





# **CORPORATE HEADQUARTERS**

628 East Evelyn Avenue Sunnyvale, California 94086 TEL: (408) 737-3300 FAX: (408) 733-7690

(800) 851-0767 (Toll free — outside California) (800) 233-2518 (Toll free — inside California) **Applications Hotline:** (408) 737-3346

Cage Number: 65896

# **REGIONAL OFFICES**

EASTERN U.S. OFFICE 9700 Koger Blvd., Suite 204 St. Petersburg, FL 33702

TEL: (813) 579-9992 FAX: (813) 576-5643 WESTERN U.S. OFFICE 628 E. Evelyn Ave. Sunnvvale, CA 94086

TEL: (408) 737-3300 FAX: (408) 733-7690

# NORTH AMERICAN SALES REPRESENTATIVES

# ALABAMA

ELECTRAMARK Huntsville, AL (205) 830-4400

#### ARIZONA

LUSCOMBE ENGINEERING Scottsdale, AZ (602) 949-9333

## ARKANSAS

COMPTECH Irving, TX (214) 751-1181

#### CALIFORNIA (NORTHERN) PROMERGE

Santa Clara, CA (408) 748-2970

## CALIFORNIA (SAN DIEGO)

EARLE ASSOCIATES San Diego, CA (619) 278-5441

# CALIFORNIA (SOUTHERN —

LA, ORANGE, VENTURA CO.) WESTREP Anaheim, CA (714) 527-2822

## CANADA

JRL ASSOCIATES Scarborough, Ontario (416) 754-3280

JRL ASSOCIATES LaSalle, Quebec (514) 366-3706

## COLORADO

AKI Denver, CO (303) 756-0700 CONNECTICUT NRG LIMITED Fairfield, CT (203) 384-1112

> ORIDA DYNE-A-MARK Maitland, FL (407) 660-1661

## GEORGIA

ELECTRAMARK Norcross, GA (404) 446-7915

## IDAHO (NORTHERN)

WESTERN TECHNICAL SALES Spokane, WA (509) 922-7600

# IDAHO (SOUTHERN)

FIRST SOURCE Sandy, UT (801) 943-6894

ILLINOIS (NORTH) SIEGER AND ASSOCIATES Barrington, IL (708) 381-7403

## INDIANA

APPLIED DATA MANAGEMENT Cincinnati, OH (513) 579-8108

KENTUCKY APPLIED DATA MANAGEMENT Cincinnati, OH (513) 579-8108

# LOUISIANA

COMPTECH Irving, TX (214) 751-1181 MAINE A/D SALES Tewksbury, MA (508) 851-5400

MARYLAND DGR Sutherville, MD (410) 583-1360

MASSACHUSETTS A/D SALES Tewksbury, MA (508) 851-5400

MICHIGAN APPLIED DATA MANAGEMENT Ann Arbor, MI (313) 741-8558

MISSISSIPPI ELECTRAMARK Huntsville, AL (205) 830-4400

NEVADA (LAS VEGAS AREA) LUSCOMBE ENGINEERING Scottsdale, AZ (602) 949-9333

NEVADA (NORTHERN) PROMERGE Santa Clara, CA (408) 748-2970

NEW HAMPSHIRE A/D SALES Tewksbury, MA (508) 851-5400

**FLORIDA** DYNE-A-



# NORTH AMERICAN SALES REPRESENTATIVES

NEW JERSEY (NORTH) NORTHEAST COMPONENTS CO. Ramsey, NJ (201) 825-0233

NEW JERSEY (SOUTH) TAI CORPORATION Moorestown, NJ (609) 778-5353

NEW MEXICO LUSCOMBE ENGINEERING Scottsdale, AZ (602) 949-9333

NEW YORK (METRO) NORTHEAST COMPONENTS CO. Ramsey, NJ (201) 825-0233

NEW YORK (UPSTATE — BINGHAMTON) FOSTER & WAGER, INC. Vestal, NY (607) 748-5963

NEW YORK (UPSTATE — BUFFALO) FOSTER & WAGER, INC. East Amherst, NY (716) 688-7864

NEW YORK (UPSTATE — SYRACUSE) FOSTER & WAGER, INC. Liverpool, NY (315) 457-7954

NEW YORK (UPSTATE) FOSTER & WAGER, INC. Rochester, NY (716) 385-7744

NORTH CAROLINA BENCHMARK TECHNICAL SALES Raleigh, NC (919) 850-0633

OHIO (NORTHERN) APPLIED DATA MANAGEMENT Eastlake, OH (216) 946-6812

OHIO (SOUTHERN) APPLIED DATA MANAGEMENT Cincinnati, OH (513) 579-8108 OKLAHOMA COMPTECH

> Catoosa, OK (918) 266-1966

OREGON WESTERN TECHNICAL SALES Beaverton, OR (503) 644-8860

PENNSYLVANIA (EASTERN) TAI CORPORATION Moorestown, NJ (609) 778-5353

PENNSYLVANIA (WESTERN) APPLIED DATA MANAGEMENT Cincinnati, OH (513) 579-8108

PUERTO RICO A/D SALES Tewksbury, MA (508) 851-5400

RHODE ISLAND A/D SALES Tewksbury, MA (508) 851-5400

SOUTH CAROLINA BENCHMARK TECHNICAL SALES Raleigh, NC (919) 850-0633

TENNESSEE (EAST) ELECTRAMARK Norcross, GA (404) 446-7915

TENNESSEE (WEST) ELECTRAMARK Huntsville, AL (205) 830-4400

## TEXAS

COMPTECH Austin, TX (512) 343-0300

COMPTECH El Paso, TX (915) 566-1022

COMPTECH Harlingen, TX (210) 421-4501

COMPTECH Houston, TX (713) 492-0005

COMPTECH Irving, TX (214) 751-1181

COMPTECH San Antonio, TX (210) 525-9913

UTAH FIRST SOURCE Sandy, UT (801) 943-6894

VERMONT A/D SALES Tewksbury, MA (508) 851-5400

VIRGINIA

DGR Sutherville, MD (410) 583-1360

WASHINGTON WESTERN TECHNICAL SALES Bellevue, WA (206) 641-3900

WESTERN TECHNICAL SALES Spokane, WA (509) 922-7600

WISCONSIN SIEGER AND ASSOCIATES Barrington, IL (708) 381-7403



ALL AMERICAN

Huntsville, AL

(205) 837-1555

IAN DEVICES

Huntsville, AL

(205) 252-2493

Huntsville, AL

(205) 837-9300

San Iose, CA

San Jose, CA

San Jose, CA

San Jose, CA (408) 954-9100

Saratoga, CA

(408) 725-1660

**CALIFORNIA (SAN DIEGO)** 

**CALIFORNIA (SOUTHERN)** 

BELL MICROPRODUCTS

BELL MICROPRODUCTS Westlake Village, CA

MILGRAY ELECTRONICS

MILGRAY ELECTRONICS

Fountain Valley, CA

ALL AMERICAN

ALL AMERICAN

San Diego, CA

(619) 458-5850

San Diego, CA

(619) 453-8430

Torrance, CA

(310) 320-0240

(714) 963-0667

(805) 496-2606

JAN DEVICES

(818) 757-2000

Camarillo, CA

(805) 484-4055

(714) 753-1282

Irvine, CA

Reseda, CA

(408) 456-0900

(408) 451-9400

(408) 441-1300

PIONEER TECHNOLOGIES

CALIFORNIA (NORTHERN)

BELL MICROPRODUCTS

MILGRAY ELECTRONICS

PIONEER TECHNOLOGIES

WESTERN MICROTECHNOLOGY

WESTERN MICROTECHNOLOGY

ALL AMERICAN

ALABAMA

# NORTH AMERICAN DISTRIBUTORS

## CALIFORNIA (SOUTHERN - CONT.)

WESTERN MICROTECHNOLOGY Agoura Hills, CA (818) 707-0731

WESTERN MICROTECHNOLOGY Orange, CA (714) 637-0200

## CANADA

MILGRAY ELECTRONICS Mississauga, Ontario (416) 678-0958

MILGRAY ELECTRONICS Pointe Claire, Quebec (514) 426-5900

CONNECTICUT MILGRAY ELECTRONICS Milford, CT (203) 878-5538

DELAWARE MILGRAY ELECTRONICS Marlton, NJ (609) 983-5010

## FLORIDA

ALL AMERICAN Sunrise, FL (305) 572-7999

ALL AMERICAN Miami, FL (305) 621-8282

MILGRAY ELECTRONICS Lake Mary, FL (407) 321-2555

## FLORIDA (FT. LAUDERDALE)

PIONEER TECHNOLOGIES Deerfield Beach, FL (305) 428-8877

## FLORIDA (ORLANDO)

PIONEER TECHNOLOGIES Altamonte Springs, FL (407) 834-9090

## GEORGIA

JAN DEVICES Atlanta, GA (404) 371-1376

MILGRAY ELECTRONICS Norcross, GA (404) 446-9777

PIONEER TECHNOLOGIES Duluth, GA (404) 623-1003 ILLINOIS MILGRAY ELECTRONICS Palatine, IL (708) 202-1900

KANSAS MILGRAY ELECTRONICS Overland Park, KS (913) 236-8800

MARYLAND ALL AMERICAN Rockville, MD (301) 251-1205

> JAN DEVICES Baltimore, MD (410) 455-0988

MILGRAY ELECTRONICS Columbia, MD (410) 730-6119

PIONEER TECHNOLOGIES Gaithersburg, MD (301) 840-8900

MARYLAND (WASHINGTON, D.C.)

PIONEER TECHNOLOGIES Gaithersburg, MD (301) 921-0660

MASSACHUSETTS ALL AMERICAN Bedford, MA (617) 275-8888

> BELL MICROPRODUCTS Wilmington, MA (508) 658-0222

JAN DEVICES Melrose, MA (617) 662-3901

MILGRAY ELECTRONICS Wilmington, MA (508) 657-6900

WESTERN MICROTECHNOLOGY Burlington, MA (617) 273-2800

# MINNESOTA

ALL AMERICAN Eden Prairie, MN (612) 944-2151

•

BELL MICROPRODUCTS Edina, MN (612) 933-3236

**Sales Offices** 



# NORTH AMERICAN DISTRIBUTORS

# NEW JERSEY (NORTH)

WESTERN MICROTECHNOLOGY Marlton, NJ (609) 596-7775

## NEW JERSEY (SOUTH)

BELL MICROPRODUCTS Parsippany, NJ (201) 402-5959

MILGRAY ELECTRONICS Parsippany, NJ (201) 335-1766

# NEW YORK (METRO)

ALL AMERICAN Ronkonkoma, NY (516) 981-3935

MAST DISTRIBUTORS Ronkonkoma, NY (516) 471-4422

MILGRAY ELECTRONICS Farmingdale, NY (516) 391-3000

## NEW YORK (UPSTATE)

MILGRAY ELECTRONICS Pittsford, NY (716) 381-9700

## NORTH CAROLINA

MILGRAY ELECTRONICS Raleigh, NC (919) 790-8094

PIONEER TECHNOLOGIES Morrisville, NC (919) 460-1530

#### оню

MILGRAY ELECTRONICS Cleveland, OH (216) 447-1520

## OREGON

ALL AMERICAN Beaverton, OR (503) 848-9004

ALL AMERICAN Hillsborough, OR (503) 643-5243

WESTERN MICROTECHNOLOGY Beaverton, OR (503) 629-2082

PENNSYLVANIA PIONEER TECHNOLOGIES Horsham, PA (215) 674-4000

## PUERTO RICO

MILGRAY ELECTRONICS Canovanas, Puerto Rico (809) 876-8200 TEXAS ALL AMERICAN Richardson, TX (214) 231-5300

> BELL MICROPRODUCTS Richardson, TX (214) 783-4191

MILGRAY ELECTRONICS Dallas, TX (214) 248-1603

MILGRAY ELECTRONICS Stafford, TX (713) 240-5360

## UTAH

ALL AMERICAN Salt Lake City, UT (801) 261-4210

MILGRAY ELECTRONICS Murray, UT (801) 261-2999

## VIRGINIA

BELL MICROPRODUCTS Chantilly, VA (703) 803-1020

## WASHINGTON

BELL MICROPRODUCTS Redmond, WA (206) 861-5710

WESTERN MICROTECHNOLOGY Kirkland, WA (206) 828-2741



# INTERNATIONAL SALES REPRESENTATIVES AND DISTRIBUTORS

## AUSTRALIA

LOGIC 4 AUSTRALASIA PTY. LTD. P.O. Box 52 Eastwood, S.A. 5063 Australia TEL: 61-8-3732811 FAX: 61-8-3732286

## FRANCE

A2M 5, rue Carle Vernet 92315 SEVRES Cedex France TEL: 33-1-4623-7960 FAX: 33-1-4623-7923

## GERMANY

LENTRON ELEKTRONIK GMBH Tölzer Strasse 46 82024 Taufkirchen Germany TEL: 49-89-6149-004 FAX: 49-89-6140-640

#### HONG KONG

RTI INDUSTRIES CO., LTD. Room 402 Nan Fung Commercial Centre No. 19, Lam Lok Street Kowloon Bay, Kowloon Hong Kong TEL: 852-795-7421 FAX: 852-795-7839

## INDONESIA

TEN TECHNOLOGY Blk. 8 Lorong Bakar Batu #04-01 Kolam Ayer Ind. Est. 1334 Singapore TEL: 65-741-8400 FAX: 65-741-7871

## ISRAEL

EL-GEV ELECTRONICS LTD. Building 101 P.O. Box 50 Tirat-Yehuda 73175 Israel TEL: 972-3-9712056 FAX: 972-3-9712407

# JAPAN

MCM JAPAN LTD. Sun Towers Center Bldg. 2-11-22 Sangenjaya Setagaya-ku Tokyo 154 Japan TEL: 81-3-3487-8477 FAX: 81-3-3487-8825

## KOREA

D&S CORPORATION Room No. 1412 A-Dong Champs Elysees Center, 889-5 Daechi-Dong, Kangnam-Gu Seoul 135-280 Korea TEL: 82-2-538-8431 FAX: 82-2-568-2008

### MALAYSIA

TEN TECHNOLOGY Blk. 8 Lorong Bakar Batu #04-01 Kolam Ayer Ind. Est. 1334 Singapore TEL: 65-741-8400 FAX: 65-741-7871

# NETHERLANDS

EURODIS TME BV Helftheuvelpassage 14 5224 AP 's-Hertogenbosch Postbus 2399 5202 CJ 's-Hertogenbosch The Netherlands TEL: 31-73-281111 FAX: 31-73-220330

## PHILIPPINES

TEN TECHNOLOGY Blk. 8 Lorong Bakar Batu #04-01 Kolam Ayer Ind. Est. 1334 Singapore TEL: 65-741-8400 FAX: 65-741-7871

## SINGAPORE

TEN TECHNOLOGY Blk. 8 Lorong Bakar Batu #04-01 Kolam Ayer Ind. Est. 1334 Singapore TEL: 65-741-8400 FAX: 65-741-7871

#### SWEDEN

AVNET NORTEC AB Englundavägen 7 Box 1830 S-171 27 Solna Sweden TEL: 46-8-6291400 FAX: 46-8-6270280

## TAIWAN

MASTER ELECTRONICS 16 F, No. 182, Sec. 2 Tun-Hwa South Rd. Taipei Taiwan, R.O.C. TEL: 886-2-732-3002 FAX: 886-2-735-0902

#### THAILAND

TEN TECHNOLOGY Blk. 8 Lorong Bakar Batu #04-01 Kolam Ayer Ind. Est. 1334 Singapore TEL: 65-741-8400 FAX: 65-741-7871

## UNITED KINGDOM

AMBAR CASCOM LTD. Rabans Close Aylesbury Bucks HP19 3RS United Kingdom TEL: 44-296-434141 FAX: 44-296-29670

-•



628 East Evelyn Avenue Sunnyvale, California 94086 (408) 737-3300 • FAX (408) 733-7690