## INTERSIL IM6100 CMOS 12 BIT MICROPROCESSOR

# INNERSIL



# CONTENTS

Introduction 3
Section I: Intersil IM6100 CMOS
12 Bit Microprocessor 5
Introduction 6
Pin Assignments 8
Specifications
Architecture 10
Memory and Processor Instructions
Operate Instructions 14
Input/Output Transfer Instructions
Internal Priority Structure 23
PDP-8/E Compatibility 25
Applications 26
Section II: Intercept Prototyping System
Introduction
Specifications 31
Intercept Modules 32
Software and Hardware Options
Appendix I—Edge Connector Pin Assignments 36
Section III: Intercept Jr. Tutorial System
Section IV: Intersil Data Sheets 43
IM6101/6101A CMOS Parallel Interface Element 44
IM6312/6312A CMOS ROM, 1024 Word x 12 Bit 59
IM6402/6403 CMOS/LSI UART63
IM6508/6518 CMOS RAM, 1024 Bit
IM6508C/6518C CMOS RAM, 1024 Bit
IM6524/6524-1 CMOS RAM, 256 Bit
IM6551/6561 CMOS RAM, 1024 Bit
IM56S06/56S26 Electronically Programmable
ROM 4096 Bit 87
8052/7101 3 <sup>1</sup> / <sub>2</sub> Digit A/D Pair
8052A/7103A 4½ Digit Pair 97
Section V: CMOS RAM Reliability Report105

1

• . . . .

2

## INTRODUCTION

Since its founding on July 26, 1967, Intersil, Inc. has become a company of many products and processes.

In addition to the digital CMOS devices covered in detail in this publication, Intersil has developed and markets a line of advanced linear products and semiconductor memories. TTL bipolar, MOS, metal-gate CMOS and silicon-gate CMOS processes are all represented in Intersil's line, with the significant design advantage that, because they were developed by a single forwardthinking company, many of the different kinds of devices and technologies produced by Intersil will work together for enhanced performance and greater efficiency and flexibility of the final developed product.

The Silicon Gate CMOS process, which was developed at Intersil over two years ago, offers a semiconductor structure resulting in packing densities which surpass the conventional metal gate process 3:1. Additionally, circuit performance is improved 2:1.

Mass production experience with the Silicon Gate CMOS process, through previously announced 256 and 1024 bit CMOS RAMs, has lead to the practicality of introducing the IM6100 microprocessor.

The IM6100 and IM6100A are single address, fixed word length, parallel transfer microprocessors using 12-bit, two's complement arithmetic. The processors recognize the instruction set of Digital Equipment Corporation's PDP8/E minicomputer. The internal circuitry is completely static and is designed to operate at any speed between DC and the maximum operating frequency. Two pins are available to allow for an external crystal thereby eliminating the need for clock generators and level translators. The crystal can be removed and the processor clocked by an external clock generator. A 12-bit memory-accumulator ADD instruction is performed in 5 $\mu$ sec by the IM6100 using a +5 volt supply and in 2.5 $\mu$ sec by the IM6100A using a +10 volt supply. The device design is optimized to minimize the number of external components required for interfacing with standard memory and peripheral devices.

Intersil cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Intersil product. No other circuit patent licenses are implied. Intersil reserves the right to change without notice at any time the circuitry and specifications of any Intersil product represented in this document.



## SECTION I: INTERSIL IM6100 CMOS 12 BIT MICROPROCESSOR

# INTRODUCTION

## IM6100 MICROPROCESSOR

Since its founding on July 26, 1967, INTERSIL INC. has offered its customers advanced products utilizing the semiconductor industry's most technologically sophisticated processes for the manufacture of practical, economical devices.

The Silicon Gate CMOS process, which was developed at Intersil in 1972, offers a semiconductor structure resulting in packing densities which surpass the conventional metal gate process 3:1. Additionally, circuit performance is improved 2:1.

Mass production experience with the Silicon Gate CMOS process, through previously announced 256 and 1024 bit CMOS RAMs, has lead to the practicality of introducing the IM6100 microprocessor. The IM6100 is a single address, fixed word length, parallel transfer microprocessor using 12-bit, two's complement arithmetic. The processors recognize the instruction set of Digital Equipment Corporation's PDP8/E minicomputer. The internal circuitry is completely static and is designed to operate at any speed between DC and the maximum operating frequency. Two pins are available to allow for an external crystal thereby eliminating the need for clock generators and level translators. The crystal can be removed and the processor clocked by an external clock generator. A 12-bit memoryaccumulator ADD instruction, using a +5 volt supply, is performed in  $5\mu$ sec by the IM6100, in  $6\mu$ sec by the IM6100C and in 2.5 $\mu$ sec by the IM6100A using a +10 volt supply. The device design is optimized to minimize the number of external components required for interfacing with standard memory and peripheral devices.

## FEATURES

#### DESIGN

- Silicon Gate Complementary MOS ο
- Fully Static-0 to 8 MHz ο
- Single Power Supply ο
  - $\begin{array}{c} \text{IM6100/C} \quad \text{V}_{\text{cc}} = 5 \text{ volts} \\ \text{IM6100A} \quad \text{V}_{\text{cc}} = 10 \text{ volts} \end{array}$
- Crystal Controlled On Chip Timing 0
- Low Power Dissipation < 10 mW @ 4 MHz @ 5 volts 0
- Single Power Supply  $4V \le V_{cc} \le 11V$ 0
- TTL Compatible at 5 Volts 0
- Excellent Noise Immunity 0
- -55°C to +125°C Operation 0

#### INTERFACE

- Memory—Any Speed
  Control Panel
- Switch Register 0
- Asynchronous CPU-Memory and CPU-Device 0 Communication
- 64 I/O Devices with PDP-8/E Compatible Interface 0
- **Device Controlled Input-Output** 0
- All Control Signals Produced By The CPU 0
- Power-on Initialize 0

#### ARCHITECTURAL

- Executes PDP-8/E, Instruction Set
- Direct, Indirect, and Autoindexed Memory Addressing 0
- 12-Bit Memory Accumulator ADD Instruction 0 IM6100 5µsec @ +5 volts/4.0 MHz IM6100A 2.5µsec @ +10 volts/8.0 MHz IM6100C 6µsec @ +5 volts/3.3 MHz
- Input-Output Instruction 0 IM6100 8.5µsec @ +5 volts/4.0 MHz IM6100A 4.25µsec @ +10 volts/8 MHz IM6100C 10.2µsec @ +5 volts/3.3 MHz
  - Single-Clock, Single-Instruction Capability
- 0 Direct Memory Access (DMA) ο
- 0 Interrupt
- **Dedicated Control Panel Features** 0

## APPLICATIO

- Intelligent Computer Terminals 0
- POS Terminals 0
- Portable Terminals ο
- Aerospace/Satellite System ο
- Automotive Systems 0
- Remote Data Acquisition Systems 0
- Process Control 0
- Instrumentation 0
- Medical Electronics 0
- Displays 0
- Traffic Control 0
- Navigation 0

7

# PINASSIGNMENTS

PIN	SYMBOL	ACTIVE LEVEL	DESCRIPTION	PIN	SYMBOL	ACTIVE LEVEL	DESCRIPTION
1	V <sub>cc</sub>		Supply voltage.	10	LXMAR	н	The Load External Address Register is
2	RUN	Н	The signal indicates the runstate of the CPU and may be used to power down				used to store memory and peripheral address externally.
		4	the external circuitry	11	WAIT	L	Indicates that peripherals or external
3	DMAGNT	Н	Direct Memory Access Grant—DX lines are three-state.				memory is not ready to transfer data. The CPU state gets extended as long as
4	DMAREQ	L ·	Direct Memory Access Request—DMA is granted at the end of the current in-				WAIT is active. The CPU is in the lowes power state with clocks running.
			struction. Upon DMA grant, the CPU	12	XTB	Н	External coded minor cycle timing-
			suspends program execution until the DMAREQ line is released.				IM6100.
5	CPREQ	L	Control Panel Request—a dedicated in- terrupt which bypasses the normal device interrupt request structure.	13	ХТ <sub>с</sub>	H	External coded minor cycle timing— used in conjunction with the Select Line to specify read or write operations.
6	RUN/HLT	L	Pulsing the Run/Halt line causes the CPU to alternately run and halt by	14	OSC OUT		Crystal input to generate the internal timing (also external clock input).
			changing the state of the internal RUN/HLT flip flop.	15	OSC IN		See Pin 14—OSC OUT (also external clock ground)
7	RESET	L	Clears the AC and loads 7777 <sub>8</sub> into the PC, CPU is halted.	16	DXo		DataX—multiplexed data in, data out and address lines.
8	INTREQ	L	Peripheral device interrupt request.	17	DX <sub>1</sub>		See Pin 16-DX <sub>o</sub> .
9	XTA	Н	External coded minor cycle timing-	18	DX <sub>2</sub>		See Pin 16—DX <sub>o</sub> .
			signifies input transfers to the IM6100.	19	DX3		See Pin 16—DX <sub>o</sub> .
a second		1000		20	DX₄		See Pin 16—DX <sub>o</sub> .

20 19 18 17	16 15 14	13 12	11 10 9	8 7	6 5	5 4 3	3 2 1
		IN	16100				(
21 22 23 24	25 26 27	28 29 3		33 34	35 3	<u>6 37 3</u>	8 39 40

PIN	SYMBOL	ACTIVE LEVEL	DESCRIPTION	PIN	SYMBOL	ACTIVE LEVEL	DESCRIPTION
21	DX₅		See Pin 16—DX <sub>o</sub> .	33	C <sub>1</sub>	L	See Pin 32—C <sub>o</sub> .
22	DX <sub>6</sub>		See Pin 16—DX <sub>0</sub> .	34	C <sub>2</sub>	Ł L	See Pin 32—C <sub>o</sub> .
23	DX <sub>7</sub>	State State	See Pin 16—DX <sub>o</sub> .	35	SKP	L	Skips the next sequential instruction if
24	DX <sub>8</sub>		See Pin 16—DX <sub>o</sub> .	1.000			active during an I/O instruction.
25	DX <sub>9</sub>	1000	See Pin 16—DX <sub>o</sub> .	36	IFETCH	H	Instruction Fetch Cycle
26	GND		Ground	37	MEMSEL	L	Memory Select for memory transfers.
27	DX <sub>10</sub>		See Pin 16—DX <sub>o</sub> .	38	CPSEL	L	The Control Panel Memory Select be-
28	DX <sub>11</sub>		See Pin 16—DX <sub>o</sub> .			1	comes active, instead of the MEMSEL,
29	LINK	Н	Link flip flop.				for control panel routines. Signal may be
30	DEVSEL	L	Device Select for I/O transfers.			12	used to distinguish between control
31	SWSEL	L	Switch Register Select for the OR THE		· · ·		panel and main memories.
			SWITCH REGISTER INSTRUCTION	39	INTGNT	H	Peripheral device Interrupt Grant
			(OSR). OSR is a Group 2 Operate	40	DATAF	H H H	Data Field pin indicates the execute
			Instruction which reads a 12 bit external				phase of indirectly addressed AND,
			switch register and OR's it with the con-				TAD, ISZ and DCA instructions so that
1.1			tents of the AC.				the data transfers are controlled by the
32	Co	L. L.	Control line inputs from the peripheral				Data Field, DF, and not the Instruction
	$a = N_{\rm eff} + 2N_{\rm eff} + 2N_{\rm eff}$		device during an I/O transfer (Table 5).				Field, IF, if Extended Memory Control
			for the second second second second second second			1	hardware is used to extend the address-
		1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -	and the second of the second				ing space from 4K to 32K words.
1						(1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,	
1	1				Part and a second		

8

# SPECIFICATIONS

#### ABSOLUTE MAXIMUM RATINGS Supply Voltage

Input or Output Voltage Applied Storage Temperature Range  $\begin{array}{r} \mbox{IM6100/C} \ +4.0V \ to \ +7.0V \\ \mbox{IM6100A} \ \ +4.0V \ to \ 11.0V \\ \mbox{GND} \ \ -0.3V \ to \ V_{cc} \ \ +0.3V \\ \ \ -65^\circ C \ to \ \ +125^\circ C \end{array}$ 

Operating Temperature Range Commercial Industrial Military

0°C to +75°C -40°C to +85°C -55°C to +125°C

DC CHARACTERISTICS V	$V_{\rm cc} = 5.0V \pm 10\%$	(IM6100), 10.0V $\pm$ 10%	$(IM6100A), T_A = Con$	nmercial, Industrial or Military
----------------------	------------------------------	---------------------------	------------------------	----------------------------------

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Logical "1" Input Voltage	VIH		70% V <sub>cc</sub>	NA SALEA		nistralin yr V
Logical "0" Input Voltage	V <sub>IL</sub>				20%Vcc	V
Input Leakage		$OV \leq V_{IN} \leq V_{CC}$	-1.0		1.0 Ŭ	μA
Logical "1" Output Voltage	V <sub>OH2</sub>	I <sub>out</sub> =0	V <sub>cc</sub> -0.01	and a second	n an an an the state of a state of	V
Logical "1" Output Voltage	V <sub>OH1</sub>	I <sub>он</sub> =-0.2mA	2.4			
Logical "0" Output Voltage	V <sub>OL2</sub>	I <sub>out</sub> =0	The second s	and the second	GND +0.01	V
Logical "0" Output Voltage	V <sub>OL1</sub>	I <sub>oL</sub> =1.6 mA			0.45	V
Output Leakage	l l <sub>o</sub>	$OV \leq V_o \leq V_{cc}$	-1.0	and the state of t	1.0	μA
Supply Current	I <sub>cc</sub>	$V_{cc} = 5.0$ volts	(a) State and the second se Second second se Second second sec		2.5	mA
	and a second second	$V_{cc} = 10.0$ volts			10.0	mA
		$C_{L} = 50 \text{ pF}; TA = 25^{\circ}C$				
		$F_{CLOCK} = Operating Frequency$				
Input Capacitance	C <sub>IN</sub>	NEW WITH TALLOUDARY CONTRACTOR STATES CONTRACTOR STUDIES (CONTRACTOR STUDIES)	ananana aran manananan karananan 1 (3 m/1) capitan a 2000 (2000)	5.0	The solution of the second	pF
Output Capacitance	Co			8.0	A CARLER AND	pF

ORDERING INFORMATION Circuit marking and product code explanation





# ARCHITECTURE

The IM6100 has 6 twelve bit registers, a programmable logic array, an arithmetic and logic unit and associated gating and timing circuitry. A block diagram of the IM6100 is shown in Figure 1.



#### ACCUMULATOR (AC)

The AC is a 12-bit register with which arithmetic and logical operations are performed. Data words may be fetched from memory to the AC or stored from the AC into memory. Arithmetic and logical operations involve two operands, one held in the AC and the other fetched from the memory. The result of the operation is left in the AC. The AC may be cleared, complemented, tested, incremented or rotated under program control. The AC also serves as an inputoutput register. All programmed data transfers pass through the AC.

#### LINK (L)

The Link is a 1-bit flip-flop that serves as a high-order extension of the AC. It is used as a carry flip-flop for 2's complement arithmetic. A carry out of the ALU complements the Link. Link can be cleared, set, complemented and tested under program control and rotated as part of the AC.

#### MQ REGISTER (MQ)

The MQ is a 12-bit temporary register which is program accessible. The contents of AC may be transferred to the MQ for temporary storage. MQ can be OR'ed with the AC and the result stored in the AC. The contents of the AC and the MQ may also be exchanged.

#### MEMORY ADDRESS REGISTER (MAR)

While accessing memory, the 12-bit MAR register contains the address of the memory location that is currently selected for reading or writing. The MAR is also used as an internal register for micro-program control during data transfers to and from memory and peripherals.

#### **PROGRAM COUNTER (PC)**

The 12-bit PC contains the address of the memory location from which the next instruction is fetched. During an instruction fetch, the

PC is transferred to MAR and the PC is then incremented by 1. When there is a branch to another address in memory, the branch address is set into the PC. Branching normally takes place under program control. However, during an input-output operation, a device may specify a branch address. A skip (SKP) instruction increments the PC by 1, thus causing the next instruction to be skipped. The SKP instruction may be unconditional or conditional on the state of the AC and/or the Link. During an input-output operation, a device can also cause the next sequential instruction to be skipped.

#### **ARITHMETIC AND LOGICAL UNIT (ALU)**

The ALU performs both arithmetic and logical operations—2's complement binary addition, AND, OR and complement. The ALU can perform a single position shift either to the left or to the right. A double rotate is implemented in two single bit shifts. The ALU can also shift by 3 positions to implement a byte swap in two steps. The AC is always one of the inputs to the ALU. However, under internal microprogram control, AC may be gated off and all one's or all zero's gated in. The second input may be any one of the other registers under internal microprogram control.

#### TEMPORARY REGISTER (TEMP)

The 12-bit TEMP register latches the result of an ALU operation before it is sent to the destination register to avoid race conditions. The TEMP is also used as an internal register for microprogram control.

#### **INSTRUCTION REGISTER (IR)**

During an instruction fetch, the 12-bit IR contains the instruction that is to be executed by the CPU. The IR specifies the initial step of the microprogram sequence for each instruction and is also used as an internal register to store temporary data for microprogram control.

#### **MULTIPLEXER (DX)**

The 12-bit Input/Output Multiplexer handles data, address and instruction transfers, into and out of, the CPU, from or into, the main memory and peripheral devices on a time-multiplexed basis.

#### MAJOR STATE GENERATOR AND THE PROGRAMMED LOGIC ARRAY (PLA)

During an instruction fetch the instruction to be executed is loaded into the IR. The PLA is then used for the correct sequencing of the CPU for the appropriate instruction. After an instruction is completely sequenced, the major state generator scans the internal priority network. The state of the priority network decides whether the machine is going to fetch the next instruction in sequence or service one of the external request lines.

#### PLA OUTPUT LATCH

The PLA Output Latch latches the PLA output thereby permitting the PLA to be pipelined; it fetches the next control sequence while the CPU is executing the current sequence.

## MEMORY AND DEVICE CONTROL, ALU AND REG TRANSFER LOGIC

The Memory and Device Control Unit provides external control signals to communicate with peripheral devices (DEVSEL), switch register (SWSEL), memory (MEMSEL) and/or control panel memory (CPSEL). During I/O instructions this unit also modifies the PLA outputs depending on the states of the four device control lines (SKP,  $C_0$ ,  $C_1$ ,  $C_2$ ). The ALU and Register Transfer Logic provides the control signals for the internal register transfers and ALU operation.

#### TIMING AND STATE CONTROL

The IM6100 generates all the timing and state signals internally. A crystal is used to control the CPU operating frequency. The CPU divides the crystal frequency by two. With a 4MHz crystal, the internal states will be of 500ns duration. The major timing states are described in Figure 2.

T<sub>1</sub> For memory reference instructions, a 12-bit address is sent on the DataX, DX, lines. The Load External Address Register, LXMAR, is used to clock an external register to store the address information externally, if required. When executing an Input-Output I/O instruction, the instruction being executed is sent on the DX lines to be stored externally. The external address register then contains the device address and control information.

Various CPU request lines are priority sampled if the next cycle is an Instruction Fetch cycle. Current state of the CPU is available externally.

Memory/Peripheral data is read for an input transfer (READ). WAIT controls the transfer duration. If WAIT is active during input transfers, the CPU waits in the  $T_2$  state. The wait duration is an integral multiple of the crystal frequency—250ns for 4MHz.

For memory reference instructions, the Memory Select, MEMSEL, line is active. For I/O instructions the Device Select, DEVSEL, line is active. Control lines, therefore, distinguish the contents of the external register as memory or device address.

External device sense lines,  $C_0$ ,  $C_1$ ,  $C_2$ , and SKP, are sampled if the instruction being executed is an I/O instruction.

Control Panel Memory Select, CPSEL, and Switch Register Select, SWSEL, become active low for data transfers between the IM6100 and Control Panel Memory and the Switch Register, respectively.

 $T_3$ ,  $T_4$ ,  $T_5$  ALU operation and internal register transfers.

This state is entered for an output transfer (WRITE). The address is defined during  $T_1$ . WAIT controls the time for which the Write data must be maintained.



 $T_2$ 

IM6100 TIMING AND STATE SIGNALS

#### AC CHARACTERISTICS ( $T_A = 25^{\circ}C$ ), Derate 0.3% per °C

PARAMETER	SYMBOL	$\begin{array}{l} IM6100\\ V_{cc}=5.0\\ f_{c}=4MHz \end{array}$	$\begin{array}{l} \text{IM6100A} \\ \text{V}_{cc} = 10.0 \\ \text{f}_{c} = 8 \text{ MHz} \end{array}$	$\begin{array}{l} \text{IM6100C} \\ \text{V}_{cc} = 5.0 \\ \text{f}_{c} = 3.3 \text{MHz} \end{array}$	UNITS
Major State Time	Ts	500	250	600	ns
LXMAR Pulse Width	t.	240	120	290	ns
Address Setup Time	t <sub>AS</sub>	50	30	50	ns
Address Hold Time	t <sub>AH</sub>	150	100	150	ns
Access Time From LXMAR	t <sub>AL</sub>	450	225	500	ns
Output Enable Time	t <sub>en</sub>	300	150	340	ns
Read Pulse Width	t <sub>RP</sub>	700	350	800	ns
Write Pulse Width	twp	200	100	250	ns
Data Setup Time	t <sub>DS</sub>	200	100	250	ns
Data Hold Time	t <sub>он</sub>	225	110	225	ns

## MEMORY AND PROCESSOR INSTRUCTIONS

The IM6100 instructions are 12-bit words stored in memory. The IM6100 makes no distinction between instructions and data; it can manipulate instructions as stored variables or execute data as instructions when it is programmed to do so. There are three general classes of IM6100 instructions. They are referred to as Memory Reference Instruction (MRI), Operate Instruction (OPR) and Input/ Output Transfer Instruction (IOT).

Before proceeding further, we will discuss the Specific Memory Organization with which the IM6100 interfaces.

#### **MEMORY ORGANIZATION**

The IM6100 has a basic addressing capacity of 4096 12- bit words. The addressing capacity may be extended by Extended Memory Control hardware. The memory system is organized in 4096 word blocks, called MEMORY FIELDS. The first 4096 words of memory are in Field 0. If a full 32K of memory is installed, the uppermost Memory Field will be numbered 7. In any given Memory Field every location has a unique 4 digit octal (12 bit binary) address, 0000<sub>8</sub> to 7777<sub>8</sub> (0000<sub>10</sub> to 4095<sub>10</sub>). Each Memory Field is subdivided into 32 PAGES of 128 words each. Memory Pages are numbered sequentially from Page 00<sub>8</sub>, containing addresses 0000-0177<sub>8</sub>, to Page 37<sub>8</sub>, containing addresses 7600<sub>8</sub>-7777<sub>8</sub>. The first 5 bits of a 12-bit MEMORY ADDRESS denote the PAGE NUMBER and the low order 7 bits specify the PAGE ADDRESS of the memory location within the given Page.



MEMORY ORGANIZATION

During an instruction fetch cycle, the IM6100 fetches the instruction pointed to by the PC. The contents of the PC are transferred to the MAR. The PC is incremented by 1. The PC now contains the address of the 'next' sequential instruction. The MAR contains the address of the 'current' instruction which must be fetched from memory. Bits 0-4 of the MAR identify the CURRENT PAGE, that is, the Page from which instructions are currently being fetched and bits 5-11 of the MAR identify the location within the Current Page. (PAGE ZERO (0), by definition, denotes the first 128 words of memory,  $0000_{8}$ -0177<sub>8</sub>.)

#### **MEMORY REFERENCE INSTRUCTIONS (MRI)**

The Memory Reference Instructions operate on the contents of a memory location or use the contents of a memory location to operate on the AC or the PC. The first 3 bits of a Memory Reference Instruction specify the operation code, or OPCODE, and the low order 9 bits, the OPERAND address, as shown in Figure 3.



#### MEMORY REFERENCE INSTRUCTION FORMAT

Bits 5 through 11, the PAGE ADDRESS, identify the location of the OPERAND on a given page, but they do not identify the page itself. The page is specified by bit 4, called the CURRENT PAGE OR PAGE 0 BIT. If bit 4 is a 0, the page address is interpreted as a location on Page 0. If bit 4 is a 1, the page address specified is interpreted to be on the Current Page.

For example, if bits 5 through 11 represent  $123_8$  and bit 4 is a 0, the location referenced is the absolute address  $0123_8$ . However, if bit 4 is a 1 and the current instruction is in a memory location whose absolute address is  $4610_8$  the page address  $123_8$  designates the absolute address  $4723_8$ , as shown below.

 $4610_8 = 100\ 110\ 001\ 000 = PAGE\ 10\ 011 = PAGE\ 23_8$ 

Location 4610 $_{8}$  is in PAGE 23 $_{8}$ . Location 123 $_{8}$  in PAGE 23 $_{8}$ , CURRENT PAGE, will be:

By this method, 256 locations may be directly addressed, 128 on PAGE 0 and 128 on the CURRENT PAGE. Other locations are addressed by utilizing bit 3. When bit 3 is a 0, the operand address is a DIRECT ADDRESS. An INDIRECT ADDRESS (pointer address) identifies the location that contains the desired address (effective address). To address a location that is not directly addressable, not in PAGE 0 or in the CURRENT PAGE, the absolute address of the desired location is stored in one of the 256 directly addressable locations (pointer address). Upon execution, the MRI will operate on the contents of the location identified by the address contained in the pointer location.

It should be noted that locations  $0010_8$ - $0017_8$  in PAGE 0 are AUTOINDEXED. If these locations are addressed indirectly, the contents are incremented by 1 and restored before they are used as the operand address. These locations may, therefore, be used for indexing applications.

Table 1 lists the mnemonics for the five memory reference instruction, their OPCODE, the operations they perform, the number of states and the execution time at +5.0V and +10.0V, assuming a crystal frequency of 3.3MHz, 4MHz and 8MHz or a state time period of 600ns, 500ns and 250ns, respectively. It should be noted that the data is represented in Two's Complement Integer notation. In this system, the negative of a number is formed by complementing each bit in the data word and adding "1" to the complemented number. The sign is indicated by the most significant bit. In the 12-bit word used by the IM6100, when bit 0 is a "0", it denotes a positive number and when bit 0 is a "1", it denotes a negative number. The maximum number ranges for this system are  $3777_8$  (+2047) and  $4000_8$  (-2048).

Notations applied in Table 1, are defined as follows:

- ) Denotes the contents of the register or location within the parenthesis. (EA) is read as " ... the contents of the Effective Address".
- (( )) Denotes the contents of the location pointed to by the contents of the location within the double parenthesis. ((PA)) is read as " ... the contents of the location pointed to by the contents of the Pointer Address."
- Denotes " ... is replaced by ... "
- $\wedge$  Denotes, logical AND operation
  - Denotes, logical OR operation

					EXECUTION TIME (µs)	
MNE- Monic	OP CODE	OPERATION	NUMBER OF States	IM6100 +5.0V 4MHz	IM6100A +10.0V 8MHz	IM6100C +5.0V 3.3MHz
AND	08	LOGICAL AND DIRECT (I = 0) Operation: (AC) < $-(AC) \land (EA)$ Description: Contents of the EA are logically AND'ed with the contents of the AC and the result is stored in AC.	10	5.0	2.50	6.0
		LOGICAL AND INDIRECT (I = 1, PA ≠ 0010-0017 <sub>8</sub> ) Operation: (AC) <(AC) ∧ ((PA))	15	7.5	3.75	9.0
		LOGICAL AND AUTOINDEX (I = 1, PA = 0010-0017 <sub>a</sub> ) Operation: (PA) $<-$ (PA) $+ 1$ ; (AC) $<-$ (AC) $\land$ ((PA))	16	8.0	4.00	9.6
TAD	1 <sub>8</sub>	BINARY ADD DIRECT (I = 0) Operation: (AC) <(AC) + (EA) Description: Contents of the EA are ADD'ed with the contents of the AC and the result is stored in the AC; carry out complements the LINK. If AC is initially cleared, this instruction acts as LOAD from Memory	10	5.0	2.50	6.0
		BINARY ADD INDIRECT (I = 1, PA ≠ 0010-0017 <sub>a</sub> ) Operation: (AC) <—(AC) + ((PA))	15	7.5	3.75	9.0
		BINARY ADD AUTOINDEX (I = 1, PA = 0010-0017 <sub>8</sub> ) Operation: (PA) <(PA) +1; (AC) <(AC) + ((PA))	16	8.0	4.00	9.6
ISZ	28	INCREMENT AND SKIP IF ZERO DIRECT (I = 0) Operation: (EA) <(EA) +1; if (EA) = 0000 <sub>8</sub> , PC <pc +="" 1<br="">Description: Contents of the EA are incremented by 1 and restored. If the result is zero, the next sequential instruction is skined.</pc>	16	8.0	4.00	9.6
		INCREMENT AND SKIP IF ZERO INDIRECT (I = 1, PA $\neq$ 0010-0017 <sub>8</sub> ) Operation: ((PA)) <((PA)) + 1; if ((PA)) = 0000 <sub>8</sub> , PC <pc +="" 1<="" td=""><td>21</td><td>10.5</td><td>5.25</td><td>12.6</td></pc>	21	10.5	5.25	12.6
		INCREMENT AND SKIP IF ZERO AUTOINDEX (I = 1, PA = 0010-0017 <sub>8</sub> ) Operation: (PA) <(PA) +1; ((PA)) <((PA)) + 1; if ((PA)) = 0000 <sub>8</sub> , PC <pc +="" 1<="" td=""><td>22</td><td>11.0</td><td>5.50</td><td>13.2</td></pc>	22	11.0	5.50	13.2
DCA	3 <sub>8</sub>	DEPOSIT AND CLEAR THE ACCUMULATOR DIRECT (I = 0) Operation: (EA) <(AC); (AC) <0000 <sub>a</sub> Description: The contents of the AC are stored in EA and the AC is cleared.	11	5.5	2.75	6.6
		DEPOSIT AND CLEAR THE ACCUMULATOR INDIRECT (I = 1, PA $\neq$ 0010-0017 <sub>a</sub> ) Operation: ((PA)) < -(AC); (AC) < -0000 <sub>a</sub>	16	8.0	4.00	9.0
1		DEPOSIT AND CLEAR THE ACCUMULATOR AUTOINDEX (I = 1, PA = 0010-0017 <sub>8</sub> ) Operation: (PA) <(PA) + 1; ((PA)) <(AC); (AC) <0000 <sub>8</sub>	17	8.5	4.25	10.2
JMS	4 <sub>8</sub>	JUMP TO SUBROUTINE DIRECT (I = 0) Operation: (EA) <(PC), (PC) <-EA + 1 Description: The contents of the PC are stored in the EA. The PC is incremented by 1 immediately after every instruction fetch. The contents of the EA now point to the next sequential instruction following the JMS	11	5.5	2.75	6.6
		JUMP TO SUBROUTINE INDIRECT ( $I = 1, PA \neq 0010-0017_8$ )	16	8.0	4.00	9.6
		$\begin{array}{l} \text{UMP TO SUBROUTINE AUTOINDEX (I = 1, PA = 0010-0017_{g})} \\ \text{Operation: (PA) <-(PA) + 1; ((PA)) <-PC, (PC) <-(PA) + 1 \end{array}$	17	8.5	4.25	10.2
JMP	5 <sub>8</sub>	JUMP DIRECT (I = 0) Operation: (PC) < —EA Description: The next instruction is taken from the EA.	10	5.0	2.50	6.0
		JUMP INDIRECT (I = 1, PA $\neq$ 0010-0017 <sub>8</sub> ) Operation: (PC) <(PA)	15	7.5	3.75	9.0
		JUMP AUTOINDEX (I = 1, PA = 0010-0017 <sub>a</sub> ) Operation: (PA) <(PA) + 1; (PC) <(PA)	16	8.0	4.00	9.6

## TABLE 1

V

## OPERATE INSTRUCTIONS

The Operate Instructions, which have an OPCODE of  $7_8$  (111), consists of 3 groups of microinstructions. Group 1 microinstructions, which are identified by the presence of a 0 in bit 3, are used to perform logical operations on the contents of the accumulator and link. Group 2 micro instructions, which are identified by the presence of a 1 in bit 3 and a 0 in bit 11, are used primarily to test the contents of the accumulator and then conditionally skip the next sequential instruction. Group 3 microinstructions have a 1 in bit 3 and a 1 in bit 11 and are used to perform logical operations on the contents of the AC and MQ.

The basic OPR instruction format is shown in Figure 4.

Operate microinstructions from any group may be microprogrammed with other operate microinstructions of the same group. The actual code for a microprogrammed combination of two, or more, microinstructions is the bitwise logical OR of the octal codes for the individual microinstructions. When more than one operation is microprogrammed into a single instruction, the operations are performed in a prescribed sequence, with logical sequence number 1 microinstructions performed first, logical sequence number 2 microinstructions performed second, logical sequence number 3 microinstructions performed third and so on. Two operations with the same logical sequence number, within a given group of microinstructions, are performed simultaneously.





#### **GROUP 1 MICROINSTRUCTIONS**

Figure 5 shows the instruction format of a group 1 microinstruction. Any one of bits 4 to 11 may be set, loaded with a binary 1, to indicate a specific group 1 microinstruction. If more than one of these bits is set, the instruction is a microprogrammed combination of group 1 microinstructions, which will be executed according to the logical sequence shown in Figure 5.

Table 2 lists commonly used group 1 microinstructions, their assigned mnemonics, octal number, instruction format, logical sequence, the operation they perform, the number of states and the execution time at +5.0V and +10.0V, assuming a crystal frequency of 3.3MHz, 4MHz and 8MHz or a state time period of 600ns, 500ns and 250ns, respectively. The same format is followed in Table 3 and 4 which correspond to group 2 and 3 microinstructions, respectively.



#### **GROUP 1 MICROINSTRUCTION FORMAT**

					EXECUTION TIME ( $\mu$ s)		
MNEMONIC	OCTAL CODE	LOGICAL SEQUENCE	OPERATION	NUMBER Of States	IM6100 +5.0V 4MHz	IM6100A +10.0V 8MHz	IM6100C +5.0V 3.3MHz
NOP	7000	1	NO OPERATION—This instruction causes a 10 state delay in program execution, without affecting the state of the IM6100. It may be used for timing synchronization or as a convenient means of deleting an instruction from a program.	10	5.0	2.50	6.0
IAC	7001	3	INCREMENT ACCUMULATOR—The content of the AC is incremented by one (1) and carry out complements the Link (L).	10	5.0	2.50	6.0
RAL	7004	4	ROTATE ACCUMULATOR LEFT—The contents of the AC and L are rotated one binary position to the left. AC (0) is shifted to L and L is shifted to AC (11).	15	7.5	3.75	9.0
RTL	7006	4	ROTATE TWO LEFT—The contents of the AC and L are rotated two binary positions to the left. AC (1) is shifted to L and L is shifted to AC (10).	15	7.5	3.75	9.0
RAR	7010	4	ROTATE ACCUMULATOR RIGHT—The content of the AC and L are rotated one binary position to the right. AC (11) is shifted to L and L is shifted to AC (0).	15	7.5	3.75	9.0
RTR	7012	4	<b>ROTATE TWO RIGHT</b> —The contents of the AC and L are rotated two binary positions to the right. AC (10) is shifted to L and L is shifted to AC (1).	15	7.5	3.75	9.0
BSW	7002	4	BYTE SWAP—The right six (6) bits of the AC are exchanged or SWAPPED with the left six bits. AC (0) is swapped with AC (6), AC (1) with AC (7), etc. L is not affected.	15	7.5	3.75	9.0
CML	7020	2	COMPLEMENT LINK—The content of the link is complemented.	10	5.0	2.50	6.0
CMA	7040	2	COMPLEMENT ACCUMULATOR—The content of each bit of the AC is complemented having the effect of replacing the content of the AC with its one's complement.	10	5.0	2.50	6.0
CIA	7041	2,3	COMPLEMENT AND INCREMENT ACCUMULATOR—The content of the AC is replaced with its two's complement. Carry out complements the LINK.	10	5.0	2.50	6.0
CLL	7100	1	CLEAR LINK—The link is loaded with a binary 0.	10	5.0	2.50	6.0
CLL RAL	7104	1,4	CLEAR LINK—ROTATE ACCUMULATOR LEFT.	15	7.5	3.75	9.0
CLL RTL	7106	1,4	CLEAR LINK-ROTATE TWO LEFT.	15	7.5	3.75	9.0
CLL RAR	7110	1,4	CLEAR LINK—ROTATE ACCUMULATOR RIGHT.	15	7.5	3.75	9.0
CLL RTR	7112	1,4	CLEAR LINK—ROTATE TWO RIGHT.	15	7.5	3.75	9.0
STL	7120	1,2	SET THE LINK—The LINK is loaded with a binary 1 corresponding with a microprogrammed combination of CLL and CML.	10	5.0	2.50	6.0
CLA	7200	1	CLEAR ACCUMULATOR—The accumulator is loaded with binary 0's.	10	5.0	2.50	6.0
CLA IAC	7201	1,3	CLEAR ACCUMULATOR—INCREMENT ACCUMULATOR.	10	5.0	2.50	6.0
GLT	7204	1,4	GET THE LINK—The AC is cleared; the content of L is shifted into AC (11), a 0 is shifted into L. This is a microprogrammed combination of CLA and RAL.	15	7.5	3.75	9.0
CLA CLL	7300	1	CLEAR ACCUMULATOR—CLEAR LINK.	10	5.0	2.50	6.0
STA	7240	1,2	SET THE ACCUMULATOR—Each bit of the AC is set to 1 corresponding to a micro- programmed combination of CLA and CMA.	10	5.0	2.50	6.0

### TABLE 2

**GROUP 1 OPERATION MICROINSTRUCTIONS** 

#### **GROUP 2 MICROINSTRUCTIONS**

Figure 6 shows the instruction format of group 2 microinstructions. Bits 4-10 may be set to indicate a specific group 2 microinstruction. If more than one of bits 4-7 or 9-10 is set, the instruction is a microprogrammed combination of group 2 microinstructions, which will be executed according to the logical sequence shown in Figure 6.

Skip microinstructions may be microprogrammed with CLA, OSR, or HLT microinstructions. Skip microinstructions which have a 0 in bit 8, however, may not be microprogrammed with skip microinstructions which have a 1 in bit 8. When two or more skip microinstructions are microprogrammed into a single instruction, the resulting condition on which the decision will be based is the logical OR of the individual conditions when bit 8 is 0, or, when bit 8 is 1, the decision will be based on the logical AND.

## FIGURE 6



LOGICAL SEQUENCES:

1 (Bit 8 is Zero) — SMA or SZA or SNL (Bit 8 is One) — SPA and SNA and SZL 2 — CLA 3 — OSR, HLT

#### **GROUP 2 MICROINSTRUCTION FORMAT**

					EXECUTION TIME (µs)		
MNEMONIC CODE SEQUE		LOGICAL SEQUENCE	OPERATION	NUMBER OF States	IM6100 +5.0V 4MHz	IM6100A +10.0V 8MHz	IM6100C +5.0V 3.3MHz
NOP	7400	1	NO OPERATION—See GROUP 1 MICROINSTRUCTIONS	10	5.0	2.50	6.0
HLT	7402	3	HALT—Program stops at the conclusion of the current machine cycle. If HLT is combined with others in OPR 2, the other operations are completed before the end of the cycle.	10	5.0	2.50	6.0
OSR	7404	3	OR WITH SWITCH REGISTER—The content of the Switch Register if OR'ed with the content of the AC and the result is stored in the AC. The OSR INSTRUCTION TIMING is shown in Figure 8. The IM6100 sequences the OSR instruction through a 2-cycle execute phase referred to as OPR 2A and OPR 2B.	15	7.5	3.75	9.0
SKP	7410	1	SKIP—The content of the PC is incremented by 1, to skip the next sequential instruction.	10	5.0	2.50	6.0
SNL	7420	1	SKIP ON NON-ZERO LINK—The content of L is sampled, the next sequential instruction is skipped if L contains a 1. If L contains a 0, the next instruction is executed.	10	5.0	2.50	6.0
SZL	7430	1	SKIP ON ZERO LINK—The content of L is sampled, the next sequential instruction is skipped if L contains a 0. If the L contains a 1, the next instruction is executed.	10	5.0	2.50	6.0
SZA	7440	1	SKIP ON ZERO ACCUMULATOR—The content of the AC is sampled; the next sequential instruction is skipped if the AC has all bits which are 0. If any bit in the AC is a 1, the next instruction is executed.	10	5.0	2.50	6.0
SNA	7450	1	SKIP ON NON-ZERO ACCUMULATOR—The content of the AC is sampled; the next sequential instruction is skipped if the AC has any bits which are not 0. If every bit in the AC is 0, the next instruction is executed.	10	5.0	2.50	6.0
SZA SNL	7460	1	SKIP ON ZERO ACCUMULATOR, OR SKIP ON NON-ZERO LINK, OR BOTH	10	5.0	2.50	6.0
SNA SZL	7470	1	SKIP ON NON-ZERO ACCUMULATOR AND SKIP ON ZERO LINK	10	5.0	2.50	6.0
SMA	7500	1	SKIP ON MINUS ACCUMULATOR—If the content of AC (0) contains a 1, indicating that the AC contains a negative two's complement number, the next sequential instruction is skipped. If AC (0) contains a 0, the next instruction is executed.	10	5.0	2.50	6.0
SPA	7510	1	SKIP ON POSITIVE ACCUMULATOR—The contents of AC (0) are sampled. If AC (0) contains a 0, indicating that the AC contains a positive two's complement number, the next sequential instruction is skipped. If AC (0) contains a 1, the next instruction is executed.	10	5.0	2.50	6.0
SMA SNL	7520	1	SKIP ON MINUS ACCUMULATOR OR SKIP ON NON-ZERO LINK OR BOTH	10	5.0	2.50	6.0
SPA SZL	7530	1	SKIP ON POSITIVE ACCUMULATOR AND SKIP ON ZERO LINK	10	5.0	2.50	6.0
SMA SZA	7540	1	SKIP ON MINUS ACCUMULATOR <b>OR</b> SKIP ON ZERO ACCUMULATOR <b>OR</b> BOTH	10	5.0	2.50	6.0
SPA SNA	7550	1	SKIP ON POSITIVE ACCUMULATOR <b>AND</b> SKIP ON NON-ZERO ACCUMULATOR	10	5.0	2.50	6.0
SMA SZA SNL	7560	1	SKIP ON MINUS ACCUMULATOR <b>OR</b> SKIP ON ZERO ACCUMULATOR <b>OR</b> SKIP ON NON-ZERO LINK <b>OR</b> ALL	10	5.0	2.50	6.0
SPA SNA SZL	7570	1	SKIP ON POSITIVE ACCUMULATOR <b>AND</b> SKIP ON NON-ZERO ACCUMULATOR <b>AND</b> SKIP ON ZERO LINK	10	5.0	2.50	6.0
CLA	7600	2	CLEAR ACCUMULATOR—The AC is loaded with binary 0's.	10	5.0	2.50	6.0
LAS	7604	1,3	LOAD ACCUMULATOR WITH SWITCH REGISTER—The content of the AC is loaded with the content of the SR, bit for bit. This is equivalent to a microprogrammed combination of CLA and OSR.	15	7.5	3.75	9.0
SZA CLA	7640	1,2	SKIP ON ZERO ACCUMULATOR THEN CLEAR ACCUMULATOR	10	5.0	2.50	6.0
SNA CLA	7650	1,2	SKIP ON NON-ZERO ACCUMULATOR THEN CLEAR ACCUMULATOR	10	5.0	2.50	6.0
SMA CLA	7700	1,2	SKIP ON MINUS ACCUMULATOR THEN CLEAR ACCUMULATOR	10	5.0	2.50	6.0
SPA CLA	7710	1,2	SKIP ON POSITIVE ACCUMULATOR THEN CLEAR ACCUMULATOR	10	5.0	2.50	6.0

#### **GROUP 2 OPERATE MICROINSTRUCTIONS**

#### **GROUP 3 MICROINSTRUCTIONS**

Figure 7 shows the instruction format of group 3 microinstructions which requires bits 3 and 11 to contain a 1. Bits 4, 5 or 7 may be set to indicate a specific group 3 microinstruction. If more than one of the bits is set, the instruction is a microprogrammed combination of group 3 microinstructions following the logical sequence listed in Figure 7.

## FIGURE 7



**GROUP 3 MICROINSTRUCTION FORMAT** 

3-ALL OTHERS

## TABLE 4

					EXECUTION TIME ( $\mu$ s)			
MNEMONIC	OCTAL Code	LOGICAL SEQUENCE	OPERATION	NUMBER OF States	IM6100 +5.0V 4.0MHz	IM6100A +10.0V 8.0MHz	IM6100C +5.0V 3.3MHz	
NOP	7401	3	NO OPERATION—See Group 1 Microinstructions	10	5.0	2.50	6.0	
MQL	7421	2	MQ REGISTER LOAD—The content of the AC is loaded into the MQ, the AC is cleared and the original content of the MQ is lost.	10	5.0	2.50	6.0	
MQA	7501	2	MQ REGISTER INTO ACCUMULATOR—The content of the MQ is OR'ed with the con- tent of the AC and the result is loaded into the AC. The original content of the AC is lost but the original content of the MQ is retained. This instruction provides the programmer with an inclusive OR operation.	10	5.0	2.50	6.0	
SWP	7521	3	SWAP ACCUMULATOR AND MQ REGISTER—The content of the AC and MQ are interchanged accomplishing a microprogrammed combination of MQA and MQL.	10	5.0	2.50	6.0	
CLA	7601	1	CLEAR ACCUMULATOR	10	5.0	2.50	6.0	
CAM	7621	3	CLEAR ACCUMULATOR AND MQ REGISTER—The content of the AC and MQ are loaded with binary 0's. This is equivalent to a microprogrammed combination of CLA and MQL.	10	5.0	2.50	6.0	
ACL	7701	3	CLEAR ACCUMULATOR AND LOAD MQ REGISTER INTO ACCUMULA- TOR—This is equivalent to a microprogrammed combination of CLA and MQA.	10	5.0	2.50	6.0	
CLA SWP	7721	3	CLEAR ACCUMULATOR AND SWAP ACCUMULATOR AND MQ REGISTER—The content of the AC is cleared. The content of the MQ is loaded into the AC and the MQ is cleared.	10	5.0	2.50	6.0	

#### **GROUP 3 OPERATE MICROINSTRUCTIONS**

#### FIGURE 8 IFETCH OPR 2A OPR 2B STATES 1 2 3 4 5 1 2 3 4 5 LXMAR MEMSEL SWSEL DX Л (1) 2 3 ① Instruction Address ③ Switch Register, → CPU Data

**OSR INSTRUCTION TIMING** 

② Instruction → CPU

The input/output transfer instructions, which have an OPCODE of  $6_{a}$ , are used to initiate the operation of peripheral devices and to transfer data between peripherals and the IM6100. Three types of data transfer may be used to receive or transmit information between the IM6100 and one or more peripheral I/O devices. PROGRAMMED DATA TRANSFER provides a straightforward means of communicating with relatively slow I/O devices, such as Teletypes, cassettes, card readers and CRT displays. INTERRUPT TRANSFERS use the interrupt system to service several peripheral devices simultaneously, on an intermittent basis, permitting computational operations to be performed concurrently with the data I/O operations. Both Programmed Data Transfers and Program Interrupt Transfers use the accumulator as a buffer, or storage area, for all data transfers. Since data may be transferred only between the accumulator and the peripheral, only one 12 bit word at a time may be transferred. DIRECT MEMORY ACCESS, DMA, transfers variable-size blocks of data between high-speed peripherals and the memory with a minimum of program control required by the IM6100.

#### IOT INSTRUCTION FORMAT

The Input/Output Transfer Instruction format, the number of states and the execution time at +5.0V and +10.0V, assuming a crystal frequency of 3.3MHz, 4MHz and 8MHz or a state time period of 600ns, 500ns and 250ns, respectively is represented in Figure 9.

The first three bits, 0-2, are always set to  $6_8$  (110) to specify an IOT instruction. The next six bits, 3-8, contain the device selection code that determines the specific I/O device for which the IOT instruction is intended and, therefore, permit interface with up to 64 I/O devices. The last three bits, 9-11, contain the operation specification code that determines the specific operation to be performed. The nature of this operation for any given IOT instruction depends entirely upon the circuitry designed into the I/O device interface.

#### PROGRAMMED DATA TRANSFER

Programmed Data Transfer is the easiest, simplest, most convenient and most common means of performing data I/O. For microprocessor applications, it may also be the most cost effective



IOT INSTRUCTION FORMAT

approach. The data transfer begins when the IM6100 fetches an instruction from the memory and recognizes that the current instruction is an IOT. This is referred to as IFETCH and consists of five (5) internal states. The IM6100 sequences the IOT instruction through a 2-cycle execute phase referred to as IOT<sub>A</sub> and IOT<sub>B</sub>. Bits 0-11 of the IOT instruction are available on DX 0-11 at IOT<sub>A</sub> · LXMAR. These bits must be latched in an external address register. DEVSEL is active low to enable data transfers between the IM6100 and the peripheral device(s). Input-Output Instruction Timing is shown in Figure 10. The selected peripheral device communicates with the IM6100 through 4 control lines— $C_0$ ,  $C_1$ ,  $C_2$  and SKP. In the IM6100 the type of data transfer, during an IOT instruction, is specified by the peripheral device(s) by asserting the control lines as shown in Table 5.

The control line SKP, when low during an IOT, causes the IM6100 to skip the next sequential instruction. This feature is used to sense the status of various signals in the device interface. The C<sub>0</sub>, C<sub>1</sub>, and C<sub>2</sub> lines are treated independently of the SKP line. In the case of a RELATIVE or ABSOLUTE JUMP, the skip operation is performed after the jump. The input signals to the IM6100, DX 0-11, C<sub>0</sub>, C<sub>1</sub>, C<sub>2</sub>, and SKP, are sampled at IOT<sub>A</sub> during DEVSEL  $\times$ T<sub>c</sub>. The data from the IM6100 is available to the device(s) during DEVSEL  $\times$ T<sub>c</sub>. IOT<sub>B</sub> cycle is internal to the IM6100 to perform the operations requested during IOT<sub>A</sub>. Both IOT<sub>A</sub> and IOT<sub>B</sub> consist of six (6) internal states.

In summary, Programmed Data Transfer performs data I/O with a minimum of hardware support. The maximum rate at which programmed data transfers may take place is limited by the IM6100 instruction execution rate. However, the data rate of the most commonly used peripheral devices is much lower than the maximum rate at which programmed transfers can take place in the IM6100. The major drawback associated with Programmed Data Transfer is that the IM6100 must hang up in a waiting loop while the I/O device completes the last transfer and prepares for the next transfer. On the other hand, this technique permits easy hardware implementation and simple, economical interface design. For this reason, almost all devices except bulk storage units rely heavily on programmed data transfer for routine data I/O.

NUMBER	EXECUTION TIME (µs)					
OF States	IM6100 + 5.0V 4MHz	IM6100A +10.0V 8MHz	IM6100C +5.0V 3.3MHz			
17	8.5	4.25	10.2			

IOT NUMBER OF STATES/EXECUTION TIME

TABLE 5

$\begin{array}{c} \text{CONTROL LINES} \\ \text{C}_0 \qquad \text{C}_1 \qquad \text{C}_2 \end{array}$			OPERATION	DESCRIPTION			
Н	Н	н	DEV <ac< td=""><td>The content of the AC is sent to the device.</td></ac<>	The content of the AC is sent to the device.			
L	Н	Н	DEV <ac;cla< td=""><td>The content of the AC is sent to a device and then the AC is cleared.</td></ac;cla<>	The content of the AC is sent to a device and then the AC is cleared.			
Н	L	Н	AC <ac dev<="" td="" v=""><td>Data is received from a device, OR'ed with the data in the AC and the result is stored in the AC.</td></ac>	Data is received from a device, OR'ed with the data in the AC and the result is stored in the AC.			
L	L	Н	AC <dev< td=""><td>Data is received from a device and loaded into the AC.</td></dev<>	Data is received from a device and loaded into the AC.			
*	Н	L	PC <pc +="" dev<="" td=""><td>Data from the device is added to the contents of the PC. This is referred to as a RELATIVE JUMP.</td></pc>	Data from the device is added to the contents of the PC. This is referred to as a RELATIVE JUMP.			
*	L	L	PC <dev< td=""><td>Data is received from a device and loaded into the PC. This is referred to as an ABSOLUTE JUMP.</td></dev<>	Data is received from a device and loaded into the PC. This is referred to as an ABSOLUTE JUMP.			
			Anno an in an				

\*Don't Care

#### **PROGRAMMED I/O CONTROL LINES**



INPUT-OUTPUT INSTRUCTION TIMING

## INTERRUPT TRANSFER

#### **PROGRAM INTERRUPT TRANSFERS**

The program interrupt system may be used to initiate programmed data transfers in such a way that the time spent waiting for device status is greatly reduced or eliminated altogether. It also proides a means of performing concurrent programmed data transfers etween the IM6100 and the peripheral devices. This is accomplished by isolating the I/O handling routines from the mainline program and using the interrupt system to ensure that these routines are entered only when an I/O device status is set, indicating that the device is actually ready to perform the next data transfer, or that it requires some sort of intervention from the running program.

The interrupt system allows certain external conditions to interrupt the computer program by driving the INTREQ input to the IM6100 Low. If no higher priority requests are outstanding and the interrupt system is enabled, the IM6100 grants the device interrupt at the end of the current instruction. After an interrupt has been granted, the Interrupt Enable Flip-Flop in the IM6100 is reset so that no more interrupts are acknowledged until the interrupt system is re-enabled under program control.



**DEVICE INTERRUPT GRANT TIMING** 

#### DEVICE INTERRUPT GRANT TIMING

The current content of the Program Counter, PC, is deposited in location  $0000_8$  of the memory and the program fetches the instruction from location  $0001_8$ . The return address is available in location  $0000_8$ . This address must be saved in a software stack if nested interrupts are permitted. The INTGNT, Figure 11, signal is activated by the IM6100 when a device interrupt is acknowledged. This signal is reset by executing any IOT instruction as shown in Figure 12. The INTGNT signal is necessary to implement the Extended Memory Control hardware when more than 4K of memory is required. The INTGNT is also useful in implementing an External Vectored Priority Interrupt network.

The user program controls the interrupt mechanism of the IM6100 by executing the processor IOT instructions listed in Table 6. Several of these interrupt IOT instructions are also used if the memory is extended beyond 4K words.

## FIGURE 12



#### **DEVICE INTERRUPT GRANT RESET TIMING**

## INPUT/OUTPUT TRANSFER INSTRUCTIONS CONTINUED

## TABLE 6

MNE- MONIC	OCTAL CODE	OPERATION
SKON	6000	SKIP IF INTERRUPT ON-If Interrupt system is enabled, the next sequential instruction is skipped. The Interrupt system is disabled.
ION	6001	INTERRUPT TURN ON—The internal interrupt acknowledge system is enabled. The interrupt system is enabled after the CPU executes the next sequential instruction. The INTERRUPT ENABLE TIMING is shown in Figure 13.
IOF	6002	INTERRUPT TURN OFF-The interrupt system is disabled. Note that the interrupt system is automatically disabled when the CPU acknowledges an INT request.
SRQ	6003	SKIP IF INT REQUEST—The next sequential instruction is skipped if the INT request bus is low.
GTF	6004	GET FLAGS—The following machine states are read into the indicated bits of AC. bit 0—Link bit 2—INT request bus bit 4—Interrupt Enable FF
		Other bits may be modified by external inputs (ex. Extended memory control).
RTF	6005	RETURN FLAGS—Link is restored from AC (0). Interrupt system is enabled after the next sequential instruction is executed. All AC bits are available externally to restore external states. (ex. Extended memory control).
SGT	6006	Operation is determined by external devices, if any.
CAF	6007	CLEAR ALL FLAGS—AC and Link are cleared. Interrupt system is disabled.

#### **PROCESSOR IOT INSTRUCTIONS**



#### INTERRUPT ENABLE FF ON (ION)

#### **CONTROL PANEL INTERRUPT TRANSFER**

The IM6100 control panel is implemented in software. The software implementation of the control panel need not use any part of the main memory or change the processor state. This is an important feature since the final version of the system may not have a control panel and the system designer would like to use the entire capacity of the main memory for the specific system application.

The control panel communicates with the IM6100 with the Control Panel Request, CPREQ, line. The CPREQ is functionally similar to the INTREQ with some important differences. The CPREQ is granted even when the machine is in the HALT state. The IM6100 is temporarily put in the RUN state for the duration of the panel routine. The IM6100 reverts back to its original processor state after the panel routine has been executed.

The CPREQ bypasses the interrupt enable system and the processor IOT instructions, ION and IOF, are ignored while the IM6100 is in the Control Panel Mode. Once a CPREQ is granted, the IM6100 will not recognize any DMAREQ or INTREQ until CPREQ has been fully serviced.

When a CPREQ is granted, Figure 14, the PC is stored in location  $0000_8$  of the Panel Memory and the IM6100 resumes operation at location  $7777_8$  of the Panel Memory. The Panel Memory would be organized with RAM's in the lower pages and PROM's in the higher pages. The control panel service routine would be stored in the higher pages in the nonvolatile PROM's, starting at  $7777_8$ .

### FIGURE 14





A Control Panel Flip-Flop, CNTRL FF, which is internal to the IM6100, is set when the CPREQ is granted. The CNTRL FF prevents further CPREQ's from being granted. As long as the CNTRL FF is set, the Control Panel Memory

Select, CPSEL, is active instead of the Memory Select, MEMSEL, for memory references. The CPSEL signal may, therefore, be used to distinguish the Control Panel Memory from the Main Memory. However, during the Execute phase of indirectly addressed AND, TAD, ISZ or DCA instructions, the MEMSEL is made active. The instructions are always fetched from the control panel memory. The operand address for indirectly addressed AND, TAD, ISZ or DCA refers first to the control panel memory for an effective address, which, in turn, refers to a location in the main memory. A main memory location may, therefore, be examined and changed by indirectly addressed TAD and DCA instructions, Figure 15, respectively. Every location in the main memory is accessible to the control panel routine.



"DCA INDIRECT" IN CONTROL PANEL ROUTINE

Exiting from the control panel routine is achieved by executing the following sequence with reference made to Figure 16.

ION

JMP 1 0000<sub>8</sub> (Loc 0000<sub>8</sub> in CPMEM) The ION, 6001<sub>8</sub>, instruction will reset the CP FF after executing the next sequential instruction. The ION will not affect the interrupt system since the CNTRL FF is still active. Location 00008 of the CPMEM contains either the original return address deposited by the IM6100 when the CP routine was entered, or it may be a new starting address defined by the CP routine, for example, by activating the LOAD ADDRESS SWITCH. CPREQ's are normally generated by the manual actuation of the control switches. If the CPU registers must be displayed in real-time, the CPREQ's must be generated by a timer at fixed intervals.

The designer may also make use of the control panel features to implement Bootstrap loaders in the CP Memory so that the loader will be "transparent" to the main memory. Programs will be loaded by DCA I POINTER instruction, the pointer being developed in the CP RAM to point to the main memory location to be loaded.

Approximately 64 P/ROM locations are sufficient to implement all the functions of the PDP8/E Control Panel. The IM6100 provides for a 12 bit switch register which can be read by the IM6100 under program control with the OR THE SWITCH REGISTER, OSR, instruction even without a control panel.

An RTF, 6005<sub>8</sub>, instruction also resets the internal CNTRL FF. Exiting from a panel routine can be achieved by activating the RE-SET line since RESET has a higher priority than CPREQ as shown in Figure 18. If the RUN/HLT line is pulsed while the IM6100 is in the panel mode, it will 'remember' the pulse(s) but defer any action until the IM6100 exits from the panel mode.

### FIGURE 16



INSTRUCTION ADDRESS INSTRUCTION FETCH FROM CP MEM DEVICE ADDRESS (6001,) DONT CARE DEVICE READ, SAMPLE C0, C1, C2 & SKP DONT CARE DEVICE WRITE

Õ ®

ത്

INSTRUCTION FETCH FROM CP MEM EFFECTIVE ADDRESS (0000,) JMP ADDRESS FROM CP MEM LOC 0000, I F CPU WAS IN THE HALT STATE, THE RUN IS FLASE AT T1

#### "ION; JMP I 00008" IN CONTROL PANEL ROUTINE

#### **DIRECT MEMORY ACCESS (DMA)**

Direct Memory Access, sometimes called data break, is the preferred form of data transfer for use with high-speed storage devices such as magnetic disk or tape units. The DMA mechanism transfers data directly between memory and peripheral devices. The IM6100 is involved only in setting up the transfer; the transfers take place with no processor intervention on a "cycle stealing" basis. The DMA transfer rate is limited only by the bandwidth of the memory and the data transfer characteristics of the device. The device generates a DMA Request when it is ready to transfer data. The IM6100 grants the DMAREQ by activating the DMAGNT signal at the end of the current instruction as shown in Figure 17. The IM6100 suspends any further instruction fetches until the DMAREQ line is released. The DX lines are tri-stated, all SEL lines are high, and the external timing signals  $XT_A$ ,  $XT_B$ , and  $XT_c$  are active. The device which generated the DMAREQ must provide the address and the necessary control signals to the memory for data transfers. The DMAREQ line can also be used as a level sensitive "pause" line.



**DIRECT MEMORY ACCESS (DMA)** 

· 제품은 물건들은 실패되는 제품을 하는 것은 성공들을 한 상품을 당한 위한 물질물질을 갖추고한 것을 받았어.

After an instruction is completely sequenced, the major state generator scans the internal priority network as shown in Figure 18. The state of the priority network decides the next sequence of the IM6100.

The request lines, RESET, CPREQ, RUN/HLT, DMAREQ and INTREQ, are sampled in the last cycle of an instruction execution, at time T1. The worst case response time of the IM6100 to an external request is, therefore, the time required to execute the longest instruction preceded by any 6-state execution cycle. For the IM6100, this is an autoindexed ISZ, 22 states, preceded by any 6-state execution cycle instruction. The worst case response time is, therefore, 28 states, 14  $\mu$ s at 5 volts.

When the IM6100 is initially powered up, the state of the timing generator is undefined. The generator is automatically initialized with a maximum of 34 clock pulses. The request inputs, as the IM6100 is powered on, must span at least 58 clock pulses to be recognized, 34 clocks for the counter to initialize and a maximum of two IM6100 cycles (20 to 24 clocks) for the state generator to sample the request lines.

The internal priority is RESET, CPREQ, RUN/HLT, DMAREQ, INTREQ, and IFETCH.

#### IFETCH

If no external requests are pending, the IM6100 fetches the next instruction pointed to by the contents of the PC. The IFETCH line is active during the cycle in which the instruction is fetched. External devices can monitor DX, 0-2, during IFETCH·XT<sub>A</sub> to determine the functional class of the current instruction. For example, the external memory extension hardware must know when JMP or JMS instructions are fetched to implement the Extended Memory Control.

The Programmable Logic Array, PLA, in the IM6100 sequences the IM6100 to execute the fetched instruction. All INDIRECT and AUTOINDEX Memory Reference Instructions go through a common state sequence to generate the Effective Address, EA, of the operand. The subsequent sequence, referred to as the EXECUTE phase, is controlled by the functional class of the instruction. The EXECUTE phase of AND, TAD, DCA, JMS, JMP and OPR Group 3 Microinstruction consists of only one cycle. ISZ and IOT have a 2cycle EXECUTE phase. OPR Group 1 and Group 2 Microinstructions have an optional second cycle, depending on the microcoding of the OPR instructions. An IM6100 cycle consists of 5 states,  $T_1$ ,  $T_2$ ,  $T_3$ ,  $T_4$ , and  $T_5$ , with an optional sixth state,  $T_6$ , for Output Transfers (WRITE).

The state sequence for internal (processor) and external IOT instructions are identical. The Device Address and Control bits are available in the External Address Register for internal IOT instructions. External hardware, for example Extended Memory Control, can control the C-lines for data transfers to implement Get Flags (GTF), Return Flags (RTF), and Clear All Flags (CAF) instructions. External Control of the C-lines is necessary to implement these internal IOT instructions since the flag bits may be distributed both inside and outside the IM6100.



MAJOR PROCESSOR STATES AND NUMBER OF CLOCK CYCLES IN EACH STATE

#### RESET

The Reset initializes all internal IM6100 flags and clears the AC and the LINK. The machine is halted.

The IM6100 remains in the Reset state as long as the Reset line is low as shown in Figure 19. The DX lines are three stated. The IM6100 continues to provide the external timing signals  $XT_A$ ,  $XT_B$  and XT<sub>c</sub>. All SEL lines are high.

The PC is set to 77778. In most applications, the higher memory locations utilize P/ROM's or ROM's. Therefore, a power-up routine starting at the highest memory location can be used to initialize the system.



#### **RUN/HALT**

RUN/HLT changes the state of the IM6100's RUN/HLT flip-flop. Pulsing the line low causes the IM6100 to alternately run and halt as shown in Figure 20. The RUN/HLT line is normally high. The IM6100 recognizes the positive transition of the signal.

The RUN/HLT flip-flop can be put in the halt state under program control by executing the HLT, 7402<sub>8</sub>, instruction. When the IM6100 is halted, RUN/HLT is functionally identical to the CONTINUE switch of the PDP8/E control panel.

If the IM6100 is in the halt state, the RUN signal is low. The RUN signal can be used to power down external circuitry for a low power system.

The RUN/HLT can also be used to make the IM6100 execute one instruction at a time as shown in Figure 21. The RUN/HLT combines the functional features of STOP, CONTINUE, and SINGLE INSTRUCTION as defined by the PDP8/E Control Panel.



#### **RUN/HALT TIMING**

### FIGURE 21



"SINGLE STEP" WITH RUN/HLT



The IM6100 and the PDP-8/E\* of Digital Equipment Corporation are software compatible. The basic PDP-8/E paper-tape software system supplied by Digital Equipment Corporation will operate properly with the IM6100. This basic software package includes Binary Loaders, PAL III Assembler, Symbolic Editor, Dynamic Debugging Technique (DDT), Octal Debugging Technique (ODT), 23 Bit Floating Point Package and FOrmula CALculator (FOCAL)\*. The IM6100 will execute the complete set of CPU diagnostics for PDP-8/E.

Since the bus structure of the IM6100 can be adapted to provide a subset of the PDP-8/E OMNIBUS\* signals, as shown in Figure 22, all programmed I/O interfaces for the PDP-8E, for example, Teletype, Papertape Reader/Punch, etc., will operate with the IM6100 without any hardware or software modification.

The Direct Memory Access, DMA, structure of the IM6100 and PDP-8/E are different, the IM6100 DMA structure is similar to the PDP-8 1-CYCLE BREAK, but not compatible.

The IM6100 handles 4K words of memory directly. Like the PDP-8/E, an external Extended Memory Control element can be used to extend the addressing space up to 32K. All necessary control and timing signals to implement the memory extension controller are generated by the IM6100.

The Extended Arithmetic Element, EAE, and the User Flag, UF, processor options of the PDP-8/E cannot be used with the IM6100. The EAE is used for hardwired Multiply/Divide and the UF for timesharing.

The IM6100 treats the Control Panel as a programmed I/O device with certain special features. The Control Panel has a dedicated INT request line to the IM6100 and the control panel program can reside in a separate memory, distinct from the normal program memory. The control panel service routine can be made transparent to the user and the user program can occupy the entire 4K of main memory. The bootstrap routines may also reside in the dedicated control panel memory. Unlike the PDP-8/E, the IM6100 bootstrap routines and the loaded user programs, can, therefore, share common address space.



#### EXAMPLE OF A PDP-8/E PROGRAMMED I/O PERIPHERAL INTERFACE

# APPLICATIONS

#### ALL CMOS SYSTEM

The IM6100 microprocessor family provides for the capability of building an all CMOS system with no additional support components. The CMOS RAM devices are organized  $256 \times 1$  (IM6524),  $1024 \times 1$ , (IM6508/18) or  $256 \times 4$  (IM6551/6561). They have internal address latches and operate synchronously with an address strobe. A  $1024 \times 12$  bit mask programmable CMOS ROM (IM6312) is also provided. The IM6402/6403 is an industry standard UART with the option of

operating directly from a high frequency crystal. The IM6101, Parallel Interface Element (PIE), provides all the signals necessary to communicate with an external device including a vectored priority interrupt chain. For example, a parallel Teletype interface can be designed with only two logic elements—the IM6101 for control and the IM6403 for data handling. The dynamic power dissipation of the CMOS system will be less than 60mW at +5 volts. (Figure 23.)



#### **GENERAL PURPOSE IM6100 SYSTEM**

A few auxiliary circuits are necessary to permit the IM6100 to be operational in a general purpose environment. They include transceivers (DM8833) to buffer the DX lines, address latches (SN74174) and buffers for control lines. The IM6100 requires only 6 additional packages to interface with standard bipolar or MOS RAM's, P/ROM's or FPLA's. (Figure 24.)



#### 256 $\times$ 12 RAM, 2K $\times$ 12 P/ROM MEMORY SYSTEM

A low power nonvolatile memory system with extremely low standby power requirements can be constructed as shown below. A 256 × 12 RAM, 2K × 12 P/ROM organization seems to be sufficient for typical microprocessor applications. Provisions are made, however, to expand the RAM-P/ROM capacity up to 4K words. The P/ROM devices are power strobed with PNP transistors. The CMOS RAM's have extremely low quiescent power requirements, less than

300  $\mu$ W for a 256  $\times$  12 array, and they can be made nonvolatile with an inexpensive battery backup. The system designer can reduce memory power dissipation considerably with CMOS RAM's and power strobed P/ROM's since the memory utilization of microprocessors is typically less than 30%. The power dissipation of the system shown below is less than 0.5watts at 5 volts. (Figure 25.)



#### TRANSPARENT CONTROL PANEL

A unique feature of the IM6100 is the provision for a dedicated completely independent control panel with its own memory separate from the main memory. The concept of a "transparent" control panel is an important one for microprocessors since microprocessor based production systems normally do not have a full fledged panel and the system designer would like to use the entire capacity of the main memory for the specific system applications. A number of panel options which can greatly increase the usefulness, flexibility and reliability of the system, such as test, maintenance and diagnostic routines, bootstrap loaders, etc., can be incorporated just by increasing the size of the panel memory to handle more software. The panel can be considered as a portable device which can be plugged into a socket on the CPU board, whenever the panel functions are needed, and disconnected, when not needed, without disturbing any part of the user program. (Figure 26.)



#### IM6100 TO CMOS RAM INTERFACE

The IM6100 provides all the control signals to interface directly with standard CMOS RAM's. Since the CMOS RAM's have internal address latches, the address information on the DX lines is latched internally with the address strobe. Address, Data-in and Data-out can be multiplexed on the DX lines without any degradation in performance. (Figure 27.)

FIGURE 27



## SECTION II: INTERCEPT PROTOTYPING SYSTEM



# INTRODUCTION

INTERCEPT provides you an easy economical means of prototyping user systems and evaluating the IM6100 family of devices in typical configurations. INTERCEPT, packaged for bench or desk top operation, is dimensioned 10-3/4" X 16-1/2" X 2-7/8" and precisely duplicates the functions and timing of the IM6100 microprocessor. The simplified bus structure, being threestate TTL compatible and fully buffered, eases I/O handling and memory operation. The basic PDP-8/E\* papertape software supplied by Digital Equipment Corporation will operate properly with INTERCEPT without any software or hardware modifications. The design features of the prototyping system give the user complete flexibility in developing both software and hardware.

Standard PDP-8 programs require the IM6100 microprocessor to have a Control Panel, 6900-CONTRL, 4K words of RAM, 6901-M4KX12, and a PDP-8/E compatible Teletype interface, 6902-CPUTTY – the basic modules provided in INTERCEPT. Four 72 pin-36 position edge connectors are provided on a common bus (Figure A). The basic modules utilize three connectors and the fourth is provided as a user option. Access to the bus is available under the unit (Figure B) for user options or for attaching 6904-INTBUS, the Universal Bus. Two Amplimite High Density 20 ①, 25 position pin and socket connectors are provided, uncommitted, at the back of the case, as well as a 9 position connector for teletype interface (Figure C). A 5 volt, 3 amp power supply is provided permitting 1.0 amps for user option modules.

With INTERCEPT, the user has a fully interactive facility to generate and test user programs and peripheral interfaces before committing to a masked ROM pattern and a final hardware configuration.



Figure A.



Figure B.



\*Trademark Digital Equipment Corp. ① AMP INC., Harrisburg, PA Figure C.

# SPECIFICATIONS

MEMORY	6901-M4KX12	1024 × 1 CMOS Static RAM – IM6508
ORGANIZATION	6901-M4KX12	4096 x 12 — Four 1024 x 12 Arrays
NONVOLATILITY	6901-M4KX12	40 Days @ 25°C
CLOCK RATE	ALL	4 MHz
INPUT SIGNALS	ALL	TTL Compatible
OUTPUT SIGNALS	ALL	TTL Compatible
POWER REQUIRED	6900-CONTRL	900 mA @ 5 V DC
		DC Output of Power Supply
		5 ± 5% Volts
		3 Amps at 40°C
was a straight and straight and		AC Input
a da Artena da Artena Artena da Artena da Ar		105-125 or 210-250 Volts at 57-63 Hz
		45 Watts Max. at Full Load Rating
	6901-M4KX12	400 mA @ 5 V DC
	6902-CPUTTY	700 mA @ 5 V DC
DIMENSIONS	6900-CONTRL	10-3/4'' × 16-1/2'' × 2-7/8''
	6901-M4KX12	6′′ × 8-1/2′′ × 3/4′′
	6902-CPUTTY	6′′ × 8-1/2′′ × 3/4′′
CONNECTOR	ALL CARDS	72-Pin – 36 Position, 0.100" Pin-to-Pin Spacing
	6900-CONTRL	Four 72-Pin – 36 Position Sockets, 0.100"
		Pin-to-Pin Spacing

#### INTERCEPT PROTOTYPING SYSTEM



# INTERCEPT

## 6900-CONTRL CONTROL PANEL MODULES

The 6900-CONTRL consists of all the component parts of INTERCEPT except 6901-M4KX12 and 6902-CPUTTY. 6900-CONTRL is organized in two modules: The first, 6903-CONTROL-1, is a PC board which contains logic and memory and is inserted into the 6900 bus. The second, 6903-CONTROL-2, consists of the case and front panel of INTERCEPT, which contains an array of switches and indicators to facilitate processor operation and maintenance. The logic and memory card, 6903-CONTRL-1, is connected to the control panel module, 6903-CONTRL-2, with a flat cable. The control panel module requires 900 mA at 5 V DC.

The operator may start and stop program execution, examine and modify the contents of the main memory, modify and display internal processor operation, manually load and execute machine language programs or **bootstrap** and execute

programs via the Teletype or a high speed tape reader. Since the microprocessor register and internal control signals are not available externally, the modification and display of internal processor information must be done under program control. The console program resides in the console memory which is organized as  $16 \times 12 \text{ RAM}-256 \times 12 \text{ P/ROM}$ . The console operations are completely transparent to the user.

Provisions are made for single instruction and single clock processor operation. The processor state information can also be displayed in **real time**. The user defined routines are implemented with the "USER FN" switch.

Additional information on the 6900-CONTRL module is provided in Applications Bulletin M006 entitled "IM6100 Operator Console".



Figure D.

Figure E.

# MODULES

## 6901-M4KX12 4096 X 12 NONVOLATILE CMOS MEMORY MODULE

The 4096 x 12 nonvolatile CMOS memory module consists of 48 CMOS static RAMs (IM6508), providing the user with 49152 bits of random access memory. The module provides for memory expansion by utilizing the Field Select input and is fully decoded and buffered for TTL compatibility. The 3K Write Protect provision enables the user to block the upper 3K words of memory as "read-only" to simulate RAM-ROM configurations. The entire memory may be write protected. The 500mAH Nickel Cadmium battery back-up guarantees data retention up to 40 days and is automatically recharged when the module is powered. If the battery voltage falls below the level required to guarantee data retention, even momentarily, an LED indicator illuminates when the module power is restored. A switch is provided to protect the memory module from stray signals when inserting or removing it from a "live" system. The module requires 400mA at 5 V DC and is dimensioned  $6'' \ge 8 \cdot 1/2'' \ge 3/4''$ .

Additional information on the 6901-M4KX12 module is provided in Applications Bulletin M004 entitled "Static Memory Systems For the IM6100". A blank printed circuit board can be ordered by specifying the number 6901.



Figure F.

### 6902-CPUTTY IM6100/TELETYPE® MODULE

The 6902-CPUTTY module forms the nucleus of the three-state bus-organized prototyping system. The module contains the IM6100 microprocessor with a DEC <sup>(2)</sup> PDP-8/E compatible parallel Teletype interface. The microprocessor signals are buffered with standard high current three-state buffers and transceivers to define a TTL compatible bus.

All IM6100 signals are available externally. The input control signals have pull-up resistors to permit open collector wire-ANDing of the request lines. The memory signals are three-stated when the IM6100 grants a Direct Memory Access request permitting the peripheral device, which requested the DMA, to access memory using the same bus lines as the processor.

Since the 6902-CPUTTY module will be principally used for prototyping, provisions are made to stop the free running crystal controlled oscillator and to introduce a TTL compatible clock externally. Gating is provided to ensure integral clocking.

The module contains the required logic to transfer data between the IM6100 and an ASR-3320-3JC Teletype keyboard/ reader and printer/punch. A Universal Asynchronous Receiver/ Transmitter, UART, is provided for parallel-serial data formatting. In view of the fact that the interface is PDP-8/E compatible, DEC PDP-8 software will operate properly without any modification. The serial data formatting is RS-232 compatible and the interface

<sup>①</sup>Trademark – Teletype Corporation

<sup>(2)</sup> Trademark – Digital Equipment Corporation, Maynard, MA



Figure G.

provides for 20mA current loops. The module requires 700mA at 5 V DC and is dimensioned  $6'' \times 8 \cdot 1/2'' \times 3/4''$ .

Additional information on the 6902-CPUTTY module is provided in Applications Bulletin M005 entitled "Teletype Interface For the IM6100 CMOS Microprocessor". A blank printed circuit board can be ordered by specifying the number 6902.

## SOFTWARE AND HARDWARE OPTIONS

The following additional hardware modules and software packages are also available from Intersil Inc.

## 6904-INTBUS UNIVERSAL BUS

The 6904-INTBUS shown in Figure H has a bus structure as defined in Appendix 1. The panel provides for eight 72 Pin-36 Position connectors with 1-1/4'' connector to connector spacing. A 3' x 2'' Flat Flexible Cable is provided to permit attaching the 6904-INTBUS to INTERCEPT for user expansion. The power supply for the 6904-INTBUS is user supplied.

### 6905-WIREWP UNIVERSAL WIREWRAP MODULE

The Universal Wirewrap module shown in Figure I permits the user to prototype and incorporate user interfaces to the 6900 system. The module provides for all standard dual in line pin spacings.

### 6906-EXTEND EXTENDER MODULE

The Extender module shown in Figure J enables the user to extend any 6900 card for servicing, testing, trouble-shooting and debugging.

### 6907-EMC EXTENDED MEMORY CONTROLLER MODULE

The 6907-EMC Module together with the 6904-INTBUS permits the user of INTERCEPT to expand the memory up to 32 K words.

### 6909-RRELAY READER RELAY

This  $2\frac{1}{2}$ " x  $3\frac{3}{4}$ " PC card provides a means for remote reader control and protection against noise induced by line surges when interfacing ASR33 to the INTERCEPT PROTOTYP-ING SYSTEM.











Figure J.

## EXTENDED SOFTWARE PACKAGE 6982-QF081-AC

The basic PDP-8/E papertape software kit assists the user in creating and editing programs and in debugging and correcting programs after assembly or compilation. Additional information on the software is provided in the Applications Bulletin M003 entitled "IM6100 CMOS Microprocessor Basic Software".

#### PDP-8/E EXTENDED SOFTWARE KIT

#### DOCUMENTATION

Small computer handbook (8E, 8F, 8M) PDP-8 pocket reference card Introduction to programming PDP-8 family commonly used utility routines 4K assemblers PAL III/MACRO-8 Self-starting binary loader (PDP-8E, 8M, 8F only)

#### **BINARY PAPERTAPES**

Self-starting binary loader PAL III DDT\* ODT (LOW) ODT (HIGH) Symbolic editor RIM punch ASR 33 high memory OCTAL memory dump Binary punch ASR 33 PDP-8 23 BIT floating point package RIM papertapes Binary loader

## DIAGNOSTIC SOFTWARE KIT 6985-IDIAG-1

This software package consists of programs to perform extensive tests on the processor, memory and the Teletype.



FOCAL-8 is an interactive algebraic language. FOCAL's desk calculator mode of operation makes the full computational power of the processor available to the user in response to simple sentence structured keyboard commands. FOCAL is similar to BASIC, ALGOL and FORTRAN in many respects. However, it is more easily learned. The dynamic combination of computational capability and simplicity makes FOCAL-8 an ideal language for on-line problem solving without having to master a complex programming language. FOCAL requires only 4K words of RAM and a Teletype. Yet, it offers a full range of mathematical functions, extendable I/O and versatile self-editing capabilities.

#### FOCAL-8

Document Binary Papertape Listing

FOCAL-8 remove/replace

Binary papertape Listing

FOCAL-88K overlay (8/E)

Binary papertape Listing



FOPAL-III is a cross assembler written in standard FORTRAN. The cross assembler is functionally identical to the PDP-8/E PAL-III Assembler, supplied with the Extended Software Package. It will run on any computer installation that supports FORTRAN.

\*Trademark Digital Equipment Corp.
## 6970-IFDOS INTERCEPT FLOPPY DISC OPERATING SYSTEM

#### DESCRIPTION

The 6970-IFDOS Floppy Disc Operating System is designed to facilitate development of software for an IM6100 microprocessor-based system. An ASCII terminal such as the ASR33 is required, as well as at least 4K words of memory (included with the INTERCEPT prototyping system).

#### HARDWARE

The hardware components of 6970-IFDOS consist of two completely interfaced floppy disc drive mechanisms with all electronics, power supplies, and cables necessary to add over four (4) million bits of "on line" mass storage capability to the INTERCEPT prototyping system. All components are contained in a single covered enclosure which is rack mountable or can be placed on any flat surface. The interface module is inserted directly into the INTERCEPT bus and is connected to the disc system via a multi-conductor ribbon cable.

#### Features:

- IBM 3740 compatible media with multiple sources
- Software compatible with DEC RX8 for the PDP-8 minicomputers
- Intelligent disc drive/controller formatter/interface communications which provide the ability to:
  - Detect, identify, and correct errors resulting from mechanical, electrical, media or human malfunction
- Completely format a diskette within industry standards
- Automatic transparent self tests on disc related equipment are performed at times when system throughput is least affected
- Flexible Programmed Input/Output for applications that require direct communications between user programs and the storage system

#### SOFTWARE

#### Features:

- A file system which maintains a catalog of user files on floppy disc and performs file handling and input/output operations as specified by user
- A keyboard monitor which provides communication between the user and the operating system thereby enabling simple commands to enter and delete files in the user catalog, transfer files between memory and mass storage, print the user file catalog, and call system programs
- An easy to learn text editor which allows the user to create and modify ASCII text at the console terminal
- An extremely fast and flexible assembler which accepts source programs created by the editor and produces binary output for subsequent loading and execution
- A binary loader which loads and executes assembler output files and facilitates loading of existing binary paper tapes
- An octal debugger which allows the user to examine, modify, and control execution of programs from the terminal
- Numerous utility programs for absolute block copying and dumping of floppy discs, system data handling, control of system parameters, and printing of system program catalogs

#### DIAGNOSTIC SOFTWARE

- Binary programs to test the floppy disc system and interface
- A listing of the programs

#### PHYSICAL SPECIFICATIONS

- DIMENSIONS Height 10.5 inches
   Width 19 inches
  - Depth 22.5 inches
- WEIGHT 54 lbs
- POWER REQUIREMENTS

 110 volts @ 60 Hz or 200 volts @ 50 Hz

 2.0 Amps
 1.5 Amps

The software component of 6970-IFDOS can be ordered separately by specifying order number 6980-ISOFT. The listing for 6980-ISOFT can be ordered separately by specifying 6980-ILIST. The Diagnostic Software can be ordered separately by specifying 6985-IDIAG-3.



# INTERCEPT JR. IM6100 MICROPROCESSOR TUTORIAL SYSTEM FROM INTERSIL



MIGHTINE

# INTERCEPT JR.

## INTRODUCTION

The INTERCEPT JR. TUTORIAL SYSTEM is ideal as a low cost educational tool for the student, hobbyist or designer.

The fully assembled and factory tested system provides battery operation and a user-supplied power supply option for the evaluation of the IM6100 family of devices. The system, which recognizes the instruction set of Digital Equipment Corporation's PDP-8\*, is designed with a modular concept to enable the user to purchase only those modules which meet his requirements.

A practical exposure to microprocessors, RAMs, P/ROMs and Input/Output Interfacing can be achieved with the Tutorial System and the Owner's Handbook supplied.

\*Trademark-Digital Equipment Corporation, Maynard, MA.

## 6950-INTERCEPT JR. MODULE

INTERCEPT JR. provides an all CMOS computer on a 10" x 11" double sided PC board. A multiple function calculator type keyboard in concert with a 1024 x 12 CMOS ROM (IM6312) monitor provides control functions, a serial bootstrap loader, a microinterpreter as well as user accessibility as a switch register via an instruction. Memory addresses and data are displayed in octal on two four-digit LED displays. The IM6100 CMOS microprocessor interfaces via a three-state bus with 256 x 12 CMOS RAM. Four D cell batteries allow for non-volatile RAM and battery operation. External terminals permit the user to provide a 5 volt or 10 volt power source. The 10 volt supply, in conjunction with changing the crystal, permits the evaluation of the Intersil high speed, or "A" version, components. A socket is provided for evaluation of a user generated CMOS ROM (IM6312/12A). Three edge connectors with 44 pins on 0.156" pin-to-pin spacing are provided for expansion to the optional boards available.



# TUTORIAL SYSTEM

## 6951-M1KX12 JR. RAM MODULE

The JR. RAM MODULE, utilizing twelve (12) IM-6518 1024 x 1 CMOS RAMS on a 41/2" x 61/2" PC board, provides a convenient memory extension module. Non-volatility is assured by two (2) penlight batteries which are provided.



## 6952-P2KX12 JR. PROGRAMMABLE ROM-P/ROM MODULE

The JR. P/ROM MODULE provides the user with twelve (12) sockets organized on a  $4\frac{1}{2}$ " x  $6\frac{1}{2}$ " PC board. The user has the option of utilizing the IM5623, 256 x 4, or IM5624, 512 x 4 three-stateoutput Avalanche Induced Migration (AIM) programmable bipolar P/ROMs to obtain from 256 to 2048 words of program. Each of the four (4) rows of sockets are power strobed to permit 0.75 watts average when the P/ROMs are accessed.



## 6953-PIEART JR. SERIAL I/O MODULE

The JR. SERIAL I/O MODULE featuring the IM-6101 CMOS Parallel Interface Element (PIE) and the IM6403 CMOS Universal Asynchronous Receiver Transmitter (UART) provides the user with serial I/O capability with both RS232 and 20 mA current loop interfaces. The IM6100 controls the UART via the PIE. The CMOS ROM monitor contains a bootstrap routine for loading programs from the 6953-PIEART using BIN\*\* formatted media.

\*\*Digital Equipment Corporation Binary Format



## 6957-AUDVIS JR. AUDIO VISUAL MODULE

The JR. AUDIO VISUAL MODULE provides the user with an excellent tutorial device. A switch register, acting as an input, can be loaded into two LED display registers providing both binary and seven segment octal readout. A volume controlled speaker can be "clicked" or used to produce tones by controlling the rate at which the speaker is pulsed. A display control on-off switch is provided for power conservation.



## BLOCK DIAGRAM



## MICROINTERPRETER SIMPLIFIES PROGRAM ENTRY

#### **EXAMPLE:**

Add  $7_{10}$  (0007<sub>8</sub>) which is stored in memory location  $22_{10}$  (0026<sub>8</sub>), to  $15_{10}$  (0017<sub>8</sub>), which is stored in memory location  $23_{10}$  (0027<sub>8</sub>), and store the result in  $21_{10}$  (0025<sub>8</sub>).

#### PROGRAM

0020	CLA	/Clear Accumulator
0021	TAD 0026	/Read Location 0026
0022	TAD 0027	/Add Location 0027
0023	DCA 0025	/Deposit Result in 0025
0024	HLT	/Halt



#### **KEYBOARD OPERATION AND DISPLAY**



Answer is displayed as 0026<sub>8</sub> (22<sub>10</sub>).

## MEMORY

— DISPLAY —





ADDRESS



\* Don't Care

# SECTION III: INTERSIL DATA SHEETS

#### **FEATURES**

- IM6100 Compatible
- Low Power typ < 5.0 $\mu$ w standby
- 4-11V Supplies
- High Speed
- Static Operation

#### **GENERAL DESCRIPTION**

**INSTRUCTIONS (DX 8, 9, 10, 11)** 

The IM6101 and IM6101A Parallel Interface Elements (PIE) are high speed low power silicon gate CMOS general purpose devices which provide addressing, interrupt and control for a variety of peripheral functions such as UARTs, FIFOs, Keyboards, etc. The PIE is designed to eliminate external logic. Data transfers between the Intersil IM6100 CMOS Microprocessor and the IM6101 are via IOT instruc-

## tions, control lines and DX bus. Data transfers between peripheral devices and the DX bus are controlled by the PIE via 2 read, 2 write, 4 sense and 4 flag functions. The A and B registers program write polarities, sense polarities, sense levels or edges, flag values and interrupt enables. The vector register has 10 bits writeable from the IM6100 and 2 bits indicating the highest priority SENSE

PRELIMINARY

**INTERFACE** 

IM6101/6101A

ELEMENT

**CMOS PARALLEL** 

#### FUNCTIONAL DIAGRAM

input that generated the interrupt.

1000 - READ2       0000 - READ1         1001 - WRITE 2       0001 - WRITE1         1010 - SKIP3       0010 - SKIP1         1011 - SKIP3       0010 - SKIP1         TO IM6100       TO IM6100	
1011 - SKIP40011 - SKIP2LOGICsel71100 - WVR0100 - RCRAc1 +-PRIN1101 - WCRB0101 - WCRAInt/skP +PROUTOTHER PL	SING Y SELECTION ROM E'S.
1110 - SFLAG3 0110 - SFLAG1	
1111 - CFLAG3       0111 - CFLAG1         6007 - CAF (Internal IOT)       Image: Sense clears interrupt requests	ini ini Second Contractor Second Contractor Second Second

TO PERIPHERAL DEVICES

#### PACKAGE DIMENSIONS



## ORDERING INFORMATION



Flag Write Polarity

Sense Level Sense Polarity Sense Priority

Interrupt Enable

WP

SL SP SPRI

#### **REGISTER BIT ASSIGNMENTS**

DX	0	1	2	3	4	- 5	6	7	8	9	10	11
CONTROL REGISTER A	FL4	FL3	FL2	FL1	WP2		WP1		IE4	IE3	IE2	IE1
CONTROL REGISTER B	SL4	SL3	SL2	SL1	SP4	SP3	SP2	SP1	$\bowtie$	${ \times }$	${ \times }$	$\boxtimes$
INTERRUPT VECTOR REGISTER		,	INTE	RRUF	T VE	CTOR				SP	RI	
INSTRUCTION REGISTER			-		PIE	ADD	RESS		⁺ PI	E CO	NTRO	)Ľ

44

ABSOLUTE MAXIMUM Supply Voltage IM6101 IM6101A	RATINGS +8.0V +12.0V	Operating Temperature Range Industrial Military	–40°C to 85°C –55°C to 125°C
Applied Input or Output Voltage	GND0.3V to V <sub>CC</sub> +0.3V	Operating Voltage Range IM6101	4V to 7V
Storage Temperature Range	−65°C to 150°C	IM6101A	4V to 11V

#### **DC CHARACTERISTICS** V<sub>CC</sub> = Operating Voltage Range T<sub>A</sub> = Temperature Range

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Logical "1" Input Voltage	VIH		70% VCC			v
Logical "0" Input Voltage	VIL				20% V <sub>CC</sub>	V
Input Leakage	ηL	$0V \leq V_{IN} \leq V_{CC}$	-1.0		1.0	μA
Logical "1" Output Voltage	Vон2	IOUT ≕ 0	V <sub>CC</sub> - 0.01			V
Logical "1" Output Voltage	Vон1	IOH = -0.2 mA	2.4			V
Logical "0" Output Voltage	VOL2	I <sub>OUT</sub> = 0			GND + 0.01	V
Logical "0" Output Voltage	VOL1	I <sub>OL</sub> = 2.0 mA			0.45	V
Output Leakage	10	$av \leq v_0 \leq v_{CC}$	-1.0		1.0	μA
Supply Current	ICC1	VIN = VCC		1.0		μA
	ICC2	V <sub>CC</sub> = 5V f <sub>IM6100</sub> = 4 MHz		1.0		mA
Input Capacitance	CI			5	7	pf
Output Capacitance	CO			8	10	pf
Input/Output Capacitance	CID			8	10	pf

**AC CHARACTERISTICS**  $T_A = 25^{\circ}C$   $C_I = 50 \text{pf}$  Derate  $0.3\%/^{\circ}C$  plus 2 times  $V_{CC}$  tolerance.

A	L '				
PARAMETER	SYMBOL	CONDITIONS	MIN	МАХ	UNITS
Delay from DEVSEL to READ	<sup>t</sup> DR	$IM6101 V_{CC} = 5V$ $IM6101A V_{CC} = 10V$		180 90	ns ns
Delay from DEVSEL to WRITE	<sup>t</sup> DW	IM6101 V <sub>CC</sub> = 5V IM6101A V <sub>CC</sub> = 10V	100 50	180 90	ns ns
Delay from DEVSEL to FLAG	<sup>t</sup> DF	$IM6101 V_{CC} = 5V$ $IM6101A V_{CC} = 10V$		200 100	ns ns
Delay from DEVSEL to C1, C2	<sup>t</sup> DC	$IM6101 V_{CC} = 5V$ $IM6101A V_{CC} = 10V$		160 80	ns ns
Delay from DEVSEL to SKP/INT	<sup>t</sup> DI	IM6101 V <sub>CC</sub> = 5V IM6101A V <sub>CC</sub> = 10V		190 95	ns ns
Delay from DEVSEL to DX	<sup>t</sup> DA	IM6101 V <sub>CC</sub> = 5V IM6101A V <sub>CC</sub> = 10V		280 140	ns ns
LXMAR pulse width	<sup>t</sup> LXMAR	IM6101 V <sub>CC</sub> = 5V IM6101A V <sub>CC</sub> = 10V	200 100		ns ns
Address setup time	<sup>t</sup> ADDS	IM6101 V <sub>CC</sub> = 5V IM6101A V <sub>CC</sub> = 10V	50 25		ns ns
Address hold time	<sup>t</sup> ADDH	IM6101 V <sub>CC</sub> = 5V IM6101A V <sub>CC</sub> = 10V	150 75		ns ns
Data setup time	<sup>t</sup> DS	$IM6101 V_{CC} = 5V$ $IM6101A V_{CC} = 10V$	100 50		ns ns
Data hold time	<sup>t</sup> DH	IM6101 V <sub>CC</sub> = 5V IM6101A V <sub>CC</sub> = 10V	100 50		ns ns

45

#### TIMING DIAGRAM

Timing for a typical IOT transfer is shown below. During IFETCH the processor obtains from memory an IOT instruction of the form 6XXX. During the IOTA the processor places that instruction back on the DX lines (3) and pulses LXMAR transferring address and control information for the IOT transfer to all peripheral devices. A low going pulse on DEVSEL while XTC is high (4) is used by the addressed PIE along with decoded control

information to generate C1, C2, SKP and controls for data transfers to the processor. Control outputs READ1 and READ2 are used to gate peripheral data to the DX lines during this time. A low going pulse on DEVSEL while XTC is low 5 is used to generate WRITE1 and WRITE2 controls. These signals are used to clock processor accumulator instruction data into peripheral devices.



All PIE timing is generated from IM6100 signals LXMAR, DEVSEL, and XTC. No additional timing signals, clocks, or one shots are required. Propagation delays, pulse width, data setup and hold times are specified for direct interfacing with the IM6100.

#### PIE ADDRESS AND INSTRUCTIONS

The IM6100 communicates with the PIE and with peripherals through the PIE via IOT commands. During the IOTA cycle (See Figure 1) an instruction of the form 6XXXX is loaded into all PIE instruction registers. The bits are interpreted as shown below. The 5 address bits (3-7) are compared with the select inputs SEL3, SEL4, SEL5, SEL6, SEL7 to address 1 of 31 possible PIE's. Address zero is reserved for IOT's internal to the IM6100. The four control bits are decoded to select one of 16 instructions.

	PIE INSTRUCTION FORMAT											
0	1	2	3	4	5	6	7	8	9	10	11	
1	1	0		A	DRE	SS			CON	TROL		

CONTROL	MNEMONICS	ACTION
0000 1000	READ1 READ2	The READ instructions generate a pulse on the appropriate read outputs. This signal is used by the peripheral device to gate data onto the DX bus to be "OR'ed" with the IM6100 accumulator data. The IM6100 accumulator is cleared prior to reading peripheral data when C0 is asserted low.
0001 1001	WRITE1 WRITE2	The WRITE instructions generate a pulse on the appropriate write output. This signal is used by peripherals to load the IM6100 accumulator data on the DX lines into peripheral data registers. The IM6100 AC is cleared after the write operation when the CO input is asserted low.
0010 0011 1010 1011	SKIP1 SKIP2 SKIP3 SKIP4	The SKIP instructions test the state of the sense flip flops. If the input conditions have set the sense flip flop, the PIE will assert the SKP/INT output causing the IM6100 to skip the next program instruction. The sense flip flop is then cleared. If the sense flip flop is not set, the PIE does not assert the SKP/INT output and the IM6100 will execute the next instruction.
0100	RCRA	The Read Control Register A instruction gates the contents of CRA onto the DX lines during time (4) to be "OR" transferred to the IM6100 AC.
0101 1101 1100	WCRA WCRB WVR	The Write Control Register A, Write Control Register B and Write Vector Register instructions transfer IM6100 AC data on the DX lines during time 5 of IOTA into the appropriate register.
0110 1110	SFLAG1 SFLAG3	The SET FLAG instructions set the bits FL1 and FL3 in control register A to a high level. PIE outputs FLAG1 and FLAG3 follow the data stored in bits FL1 and FL3 of CRA.
0111 1111	CFLAG1 CFLAG3	The CLEAR FLAG instructions clear the bits FL1 and FL3 in control register A to a low level.
(6007) <sub>8</sub>	CAF	IM6100 internal IOT instruction CLEAR ALL FLAGS clears the interrupt requests by clearing the sense flip flops.

#### PRIORITY FOR VECTORED INTERRUPT

A hardware priority network uniquely selects a PIE to provide a vectored address. *The first IOT command of any type*, after the IM6100 signal INTERRUPT GRANT goes high, resets the line INTGNT to a low level. The signal INTGNT is used to freeze the priority network and enable vector generation. The highest priority PIE has PIN tied to  $V_{CC}$ . The lowest priority PIE is the last one on the chain. The vector address generated by the PIE consists of 10 bits from the vector register and two bits that indicate the sense input within the highest priority PIE that generated the interrupt.



VPRI	Conditions
00	SENSE1
01	SENSE2 and not SENSE1
10	SENSE3 and not (SENSE2 or SENSE1)
11	SENSE4 and not (SENSE3 or SENSE2 or SENSE1)

#### I/O CONTROL LINES (C1 and C2)

The type of input-output transfer is controlled by the selected PIE by activating the C1, C2 lines as shown below. These outputs are open drain.

C1	C2	
Н	Н	DEV/PIE 🖛 AC Write
L	Н	AC 🗲 AC V DEV/PIE "OR" Read
L	L	PC - VECTOR ADDRESS Vectored Interrupt

#### **INTERRUPT/SKIP (INT/SKP)**

Interrupt and skip information are time multiplexed on the same lines. Since the IM6100 samples skip and interrupt data at separate times (see Figure 1) there is no degradation in system performance. The PIE samples the sense flip flops and generates an interrupt request for enabled bits on the rising edge of XTC. Interrupt requests are asserted by driving the INT/SKP line low. During IOTA of SKIP instructions the INT/SKP reflects the SENSE flip flop data.

If the SENSE flip flop is set, the INT/SKP line is driven low to cause the IM6100 to skip the next instruction. This output is open drain.

#### **CONTROL REGISTER A (CRA)**

The CRA can be read and written by the IM6100 via the RCRA and WCRA commands. The format and meaning of control bits are shown below.

0	1	2	3	4	5	6	7	8	9	10	11
FL4	FL3	FL2	FL1	WP2		WP1		IE4	IE3	IE2	IE1

IE(1-4)

- FL(1-4) Data on FLAG outputs corresponds to data in FL (1-4). Changing the FL bits in CRA changes the corresponding FLAG output.
- A high level on WRITE POLARITY bits WP(1,2) causes positive pulses at the WRITE outputs (see Figure 1).

A high level on INTERRUPT ENABLE enables interrupts.

#### CONTROL REGISTER B

The CRB can be written by the IM6100 via the WCRB instruction. It has no read back capability. The format and meaning of control bits are shown below.

0	1	2	3	4	5	6	7
SL4	SL3	SL2	SL1	SP4	SP3	SP2	SP1

SP(1-4)

SL(1-4) A high level on the SENSE LEVEL bits causes the SENSE inputs to be level sensitive. A low level on the SL bits causes the SENSE inputs to be edge sensitive. An interrupt request is recognized only if a sense line is set up to be edge sensitive. A high level on the SENSE POLARITY bits causes the sense flip flop to be set by a high level or positive going edge. A low level causes the sense flip flop to be set by a low level or negative going edge.

#### PERIPHERAL INTERFACE LINES

- SENSE (1-4) The sense inputs are used to set the flip flops SENSE FF. Conditions for setting SENSE FF, levels or edges and positive or negative polarities, are set by control bits SL and SP in CRB. The SENSE FF's are sampled on the rising edge of XTC. Interrupt requests are generated when the sense flip flops are set and interrupts are enabled (SENSE FF and IE). Sense flip flops are reset on two conditions.
  - 1. Vectored interrupt resets highest priority SENSE FF on selected PIE.
  - 2. SKIP instruction resets corresponding SENSE FF if set.
- READ (1,2) The READ outputs are activated by the read instructions and are used by peripheral devices to gate data onto the DX lines for transfer to the IM6100 (see Figure 1). READ lines are active low.
- WRITE (1,2) The WRITE outputs are activated by the write instructions and are used by peripheral devices to load IM6100 AC data from the DX lines into peripheral data registers (see Figure 1). Output polarity is controlled by the WRITE POLARITY bits of CRA. A logic one causes pulses to be positive while a logic zero causes pulses to be negative.
- FLAG (1-4) The FLAG's are general purpose outputs that can be set and cleared under program control. FLAG1 follows bit FL1 in CRA and etc. FLAG's can be changed by loading new data into CRA via the WCRA commands. In addition, FLAG1 and FLAG3 can be set and cleared directly by the commands SFLAG1, CFLAG1, SFLAG3 and CFLAG3.

### **PIN DEFINITIONS**

PIN	SYMBOL	ACTIVE LEVEL	DESCRIPTION	PIN	SYMBOL	ACTIVE LEVEL	DESCRIPTION
1	V <sub>CC</sub>		+5 volts	8	SEL 3	TRUE	Matching SELECT(3-7) inputs with PIE
2	INTGNT	Н	A high level on INTERRUPT GRANT				addressing on DX(3-7) during IOTA selects a
			and allows the priority chain time to		051.4	TOUE	Pre for programmed input output transfers.
			uniquely specify a PIE	9	SEL 4		See PIN 8 SEL 3
3	PRIN	1	A high level ON PRIORITY IN and an	10	LAMAR		A DOBESS RECISTER loads address and
ľ		1	interrupt request will select a PIE for				control data from DX (3-11) into the address
			vectored interrupt.				register.
4	SENSE 4	PROG	The SENSE input is controlled by the SL	11	SEL 5	TRUE	See Pin 8 - SEL 3
1		1	(sense level) and SP (sense polarity) bits of	12	SEL 6	TRUE	See Pin 8 – SEL 3
		1	control register B. A high SL level will cause	13	хтс	н	The XTC input is a timing signal produced by
			the sense flip flop to be set by a level while a				the microprocessor. When XTC is high a low
			low SL level causes then sense flip flop to be				going pulse on DEVSEL initiates a "read"
			set by an edge. A high SP level will cause the			1 ·	operation. When XTC is low, a low going pulse
			sense flip flop to be set by a positive going				on DEVSEL initiates a write operation.
			edge or high level. A high IE (interrupt enable) level generates an interrupt request	14	SEL 7	TRUE	See Pin 8 — SEL 3
			whenever the sense flip flop is set.	15	DX 0	TRUE	Data transfers between the microprocessor and
5	SENSE 3	PROG	See pin 4 – SENSE 4			{	PIE take place via these input/output pins.
6	SENSE 2	PROG	See pin 4 - SENSE 4	16	DX 1	TRUE	See Pin 15 – DX 0
7	SENSE 1	PROG	See pin 4 SENSE 4	17	DX 2	TRUE	See Pin 15 - DX 0
1				18	DX 3	TRUE	See Pin 15 – DX 0
				19	DX 4	TRUE	See Pin 15 – DX 0
				20	DX 5	TRUE	See Pin 15 – DX 0



PIN	SYMBOL	ACTIVE LEVEL	DESCRIPTION	`	PIN	SYMBOL	ACTIVE LEVEL	DESCRIPTION
21	DX 6	TRUE	See Pin 15 – DX 0		34	C2	L	See Pin 33 - C1
22		TRUE	See Pin 15 - DX 0 See Pin 15 - DX 0		25	DEAD1	PROC	Outputs READ1 and READ2 are used to gate
24		TRUE	See Pin 15 $-$ DX 0		35	READI	FROG	data from peripheral devices onto the DX bus
25	DX 10	TRUE	See Pin 15 $-$ DX 0					for input to the IM6100. Note the data does
26	DX 11	TRUE	See Pin 15 – DX 0					not pass through the PIE.
27	GND							
28	DEVSEL	L	The DEVSEL input is a timing signal		36	WRITE1	PROG	Outputs WRITE1 and WRITE2 are used to
			produced by the microprocessor during IOT					gate data from the IM6100 DX bus into
			instructions. It is used by the PIE to generate					peripheral devices. Data does not pass
			timing for controlling PIE registers					through the PIE.
			and "read" and "write" operations.		37	READ2	PROG	Soo Pin 25 DEAD1
29	FLAG 4	PROG	The FLAG outputs reflect the data stored in		57	HEAD2	mod	See Fill 35 - READT
			control register A. Flags (1-4) can be set or		38	WRITE2	PROG	See Pin 36 WRITE1
			reset by changing data in CRA via a WRA					
			(write control register A) command. FLAG1		39	SKP/INT	L	The PIE asserts this line low to generate
			and FLAG3 can be controlled directly by					interrupt requests and to signal the IM6100
			PIE commands SFLAG1, CFLAG1,					when sense flip flops are set during SKIP
30	FLAG 3	PROG	See Pin 29 - ELAGA					instructions. This output is open drain.
31	FLAG 2	PROG	See Pin 29 - ELAG 4		40	POUT	н	A high level on priority out indicates no
32	FLAG 1	PROG	See Pin 29 - FLAG 4					higher priority PIE interrupt requests are
33	C1	L	The PIE decodes address, control and priority					outstanding. This output is tied to the PIN
			information and asserts outputs C1 and C2					input of the next lower priority
			during the IOTA cycle to control the type of					PIE in the chain.
1			data transfer. These outputs are open drain					
			for bussing and require a pullup register					
			to V <sub>CC</sub> .				-	
			C1(L), C2(L) - vectored interrupt					
			C1(L), C2(H) - READ1, READ3 or					
			HKA commands					
			CI(H), C2(H) - all other instructions					

#### APPLICATION

#### INTRODUCTION

The IM6101, Parallel Interface Element (PIE), provides a universal means of interfacing industry standard LSI devices and peripheral equipment controllers to the IM6100 Microprocessor.

The IM6100 configures each PIE for a specific interface during system initialization by programming the control registers within the PIE for write enable polarities, sense polarities, sense edges or levels, flag values and interrupt enables.

The data transfer between the IM6100 and the peripheral devices does not take place through the PIE. The Parallel Interface Element provides the steering signals for data transfers. This approach was chosen since all the standard LSI elements such as Keyboard chips, UARTs, FIFOs, etc. have internal storage latches and they require only control signals to take data from the bus or to put data on the bus. If some user defined peripheral interfaces do not have these built-in storage elements, discrete CMOS or low power Schottky latches, or flip-flops, must be provided to store the data from the IM6100 until the peripheral device is ready to accept it and to latch data from the peripheral devices until the IM6100 asks for it.

#### INTERRUPT HANDLING WITH PIE'S

The PIEs provide for a vectored priority interrupt scheme. Up to 31 PIEs may be chained to obtain 124 interrupt lines. The microprocessor will recognize, identify and start servicing the highest priority interrupt request within  $30.5\mu$ s at 4 MHz.

The INTREQ lines from all PIEs are wire-ANDed together. A PIE generates an interrupt request, if any one of its four sense lines, which are interrupt enabled, become active by driving the INTREQ line to the IM6100 low. If no higher priority requests are outstanding (RESET, CPREQ, HLT or DMAREQ), the IM6100 will grant the request at the end of the current instruction. The content of the Program Counter is deposited in location 0000<sub>8</sub> of the memory and the program fetches the next instruction from location 0001<sub>8</sub>. The return address is hence available in location 0000<sub>8</sub>. This address must be saved in a software stack if nested interrupts are allowed.

The IM6100 activates the INTGNT signal high when an INTREQ is acknowledged. The INTGNT is reset by executing any IOT instruction. The PIEs use the INTGNT signal to freeze the priority network and to uniquely specify the PIE with the highest priority interrupt request. The PIE with the highest priority request sends a unique vector address to the IM6100 when the processor executes the first IOT instruction after the INTGNT. It is recommended that the internal processor instruction, Interrupt Off (IOF - 6002<sub>8</sub>) be used for vectoring. IOF, in this context, is a NOP since the interrupt system is automatically disabled after an interrupt grant. The 12-bit vector address generated by the PIE consists of 10 high order bits from the vector register, defined by the user during system initialization, and two low order bits which indicate the sense input that generated the interrupt. Therefore, if the instruction in location  $0001_8$  is IOF -  $6002_8$ , the processor will branch to 1 of 4 locations, depending on which of the sense lines within a PIE generated the request. Each one of these locations must contain a Jump instruction pointing to the specific service routine for the corresponding sense input. The  $30.5\mu$ s interrupt acknowledge time at 4 MHz consists of  $14\mu$ s (max) to recognize an interrupt request,  $3\mu$ s to grant an interrupt request,  $8.5\mu$ s to execute the IOF for vectoring and  $5.0\mu$ s to execute a Jump instruction to a specific service routine.

#### PIN INSTRUCTION FORMAT

The IM6100 communicates with the PIEs using the Input-Output Transfer (IOT) instructions. The first three bits, 0-2, are always set to  $6_8$  (110) to sepcify an IOT instruction. The standard DEC\* convention is to set the next 6 bits, 3-8, to specify 1 of 64 I/O devices and then to control the operation of the selected I/O device by. using bits 9-11. However, the DEC interfaces are not standardized since a specific pattern of bits 9-11 could specify completely different operations in different I/O devices. For example, the pattern 000 in bits 9-11 could mean a read operation for Interface A, a write operation for Interface B, a skip instruction for Interface C and so on since the operation for any IOT instruction depends entirely upon the circuitry designed into the I/O device interface.

The IOT instruction format for the PIE is different from that used by DEC interfaces. The first three bits are, as usual, set to  $6_8$  to indicate an IOT instruction. The next 5 bits, 3-7, specify 1 of 31 PIEs and then the operation of the selected PIE is controlled by bits 8-11 in 16 uniquely specified ways. For example, the specific pattern 0000 in bits 8-11 means exactly the same operation for all PIEs, namely activate READ1 line.

Of the 32 possible combinations of bits 3-7, the pattern 00000 is reserved for internal Processor IOT instructions and hence not available as a PIE address. The 6900 Prototyping System assigns bit patterns 00001 and 00010 for the PDP-8/E<sup>T</sup> compatible Teletype interface and these two addresses also must not be used for PIEs if the 6900 System is used for prototyping.

<sup>\*</sup> Digital Equipment Corporation, Maynard, MA

<sup>&</sup>lt;sup>T</sup> Registered Trademark, Digital Equipment Corporation

# ASYNCHRONOUS SERIAL INTERFACE WITH PIE AND UART

The IM6402/03 Universal Asynchronous Receiver/ Transmitter is a general, purpose programmable serial device for interfacing an asynchronous serial data channel to a parallel synchronous data channel. The receiver converts a serial word with start, data, parity and stop bits to a parallel data word and checks for parity, framing and data overrun errors. The transmitter section converts a parallel data word into a serial word with start, data, parity and stop bits. The data word length may be 5, 6, 7 or 8 bits. Parity may be odd or even. Parity checking and generation can be inhibited. The number of stop bits may be 1 or 2 or 1½ when transmitting a 5 bit code.

The IM6204/03 can be used in a wide variety of applications including interfacing modems, Teletypes<sup>T</sup> and remote data acquisition systems to the IM6100 microprocessor. The IM6403 makes provisions for a crystal oscillator and internal divider chain to specify the data transfer rate. In the IM6402 the data transfer rate is controlled by an external timing source, for example, a Baud Generator.

A functional block diagram of the PIE/UART/IM6100 interface is shown below. The UART is configured, in this specific example, to interface with an ASR-33 Teletype which has a data format that consists of 11 bits — a start bit, 8 data bits and 2 stop bits. The UART is clocked at 16X the data rate. For the 10 character per second ASR-33, the UART clock frequency would be 1.76 KHz. The configuration shown is compatible with the DEC BIN and RIM paper tape formatting.

An 8-bit data word from the IM6100 Accumulator is loaded into the Transmitter Buffer Register via inputs TBR8-TBR1 when the Transmit Buffer Register Load (TBRL) signal makes a zero to one transistion. A high level on Transmit Buffer Register Empty (TBRE) indicates that the buffer is ready to accept a new character for transmission. The microprocessor checks the status of TBRE via SENSE2 before it transmits a new character to the UART by pulsing WRITE1. The start bit, data bits and stop bits appear serially at the Transmit Register Output (TRO).

A serial data stream on the Receiver Register Input (RRI) is clocked into the Receive Buffer Register. A high level on Data Received (DR) indicates that a character has been received. The contents of Receiver Buffer Register appear on the outputs RBR8-RBR1 when a low level is applied to Receiver Register Disable (RRD) input. The RBR outputs are tristated when RRD is high. A low level on Data Received Reset (DRR) clears the DR flag. RRD and DRR may be tied together to clear DR as the register data is being read. The microprocessor monitors the status of the DR flag via SENSE1 to see if a new character has been received before it reads the information stored in the buffer register by pulsing READ1 low.

The UART interface uses only the low order 8 bits of the IM6100 data bus (DX) to receive and transmit characters.

<sup>T</sup> Registered trademark for Teletype Corporation



#### PIE/UART/IM6100 INTERFACE

## PIE CONTROL REGISTER ASSIGNMENTS FOR IM6402 UART INTERFACE:

	0	1	2	3	4	5	6	7	8	9	10	11		
CRA	*	*	*	*	*	*	WRI	*	*	*	IE2	IE1		
	0	1	2	3	4	5	6	7						
CRB	*	*	SL2	SL1	*	*	SP2	SP1						
WP1	= 0		A A	Acti Acti	ve lo ve l	ow	WR RE	ITE AD	1 (Т 1	BR	L)			
IE2 IE1	= 1 = 1		1	nte nte	rrup rrup	ot e ot e	nabl nabl	e fo e fo	r SE r SE	ENS ENS	E2 E1	(TBF (DR)	RE)	
			l' ( n v	f ve PIN hai nus <sup>-</sup> ecte	cto   = 1 n) tl t be or a	red I or he I Ioa ddr	inte is p Inter aded ress.	errug oart rrup wit	ots a of a t Ve h th	pri pri ecto ne d	used orit or R lesire	l Y egisti ed	er	
SL2 = 0; SP2 SL1 = 0; SP1	= 1 = 1		5	SEN SEN	ISE2	2 (7 1 (C	FBR DR)	E)a acti	ctiv ve o	e oi n 0	n 0 t to 1	:o 1 1 1 trai	transitio nsition	n

#### PIE ADDRESS AND CONTROL ASSIGNMENTS:

		E>	(TE	RN	AL	со	MN	IAN	DS		
0	1	2	3	4	5	6	7	8	9	10	11
1	1	0	0	1	1	1	0	0	0	0	0
I	ют			А	ddre	55			REA	AD 1	
1	1	0	0	1	1	1	0	0	0	0	1
									WRI	TE1	
1	1	0	0	1	1	1	0	0	0	1	0
									SK	IP1	
1	1	0	0	1	1	1	0	0	0	1	1
									C V	102	
		IN	ITE	RN	AL	CO	мм	AN	sк DS	(IP2	
0	1	IN 2	J <b>TE</b> 3	RN 4	<b>AL</b> 5	<b>CO</b>	MM 7	<b>AN</b> 8	sк <b>DS</b> 9	10 10	11
01	1	1N 2 0	<b>JTE</b> 3 0	RN 4 1	<b>AL</b> 5	<b>CO</b> 6 1	<b>MM</b> 7 0	<b>AN</b> 8	sк <b>DS</b> 9 1	10 0	11 0
0	1 1 IOT	1N 2 0	<b>JTE</b> 3 0	RN 4 1 A	AL 5 1 ddres	<b>CO</b> 6 1 55	MM 7 0	<b>AN</b> 8 0	SК <b>DS</b> 9 1 RC	10 0 RA	11 0
0 1	1 1 IOT 1	1 N 2 0	<b>JTE</b> 3 0	<b>RN</b> 4 1 A	AL 5 1 ddres	<b>CO</b> 6 1 55	<b>MIM</b> 7 0	<b>AN</b> 8 0	SК 9 1 RC	10 0 RA 0	11
0 1	1 1 IOT 1	IN 2 0	<b>JTE</b> 3 0	<b>RN</b> 4 1 A 1	AL 5 1 ddres	CO 6 1 55	<b>VIM</b> 7 0	<b>AN</b> 8 0	SК 9 1 RC 1 WC	10 0 RA 0 RA	11 0 1
0 1 1 1	1 1 10T 1	IN 2 0 0	<b>JTE</b> 3 0	<b>RN</b> 4 1 A 1	AL 5 1 dddres 1	6 1 35 1	VIM 7 0 0	<b>AN</b> 8 0	SK 9 1 RC 1 WC	10 0 CRA 0 CRA 0	11 0 1
0 1 1 1	1 1 10T 1	IN 2 0 0	3 0 0	<b>RN</b> 4 1 1	AL 5 1 ddres 1	CO 6 1 35 1	VIM 7 0 0	<b>AN</b> 8 0	SK 9 1 RC 1 WC	10 0 2RA 0 2RA 0 2RA 0 2RB	1 <sup>4</sup> 0 1
0 1 1 1 1 1	1 10T 1 1	IN 2 0 0	3 0 0	RN 4 1 A 1 1	AL 5 1 ddres 1 1	CO 6 1 55 1 1	VIM 7 0 0	AN 8 0 1	SK 9 1 RC 1 WC 1 1	10 0 2RA 0 2RA 0 2RB 0	1 <sup>1</sup> 0 1

OCTAL COD	DE ACTION
6340	Activate RRD low to transfer Receiver Register contents onto the DX lines and clear the Data Received Flag.
6341	Activate TBRL low to transfer data from the DX lines to the Transmit Buffer Register.
6342	Skip the next instruction if the internal SENSE FF1 was set by a positive transi- tion on Data Received (DR) and then clear SENSE FF1.
6343	Skip the next instruction if the internal SENSE FF2 was set by a positive transi- tion on Transmit Buffer Register Empty (TBRE) and then clear Sense FF2.
6344	'OR' transfer Control Register A to the AC.
6345	Transfer AC to Control Register A
6355	Transfer AC to Control Register B
6354	Transfer AC (0-9) to Vector Register (0-9)

Subroutines for programmed IOT transfers:

**Program Listing:** 

/REFER TO THE APPLICATION BULLETIN MØØ8 /"ROM BASED SUBROUTINE CALLS WITH THE /IM6100" FOR THE IMPLEMENTATION OF A /SOFTWARE STACK. THE ROUTINES IN THIS /NOTE ASSUMES THAT THE SUBROUTINES ARE /ARE RESIDENT IN RAM AND ARE CALLED BY /THE CONVENTIONAL JMS INSTRUCTION.

#### \*3200

/INPUT-OUTPUT ROUTINES FOR UART /INPUT ROUTINE READS AN 8-BIT CHAR /FROM THE UART INTO THE AC RIGHT /JUSIFIED. THE OUTPUT ROUTINE XMTS /A CHAR FROM THE AC TO THE UART AND /THEN CLEARS THE AC.

/USER DEFINED	mnemoni CS
RUART=6340	/READ UART DATA
WUART=6341	/WRITE UART

SKPDR=6342 SKPTBR=6343 /SKP IF DATA RECD /SKP IF XMT RDY

3200 320 1	0000 6342	INPUT,	Ø Skpdr	VENTRY FOR SUBROUTINE
3202	5201		JMP o-1	VUAIT FOR DATA READY
3203	7200		CLA	
3204	6340		RUART	/AC<= UART
3205	0207		AND KØ377	/STRIP 0-3
3206	5600		JMP I INPUT	/RETURN
3207	0377	KØ377,	8377	

3210	0000	OUTPUT <i>o</i>	Ø	
3211	6343		SKPTBR	
3212	5211		JMP o-1	/VAIT FOR XMT RDY
3213	6341		VUART	
3214	7266		CLA	/WRITE UART & CLA
3215	5610		JMP I OUTPUT	/RETURN

#### **TELETYPE INTERFACE WITH PIE**

A simple economical program controlled serial interface for a Teletype can be built using only the Parallel Interface Element. The interface uses one Sense line to receive serial data, one Flag line to transmit serial data and one Flag line to control the Teletype paper tape reader, as shown below. Timing for proper transmit pulse widths, setting and clearing FLAG1, and proper receiver sampling times, testing SENSE1, is created via software timing loops.

#### **PIE Control Register Assignments**



SL1 = 1; SP1 = 0 SENSE1 is level sensitive and active low.

#### IM6100/PIE/TELETYPE INTERFACE



#### **PIE Address and Control Assignments: EXTERNAL COMMANDS** OCTAL CODE ACTION 0 1 2 3 4 5 6 7 8 9 10 11 6502 0 1 0 0 0 Skip and clear if SENSE1 is low - used 1 1 0 1 0 1 0 to detect the status of the receive line. ют SKIP1 Address 6506 Set FLAG1 to put the transmit line 1 1 0 1 0 1 0 0 0 1 1 0 high ("MARK") SFLAG1 6507 Clear FLAG1 to put the transmit line 1 1 0 1 0 1 0 0 0 1 1 1 low ("SPACE") CFLAG1 6516 Set FLAG3 to enable the paper tape 1 0 1 0 0 1 1 1 1 1 0 0 reader SFLAG3 6517 Clear FLAG3 to disable the paper tape 1 1 0 1 0 1 0 0 1 1 1 1 reader CFLAG3 **INTERNAL COMMANDS** 0 1 2 3 4 5 6 7 8 9 10 11 6504 'OR' transfer Control Register A to AC 1 1 0 1 0 1 0 0 0 1 0 0 ют Address RCRA 6505 Transfer AC to Control Register A 1 1 0 1 0 1 0 0 0 1 0 1 WCRA Transfer AC to Control Register B 1 1 0 1 0 1 0 0 6515 1 0 1 1 WCRB 6514 Transfer AC (0-9) to Vector Register 1 1 0 1 0 1 1 0 1 0 0 0 (0-9)WVR

#### Subroutines for programmed IOT transfers:

#### Transmit character routine:

The transmit routine takes an 8-bit character from the Accumulator and transmits it to the Teletype via FLAG1. FLAG1 is initially set high or "mark". For each character,

the program sends out a start bit ("space" - zero), 8 data bits with the least significant bit first and 2 stop bits ("mark" - one).

#### Program listing:

/TELETYPE XMT ROUTINE /FLAG1 IS INITIALISED TO 1(MARK) /CHAR TO BE XMTED IN AC4-11 /NOMINAL BIT TIME 9.09 MS /4MHZ OPERATION FOR IM6100 /AC AND L CLEARED AFTER XMT

#### /USER DEFINED MNEMONICS

TMARK=6506	/XMT	MARK (1)
TSPACE=6507	/xmt	SPACE(0)

\*3000

3000	6666	XMT,	Ø	
3001	316Ø		DCA TEMPI	/SAVE AC
3002	1235		TAD M8	
3993	3161		DCA TEMP2	1-8 IN TEMP2
266.0	1160		TAD TEMPI	/BESTORE AC
3904	1100		IAD IEMPI	TRESTORE AC
3005	65Ø <b>7</b>		TSPACE	/START BIT
3006	4995		IMS DELAY	TIME OUT BIT
3390	4225			/
			/XMT 8	DATA BITS LSB FIRST
3667	7818	1.00P	RAR	XMT BIT IN L
2414	7 4 3 6	200.7	571	
3919	7435D			
3011	5214		JMP 043	JOHF IF I
3912	6597		TSPACE	IXMT Ø
2012	7410		SKD	
3913	1410		Shr	
3014	6506		TMARK	/XMT 1
3915	4225		JMS DELAY	TIME OUT BIT
				19.082 MS NOMINAL <.13 ERROR
3916	2161		ISZ TEMP2	
3917	5207		IMP LOOP	ZXMT 8 BITS
6921	3201		0.11 2001	
3320	6506		TMARK	/STOP BIT
3021	4225		JMS DELAY	
3/122	4225		INS DELAY	12 STOP BITS
0022	7667			
3923	7300		CLA CLL	
3924	5600		JMP I XMT	/RETURN
0024	0000			/
3925	0000	DELAY	0000	/9.043 MS
3926	3160		DCA TEMPI	ISAVE AC
3/127	1236		TAD M693	
2020	2140		DCA TEMDO	1-403 IN TEMP3
3030	5162		DUA IEMPS	ADDERADE AC
3931	1100		IAD IEMPI	TRESTORE AC
3632	2162		ISZ TEMPS	
2002	5030		IMP al	ATTME OUT LOOP
33933	5232			A GRO MC
				14.009 N2
2024	6405		IMP I DELAV	DETIION
3034	3025		ONF I DELAI	/ RETORN
3035	7770	M8 .	7778	
3036	6513	MAG 3.	6513	
0000	0010			
			¢16Ø	
Ø16Ø	aaaa	TEMP1.	0000	
Ø141	ggaaa	TEMPO	8988	
0101	~~~~	i shif sj Tempa		
0102		i lefip Jø	86668	

#### Receiver character routine:

The receive routine accepts a serial data string from the Teletype which consists of a start bit, 8 data bits with the least significant bit first and 2 stop bits and assembles them, right justified, into an 8-bit word in the Accumulator. Each bit is sampled in the middle of the bit interval. The user can read character by character from the Teletype reader by turning the reader off after receiving each character and then reenabling it under program control to fetch the next character in sequence. The routine assumes that the program is waiting for a character from the Teletype.

#### **Program listing:**

\*3100 /TELETYPE RECEIVE ROUTINE /SENSE1 IS INITIALISED TO BE LEVEL /SENSITIVE AND ACTIVE LOW /AC AND L ARE CLEARED. CHAR IN AC 4-11

/USER DEFINED MNEMONICS

SKPLOW=6502	/SKP IF TTY IN IS Ø
RDRON=6516	/ENABLE RDR
RDR0FF=6517	/RDR OFF

3100 3101 3102	0000 7300 1235	RCVEJ	0000 Cla Cll Tad M8	
31Ø3	3161		DCA TEMP2	/-8 IN TEMP2
31Ø4	6516		RDRON	/ENABLE RDR
3105	6502	START,	SKPLOW	
3180	5305		JUL •-1	JWAII FOR START BIT
3107 3110	1330		TAD M349 DCA TEMP3	1-349 IN TEMP3
	0102			, , , , , , , , , , , , , , , , , , , ,
3111	2162		ISZ TEMP3	
3112	5311		JMP •-1	/1/2 BIT DELAY /4.532 MS
3113	6502		SKPLOW	
3114	5305		JMP START	/FALSE START BIT
3115	6517		RDROFF	/GOOD START BIT /TURN OFF RDR
3116	4225	DATA,	JMS DELAY	/FULL BIT DELAY TO THE /MIDDLE OF NEXT BIT /<.15% ERROR
3117	7100		CLL	
3120	6502		SKPLOW	
3121	7020		CML	/L=1 IF MARK
3122	7010		RAK	
3123	2161		ISZ TEMP2	
3124	5316		JMP DATA	/RCVE 8 BITS
3125	7012		RTR	
31 26	7012		RTR	/RIGHT JUSIFY
31 27	5700		JMP I RCVE	/RETURN
31 30	7243	M349,	7243	

#### FEATURES

- O IM6100 Compatible
- O Low Power typ. 5.0µW Standby
- o 4-11V V<sub>CC</sub> Operation
- O High Speed
- O Static Operation

## CMOS ROM 1024 WORD × 12 BIT IM6312/IM6312A

#### GENERAL DESCRIPTION

The IM6312 and IM6312A are high speed lower power silicon gate CMOS static ROMs organized 1024 words by 12 bits. In all static states these units exhibit the microwatt power requirements typical of CMOS. The basic part operates at 4-7 volts with a typical 5 volt 25 °C access time of 250 ns. Higher operating voltages, 4-11 volts, are available with the A version. Signal polarities and functions are specified for interfacing with the IM6100 microprocessor.

#### OPERATION

Addresses and data out are multiplexed on 12 lines, DXO-DX11. Addresses are loaded into an on chip register by the falling edge of STR. Data out, corresponding to the latched address, is enabled when STR and OEL are low and OEH is high and the decoded state of DX0 and DX1 are true. The RSEL output defines an area in the 4096 word addressing space dedicated to RAM. It can be programmed by DX0, DX1, DX2, and DX3. This output eiminates a four bit register and decoder for the high order address bits to select RAM.

#### ORDERING INFORMATION

MEMORY CIRCUIT MARKING AND PRODUCT CODE EXPLANATION



## PACKAGE DIMENSIONS

#### 18 LEAD CERAMIC DIP



NOTE: Board drilling dimensions will equal standard practice for .020 diameter lead.



#### 59

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage IM6312	+8.0V
Supply Voltage IM6312A	+12.0V
Applied Input or Output Voltage	GND-0.3V to V <sub>CC</sub> to .3V
Operating Temperature Range	
Industrial IM6312/12AI	−40° to 85°C
Military IM6312/12AM	−55° to 125°C

#### DC CHARACTERISTICS IM6312 V<sub>CC</sub> =4-7 volts, IM6312A V<sub>CC</sub> =4-11 volts T<sub>A</sub> = Temperature Range

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Logical "1" Input Voltage Logical "O" Input Voltage Input Leakage Logical "1" Output Voltage Logical "O" Output Voltage Output Leakage Supply Current Input Capacitance Output Capacitance	V <sub>IH</sub> V <sub>IL</sub> IL VOL VOL VOL COT COT	$\begin{array}{l} OV \leq V_{IN} \leq V_{CC} \\ I_{OUT} = 0 \\ I_{OUT} = 0 \\ OV \leq V_{OUT} \leq V_{CC} \\ V_{IN} = V_{CC} \text{ or GND} \end{array}$	70% V <sub>CC</sub> -1.0 V <sub>CC</sub> 01 -1.0	1.0 5.0 6.0	20% V <sub>CC</sub> +1.0 GND + .01 1.0 7.0 10.0	V V V V μΑ pf pf

## **AC CHARACTERISTICS** $T_A = 25^{\circ}$ $C_L = 50 \text{pf}$

PARAMETER	SYMBOL		CONDITIONS	MIN	ТҮР	MAX	UNITS
Access time from STR	<sup>t</sup> AC	IM6312	$V_{CC} = 5.0V$		200	400	ns
		IM6312A	$V_{CC} = 10.0V$		90	200	ns
Output enable time	t <sub>EN</sub>	IM6312	$V_{CC} = 5.0V$		100	200	ns
		IM6312A	$V_{CC} = 10.0V$		60	120	ns
Strobe positive pulse width	t <sub>STB</sub>	IM6312	$V_{CC} = 5.0V$	200	70		ns
		IM6312A	$V_{CC} = 10.0V$	120	80		ns
Address setup time	t <sub>ADDS</sub>	IM6312	$V_{CC} = 5.0V$	25	-10		ns
		IM6312A	$V_{CC} = 10.0V$	20	0		ns
Address hold time	t <sub>ADDH</sub>	IM6312	$V_{CC} = 5.0V$	100	40		ns
		IM6312A	$V_{CC} = 10.0V$	60	30		ns
Propagation to RAM Select	t <sub>RS</sub>	IM6312	$V_{CC} = 5.0V$		80	180	ns
		IM6312A	$V_{CC} = 10.0V$		70	120	ns

#### SWITCHING WAVEFORMS



#### CUSTOM ROM PROGRAMMING

IM6312/IM6312A programming information is generated from the PAL III Symbolic Assembler as a "second pass" binary paper tape. A separate tape is required for each 1024 word ROM pattern, i.e. a separate symbolic should be generated for each 1024 word block of memory used,  $(0000-1777)_8$ ,  $(2000-3777)_8$ ,  $(4000-5777)_8$  and  $(6000-7777)_8$ . A header is added to the front of each tape giving customer ID, chip select and RAM select programming information. The header consists of 15 ASCII characters generated from a standard teletype. Channel 8 is

CHARACTER

CHANNELS

always punched. The header begins with a rubout followed by 6 alphanumeric characters identifying the customer and the pattern number. Next are 2 letters designating true, false or don't care for inputs DX0 and DX1 to chips select gate A (see functional diagram), and 4 letters designating true, false, don't care for inputs DX0, DX1, DX2 and DX3 to the RAM select gate B (see functional diagram). Next is one letter (H or L) designating RSEL as active high or active low. RSEL function is inhibited when all RSEL inputs are VCC and RSE is active high. The leader ends with a rubout.

COMMENTS

	_			_	$\sim$		-		_		
	8	7	6	5	4	•	3	2	1	)	
ſ					レ	0		~		ן }	
						0				ļ	
	0	0	Ø	0	0	0	0	Θ	0	RUBOUT	
	Ø	0			Θ	0			Θ	1	
	0	0		0		0		0	0	s >	
Ť I	0	0			0	0	0			L )	
	0		Ö	0		0				0	
	0		0	0		0				0	
	0		Ø	0		0	0			4	
	0	0		0		0	0			Т	
	0	0		0		0	0			Т	
	0	0				0	0	0		F	
	0	0				0	0	0		F	
4.2	0	Ø				0	0	0		F	
1	0	0				0	Ø	0		F	
	0	0			0	٥	0			L	
	0	0	0	0	Ø	0	Θ	0	0	RUBOUT	
						0				}	
						0				)	
	0					0				LEADER	
	0					0					
		0				0		Θ		TO (0200)	
		_	_	_		0					
		0	Ø	0		0				TO (6000)	
					•	0	_	~	-		
			A	A	A	0	В	в	в		
			С	С	С	0	D	D	D	NOMBER ADOD	
-			-				-	-	-	4	
ſ			×	x	x	_	x	¥	¥		
			x	x	x	0	x	X	x		
	0			- •		0	~	~		TRAILER	
	0					0					
	Ø					0					
						0				SPROCKET HOLES	
l		~	_	~	-	_			$\sim$	j í	

The example shown above has a customer ID and pattern ISL 004. chip selects are programmed to recognize addresses  $(6000-7777)_8$  or  $(3072-4095)_{10}$ . RAM select is

Sprocket holes Begin header 3 letter customer ID (A-Z, 0-9) are allowable 3 number customer pattern number (A-Z, 0-9) are allowable DX0 chip select programming DX1 T-true, F-false. DX0 DX1 ram select programming DX2 T-true, F-false, V-don't care DX3 RSEL is active low End header

Sprocket holes

PAL III Symbolic Assembler "second pass" output is of this form. Channel 8 only, punches indicate leader or trailer. An address is designated by a punch in channel 7. 12 bits of data are represented by two adjacent columns. DX0-DX5 are represented by channels (6-1) in the first column. DX0-11 are represented by channels (6-1) in the second column.

active low for addresses  $(0000-0400)_8$  or  $(0000-0255)_{10}$ . For programs using less than 1024 words, the unused locations are automatically programed to a logic one.

#### A MINIMAL MICROPROCESSOR SYSTEM



ADDRESS SPACE (0000 - 0255)10

#### FEATURES

- Operation from DC to 4.0 MHz
- Low Power typ.<10mW @ 3.0 MHz</li>
- 4V-11V Operation
- Programmable Word Length, Stop Bits and Parity
- Automatic Data Formatting and Status Generation
- Compatible with Industry Standard UART's
- Crystal Operation—IM6403

#### **GENERAL DESCRIPTION**

The IM6402 and IM6403 are CMOS/LSI subsystems for interfacing computers or microprocessors to an asynchronous serial data channel. The receiver converts serial start, data, parity and stop bits to parallel data verifying proper code transmission, parity, and stop bits. The transmitter converts parallel data into serial form and automatically adds start, parity, and stop bits. The data word length can be 5, 6, 7 or 8 bits. Parity may be odd or even. Parity checking and generation can be inhibited. The stop bits may be one or two or one and one-half when transmitting 5 bit code. The IM6402 and IM6403 can be used in a wide range of applications including modems, printers, peripherals and remote data aquisition systems. CMOS/LSI technology permits operating clock frequencies up to 4.0 MHz (250K Baud) an improvement of 10 to 1 over previous PMOS UART designs. Power requirements, by comparison, are reduced from 300mw to 10mw. Status logic increases flexibility and simplifies the user interface.

The IM6402 differs from the IM6403 on pins 2, 17, 19, 22, and 40 as shown in the connection diagram. The IM6403 utilizes pin 2 as a control and pins 17 and 40 for an inexpensive crystal oscillator as shown on page 5. TBREmpty and DReady are always active. All other input and output functions of the IM6402 and IM6403 are as described.

#### **ORDERING INFORMATION**

CIRCUIT MARKING AND PRODUCT CODE EXPLANATION



PACKAGE DIMENSIONS



# 

				•			
۷cc	q	1 🕻	9		40	þ	NOTE
NOTE	Ц	2			39	þ	EPE
GND	q	3			38	þ	CLS1
RRD	d	4			37	þ	CLS2
RBR8	d	5			36	þ	SBS
RBR7		6			35	þ	PI
RBR6	d	7			34	þ	CRL
RBR5		8			 33	þ	TBR8
RBR4		9			32	þ	TBR7
RBR3	q	10			31	þ	TBR6
RBR2	d	11			30	þ	TBR5
RBR1	d	12			29	þ	TBR4
PE	d	13			 ] 28	þ	TBR3
FE	d	14			27	þ	TBR2
OE	Ц	15			26	Ь	TBR1
SFD	Ē	16			25	þ	TRO
NOTE		17			24	Ь	TRE
DRR		18			23	Ь	TBRL
DR	q	19			22	þ	TBRE
RRI	Ц	20			21	þ	MR
						1	

NOTE:	PIN	IM6402	IM6403
	2	N/C	CONTROL
	17	RRC	OSC IN
	40	TRC	OSC OUT

CMOS/LSI UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART) IM6402/6403 IM6402A/6403A

IM6402A/03A

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+12.0V
Input or Output Voltage Applied	GND - 0.3V to $VCC + 0.3V$
Storage Temperature Range	-65°C to 150°C
Operating Temperature Range	
Industrial IM6402A/03AI	-40°C to +85°C
Military IM6402A/03AM	-55°C to +125°C

## **DC CHARACTERISTICS** V<sub>CC</sub> = 4V to 11V, T<sub>A</sub> = Industrial or Military

PARAMETER	SYMBOL	CONDITIONS	MIN	ΤΥΡ	MAX	UNITS
Logical "1" Input Voltage	V <sub>IH</sub>		70% VCC			V
Logical "0" Input Voltage	VIL				20% VCC	V
Input Leakage		OV VIN VCC	-1.0		1.0	μΑ
Logical "1" Output Voltage	V <sub>ОН</sub>	IOUT = 0	VCC -`0.01			V
Logical "0" Output Voltage	VOL	IOUT = 0			GND + 0.01	V
Output Leakage	IO	OV Vo VCC	-1.0		1.0	μA
Supply Current IM6402A/03A	ICC	VIN = VCC		5.0	500	μA
Input Capacitance	CINI			7.0	8.0	pF
Output Clearance	co			6.0	10.0	pF

#### AC CHARACTERISTICS $V_{CC}$ = 10.0V, CL = 50pF, TA = 25°C

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Clock Frequency IM6402	fclock		D.C.	6.0	4.0	MHz
Crystal Frequency IM6403	f		D.C.	8.0	6.0	MHz
Pulse Widths CRL, DRR, TBRL	t <sub>pw</sub>		100	40		ns
Pulse Width MR	tnw	See switching time	400	200		ns
Input Data Setup Time	<sup>t</sup> SFT	waveforms 1, 2, 3	30	0		ns
Input Data Hold Time			50	30		ns
Output Propagation Delays	<sup>t</sup> pd			40	70	ns

#### SWITCHING WAVEFORMS







FIGURE 1.

FIGURE 2.

DATA INPUT CYCLE

CONTROL REGISTER LOAD CYCLE

FIGURE 3.

#### STATUS FLAG OUTPUT DELAYS OR DATA OUTPUT DELAYS

IM64u2/03

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage		+7.0V
Input or Output Voltage Applied		GND -0.3V to V <sub>CC</sub> +0.3V
Storage Temperature Range		-65°C to +150°C
Operating Temperature Range	Industrial IM6402/03I	-40°C to +85°C
· - · · ·	Military IM6402/03M	−55°C to +125°C

#### DC CHARACTERISTICS $V_{CC} = 5.0 + -10\%$ . T<sub>A</sub> = Operating Temperature Range

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Logical "1" Input Voltage	V <sub>IH</sub>		V <sub>CC</sub> -2.0			V
Logical "0" Input Voltage	VIL				0.8	V
Input Leakage	l <sub>IL</sub>	OV≤V <sub>IN</sub> ≤V <sub>CC</sub>	- 1.0		1.0	μA
Logical "1" Output Voltage	V <sub>OH</sub>	$I_{OH} = -0.2 \text{ mA}$	2.4			V
Logical "0" Output Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.0 mA			0.45	V
Output Leakage	lo	$OV \leq V_O \leq V_{CC}$	- 1.0		1.0	$\mu A$
Supply Current	<sup>I</sup> cc	V <sub>IN</sub> = GND or V <sub>CC</sub> ; Output Open		1.0	100	μA
Input Capacitance	C <sub>IN</sub>			7.0	8.0	
Output Capacitance	с <sub>О</sub>			8.0	10.0	pF

#### AC CHARACTERISTICS V

AC CHARACTERISTICS V						
CC = 5	.0V, T					
	$A^{= 25^{\circ}C}$					
PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Clock Frequency IM6402	<sup>f</sup> clock		D.C.	3.0	2.0	MHz
Crystal Frequency IM6403	f <sub>crvstal</sub>		D.C.	4.0	3.58	MHz
Pulse Widths CRL, DRR, TBRL	t <sub>pw</sub>		150	50		ns
Pulse Width MR	t <sub>pw</sub>	See switching time	400	200		ns
Input Data Setup Time	<sup>t</sup> SET	waveforms 1, 2, 3	50	20		ns
Input Data Hold Time	<sup>t</sup> HOLD		60	40		ns
Output Propagation Delays	<sup>t</sup> pd			80	120	ns

#### IM6403 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER WITH ON CHIP 4/11 STAGE DIVIDER

The IM6403 differs from the IM6402 on three inputs, TRC, RRC, and pin 2, and two outputs TBRE and DR.

Outputs DR and TBRE are not three-state, but are always active.



The divider chain output acts as a 16X clock to both the receiver register and transmitter register. Consequently both receiver and transmitter operate at the same frequency. The TRClock and RRClock inputs are used for a crystal oscillator while pin 2 controls the number of divider stages.

The on chip divider and oscillator allow an inexpensive crystal to be used as a timing source rather than additional circuitry such as baud rate generators. For example, a color TV crystal at 3.579545MHz results in a baud rate of 109.2 Hz for an easy teletype interface.



#### **TRANSMITTER OPERATION**

The transmitter section accepts parallel data, formats it and transmits it in serial form on the TROutput terminal. (A) Data is loaded into the transmitter buffer register from the inputs TR1 through TR8 by a logic low on the TBRLoad input. Valid data must be present at least  $t_{SET}$  prior to and  $t_{HOLD}$  following the rising edge of TBRL. If words less than 8 bits are used, only the least significant bits are used. The character is right justified into the least significant bit, TR1. (B) The rising edge of TBRL clears TBREmpty.  $\frac{1}{2}$  to  $\frac{1}{2}$  clock cycles later data is transferred to the transmitter register and TREmpty is cleared.  $\frac{1}{2}$  cycle later transmission starts. Output data is clocked by TRClock. The clock rate is 16 times the data rate.  $\frac{1}{2}$  clock cycle later TBREmpty is reset to a logic high.  $\bigcirc$  A second pulse on TBRLoad loads data into the transmitter buffer register. Data transfer to the transmitter register is delayed until transmission of the current character is complete.  $\bigcirc$  Data is automatically transferred to the transmitter register and transmission of that character begins one clock cycle later.



#### **RECEIVER OPERATION**

Data is received in serial form at the RInput. When no data is being received, RInput must remain high. The data is clocked through the RRClock. The clock rate is 16 times the data rate.  $\bigcirc$  A low level on DRReset clears the DReady line.  $\bigcirc$  During the first stop bit data is transferred from the receiver register to the RBRegister. If the word is less than 8 bits, the unused most

significant bits will be a logic low. The output character is right justified to the least significant bit RBR1. A logic high on OError indicates overruns. An overrun occurs when DReady has not been cleared before the present character was transferred to the RBRegister. A logic high on PError indicates a parity error.  $\bigcirc \frac{1}{2}$  clock cycle later DReady is reset to a logic high, FError is evaluated. A logic high on FError indicates an invalid stop bit was received, a framing error.



#### START BIT DETECTION

The receiver uses a 16X clock for timing. (A) the start bit could have occurred as much as one clock cycle before it was detected, as indicated by the shaded portion. The

center of the start bit is defined as clock count  $7\frac{1}{2}$ . If the receiver clock is a symetrical square wave, the center of the start bit will be located within  $\pm \frac{1}{2}$  clock cycle,  $\pm \frac{1}{32}$  bit or  $\pm 3.125\%$  giving a receiver margin of 46.875\%. The receiver begins searching for the next start bit at the center of the first stop bit.



#### INTERFACING WITH THE IM6100 MICROPROCESSOR



#### PIN ASSIGNMENT AND FUNCTIONS

PIN	SYMBOL	DESCRIPTION	PIN	SYMBOL	DESCRIPTION
1 2	VCC IM6402-N/C IM6403-Control	+5 Volts Supply No Connection 4/11 Stage Divider High: 4 Stage	13	PE	A high level on PARITY ERROR indicates received parity does not match parity pro- grammed by control bits. When parity is inhibited this output is low.
3 4	GND RRD	Low: 11 Stage Ground A High level on RECEIVER REGISTER DISABLE forces the receiver holding register outputs RBR1-RBR8 to a high impedance state	14	OE	A high level on FRAMING ERHOR indicates the first stop bit was invalid. A high level on OVERRUN ERROR indicates the data received flag was not cleared before the last character was transferred to the receiver buffer register.
5	RBR8	The contents of the RECEIVER BUFFER REGISTER appear on these three-state outputs. Word formats less than 8 charac- ters are right justified to RBR1.	16 17	SFD IM6402-RRC	A high level on STATUS FLAGS DISABLE forces the outputs PE, FE, OE, DR, TBRE to a high impedance state. The RECEIVER REGISTER CLOCK is
6	RBR7	See Pin 5 - RBR8	18	IM6403-OSCIN	16X the receiver data rate.
7	RBR6	See Pin 5 - RBR8		Dilli	clears the data received outputDR, to a
9	RBR4	See Pin 5 - RBR8	19	• DR	A high level on DATA RECEIVED
10	RBR3	See Pin 5 - RBR8			indicates a character has been received
11	RBR2	See Pin 5 - RBR8			register.
12	HBR1	See Pin 5 - KBK8	20	RRI	Serial data on RECEIVER REGISTER INPUT is clocked into the receiver register.



PIN	SYMBOL	DESCRIPTION	PIN	SYMBOL	DESCRIPTION
21	MR	A high level on MASTER RESET clears PE EE OF and DB to a low level and sets	27	TBR2	See Pin 26 - TBR1
		the transmitter output to a high level after	28	TBR3	See Pin 26 - TBR1
0.0	TODE	18 clock cycles.	29	TBR4	See Pin 26 - TBR1
22	IDAC	REGISTER EMPTY indicates the trans-	30	TBR5	See Pin 26 - TBR1
		mitter buffer register has transferred its	31	TBR6	See Pin 26 - TBR1
		data to the transmitter register and is	32	TBR7	See Pin 26 - TBR1
		ready for new data.	33	TBR8	See Pin 26 - TBR1
23	TBRL	A low level on TRANSMITTER BUFFER REGISTER LOAD transfers data from	34	CRL	A high level on CONTROL REGISTER LOAD loads the control register.
		buffer register. A low to high transition on TBRL indicates data transfer to the trans- mitter register. If the transmitter register	35	PI	A high level on PARITY INHIBIT inhibits parity generation, parity checking and forces PE output low.
	is busy, transfer is automatically delayed so that the two characters are transmitted end to end.	36	SBS	A high level on STOP BIT SELECT selects 1.5 stop bits for 5 character format and 2 stop bits for other lengths.	
24	TRE 6	A high level on TRANSMITTER REGISTER EMPTY indicates completed transmission of a character including stop bits.	37	CLS2	These inputs program the CHARACTER LENGTH SELECTED. (CLS1 low CLS2 low 5 bits) (CLS1 high CLS2 low 6 bits) (CLS1 low CLS2 high 7 bits) (CLS1 high
25	TRO	Character data, start data and stop bits			CLS2 high 8 bits)
		appear serially at the TRANSMITTER	38	CLS1	See Pin 37 - CLS2
	TOD1 TOD	REGISTER OUTPUT	39	EPE	When PI is low a high level on EVEN
26	1841-1848	TRANSMITTER BUFFER REGISTER Via			even parity. A low level selects odd parity
1		inputs TBR1-TBR8. For character formats	40	IM6402-TRC	The TRANSMITTER REGISTER CLOCK
		less than 8 bits the TBR8, 7, and 6 inputs		IM6403-OSCOUT	is 16X the transmit data rate.
1		are ignored corresponding to the			
		programmed word length.			

68

#### **FEATURES**

- Low Power typ < 5.0μW standby</p>
- Excellent Speed Operation
- TTL or CMOS Compatible On Inputs and Outputs
- 4V-11V V<sub>CC</sub> Operation
- Static Operation
- On-Chip Address Register

#### **GENERAL DESCRIPTION**

The IM6508/18 are high speed, low power, silicon gate CMOS 1024 bit static RAM's organized 1024 words by 1 bit. In all static states these RAM's exhibit the microwatt power requirements typical of CMOS. Inputs and three state output are TTL compatible. The basic part operates at 4 to 7 volts with a 5V,  $25^{\circ}$ C access time of 350 ns and supply current of  $100\mu$ A. Faster access times and lower supply currents are offered in a DASH-1 version. Higher operating voltages are offered in an "A" version. Data retention is guaranteed to 2.2 volts on all parts.

#### PACKAGE DIMENSIONS





## CMOS RAM 1024 BIT IM6508/IM6518 IM6508A/IM6518A

Write Enable and Chip Select functions are active in the low state. These functions are specified for easy interface to common I/O data busses. On chip address registers (clocked by the falling edge of STR) can often improve system performance and reduce package count. The two additional chip selects available on the IM6518 allow faster system design and reduced interconnect by multiplexing addresses, data in and data out on the same lines.

These devices are ideally suited for memory systems requiring low operating power, high performance or nonvolatility (battery backup).



#### FUNCTIONAL DIAGRAM IM6518

The IM6508 functions as if  $CS_1$ ,  $CS_2$ , and STR were tied together.



CELL



IM6508A/18A

IM6508A-1/18A-1

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage	+12.0V
Input or Output Voltage Applied	GND ~0.5V to V <sub>CC</sub> +0.5V
Storage Temperature Range	$-65^{\circ}$ C to $+150^{\circ}$ C
Operating Temperature Range	
Industrial	$-40^{\circ}$ C to $+85^{\circ}$ C
Military	–55°C to +125°C

## **DC CHARACTERISTICS** $V_{CC}$ = 4V to 11V, T<sub>A</sub> = Industrial or Military

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Logical ''1'' Input Voltage	v <sub>IH</sub>		70% V <sub>CC</sub>			V
Logical "O" Input Voltage	$v_{IL}$				20% V <sub>CC</sub>	V
Input Leakage	ΙL	$0V \leq V_{IN} \leq V_{CC}$	-1.0		1.0	μA
Logical "1" Output Voltage	v <sub>OH</sub>	I <sub>OUT</sub> = 0	V <sub>CC</sub> - 0.01			V
Logical "O" Output Voltage	V <sub>OL</sub>	1 <sub>OUT</sub> = 0			GND + 0.01	V
Output Leakage	I <sub>O</sub>	$0V \leq V_o \leq V_{CC}$	-1.0		1.0	μA
Supply Current IM6508A/18A	<sup>I</sup> CC	VIN = VCC		5.0	500	μA
	ICC	V <sub>CC</sub> = STR = 3.0V		0.1	10	μA
IM6508A-1/18A-1	Icc	VIN = VCC		1.0	100	μΑ
	ICC	$V_{CC} = STR = 3.0V$		0.01	1.0	μA
Input Capacitance	CIN	00		5.0	7.0	pF
Output Capacitance	с <sub>О</sub>			6.0	10.0	рF

## AC CHARACTERISTICS $V_{CC} = 5.0V$ , $10V C_{L} = 50 pF$ , $T_{A} = 25^{\circ}C$

PARAMETER	SYMBOL	v <sub>cc</sub>	IM6508A-1/18A-1		IM6508A/18A		
			MIN	MAX	MIN	MAX	01113
Access Time From STR	<sup>t</sup> AC	5 10		200 95		350 150	ns ns
Output Enable Time	<sup>t</sup> EN	5 10		120 55		210 90	ns ns
Output Disable Time	tDIS	5 10		120 55		210 90	ns ns
STR Pulse Width (Positive)	<sup>t</sup> STR	5 10	135 65		235 95		ns ns
STR Pulse Width (Negative)	<sup>t</sup> STR	5 10	200 95		350 150		ns ns
Write Pulse Width (Negative)	<sup>t</sup> WP	5 10	135 65		235 95		ns ns
Address Setup Time	<sup>t</sup> ADDS	5 10	5 5		10 10		ns ns
Address Hold Time	<sup>t</sup> ADDH	5 10	60 30		105 45		ns ns
Date Setup Time	tDS	5 10	135 65	n an	235 95		ns ns
Data Hold Time	<sup>t</sup> DH	5 10	0		0 0	анан 1997 - Салан Салан 1997 - Салан С	ns ns

IM6508/18 IM6508-1/18-1

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+8.0V
Input or Output Voltage Supplied	GND -0.5V to V <sub>CC</sub> +0.5V
Storage Temperature Range	$-65^{\circ}$ C to $+150^{\circ}$ C
Operating Temperature Range Industrial Military	–40°C to +85°C –55°C to +125°C

## **DC CHARACTERISTICS** $V_{CC} = 5.0V \pm 10\%$ T<sub>A</sub> = Industrial or Military

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Logical "1" Input Voltage	Μн		V <sub>CC</sub> - 2.0			V
Logical "O" Input Voltage	VIL		00		0.8	v
Input Leakage	μL	$0V \leq V_{IN} \leq V_{CC}$	-1.0		1.0	μA
Logical ''1'' Output Voltage	VOH2	IOUT = 0	V <sub>CC</sub> - 0.01			V
Logical "1" Output Voltage	VOH1	IOH = -0.2 mA	2.4			V
Logical "O" Output Voltage	VOL2	I <sub>OUT</sub> = 0			GND + 0.01	v
Logical "O" Output Voltage	VOL1	I <sub>OL</sub> = 2.0 mA			0.45	V
Output Leakage	Io	$0 V \leq V_0 \leq V_{CC}$	-1.0		1.0	μA
Supply Current IM6508/18	lcc	VIN = VCC		1.0	100	μA
	<sup>I</sup> CC	$V_{CC} = STR = 3.0V$		0.1	10	μΑ
IM6508-1/18-1	l cc	$V_{IN} = V_{CC}$		0.1	10	μΑ
	lcc	V <sub>CC</sub> = STR = 3.0V		0.01	1.0	μΑ
Input Capacitance	CIN			5.0	7.0	pF
Output Capacitance	с <sub>О</sub>			6.0	10.0	рF

## AC CHARACTERISTICS $V_{CC}$ = 5.0V ±10%, C<sub>L</sub> = 50 pF (One TTL Load), T<sub>A</sub> = Industrial or Military

PARAMETER	SYMBOL	IM65	08-1/18-1	IM650		
	01112012	MIN	MAX	MIN	MAX	
Access Time From STR	<sup>t</sup> AC		300		460	ns
Output Enable Time	tEN		180		285	ns
Output Disable Time	<sup>t</sup> DIS		180		285	ns
STR Pulse Width (Positive)	<sup>t</sup> STR	200		300		ns
STR Pulse Width (Negative)	<sup>t</sup> STR	300		460		ns
Write Pulse Width (Negative)	tWP	200	i i	300		ns
Address Setup Time	<sup>t</sup> ADDS	7		15		ns
Address Hold Time	<sup>t</sup> ADDH	90		130		ns
Data Setup Time	tDS	200		300		ns
Data Hold Time	tDH	0		0		ns
# SWITCHING WAVEFORMS AND SWITCHING TIME LOAD



The IM6508 output is active when STR is low. The IM6518 output data latch retains the data when STR returns high.





The IM6508 performs a write operation when STR = WE = 0. The IM6518 performs a varie operation when STR =  $CS_1$ =  $CS_2$  = WE = 0. The write operation is terminated on any positive edge from STR or  $CS_1$  or  $CS_2$  or WE.





The IM6508 output is high impedance when STR = 1 or WE = 0. The IM6518 output is high impedance when  $CS_1$  or  $CS_2 = 1$  or WE = 0.



		IM6508		_					IM6518	
STR	WE	OPERATION	OUTPUT		STR	CS1	CS2	WE	OPERATION	OUTPUT
0	0	Write	High Resistance		0	0	0	0	Write	High Resistance
0*	1	Read	Memory Data		0*	0	0	1	Read	Memory Data
1	Х	Hold	High Resistance		1	0	0	1	Read	Memory Data
<b></b>	0.000 C 1940.000				X	0	1	Х	Hold	High Resistance
* Addr		e loaded on chip t	by the falling		X	1	0	Х	Hold	High Resistance
		V <sub>IN</sub> VIL <u>10</u>	VIH 50% % * * RISE	<sup>t</sup> rise DELAY TIMI FRON	<sup>= t</sup> fall ES AR ⁄I 50%	= 20 ns E ME TO 5(	s ASUR )%	ED	50 pF	DUTPUT
			FIGURE 4.	SWITCHING TH	MF WA	VEFO	RMS A	NDIC		





#### **FEATURES**

- Low Power typ < 5.0  $\mu$ W standby
- Excellent Speed Operation
- TTL Compatible On Inputs and Outputs
- S V VCC Operation
- Static Operation
- On-Chip Address Register

# GENERAL DESCRIPTION

The IM6508/18 are high speed, low power, silicon gate CMOS 1024 bit static RAM's organized 1024 words by 1 bit. In all static states these RAM's exhibit the microwatt power requirements typical of CMOS. Inputs and three state output are TTL compatible. The basic part operates at 5 V,  $0^{\circ}$ C to  $75^{\circ}$ C, with an access time of 600 ns and a supply current of 1.6 mA.

Write Enable and Chip Select functions are active in the low state. These functions are specified for easy interface to

## PACKAGE DIMENSIONS



# CONNECTION DIAGRAMS



Pin 1 is designated either by a dot or a notch.

#### **ORDERING INFORMATION**

MEMORY CIRCUIT MARKING AND PRODUCT CODE EXPLANATION:



# CMOS RAM 1024-BIT IM6508C/IM6518C

common I/O data busses. On chip address registers (clocked by the falling edge of STR) can often improve system performance and reduce package count. The two additional chip selects available on the IM6518 allow faster system design and reduced interconnect by multiplexing addresses, data in and data out on the same lines.

These devices are ideally suited for memory systems requiring low operating power, high performance or nonvolatility (battery backup).



# FUNCTIONAL DIAGRAM IM6518

The IM6508 functions as if  $CS_1$ ,  $CS_2$ , and STR were tied together.



# ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+7.0 V		
Input or Output Voltage Supplied	GND –0.5 V to V <sub>CC</sub> +0.5 V		
Storage Temperature Range	–65°C to +150°C	ология на селото на Селото на селото на с Селото на селото на с	
Operating Temperature Range			
Commercial	$0^{\circ}$ C to +75 $^{\circ}$ C		

# **DC CHARACTERISTICS** $V_{CC}$ = 5.0 V ± 5%, T<sub>A</sub> = Commercial

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	VIH		V <sub>CC</sub> -2.0			V
Logical "O" Input Voltage	VIL				0.8	V
Input Leakage	ΙL	$0 V \leq V_{IN} \leq V_{CC}$	-5.0		5.0	μΑ
Logical "1" Output Voltage	V <sub>OH2</sub>	I <sub>OUT</sub> = 0	V <sub>CC</sub> -0.01			V
Logical "1" Output Voltage	VOH1	I <sub>OH</sub> = -0.2 mA	2.4			V
Logical "O" Output Voltage	VOL2	10UT = 0			GND +0.01	$\mathbf{V}$
Logical "O" Output Voltage	VOL1	IOL = 1.6 mA			0.45	V
Output Leakage	10	$0 V \leq V_0 \leq V_{CC}$	-5.0		5.0	μA
Supply Current IM6508/18	Icc	VIN = VCC		1.0	1.6	mA
Input Capacitance	CIN			5.0	7.0	pF
Output Capacitance	CO			6.0	10.0	рF

# AC CHARACTERISTICS V<sub>CC</sub> = 5.0 V $\pm$ 5%, C<sub>L</sub> = 50 pF (One TTL Load), T<sub>A</sub> = Industrial or Military

	0)//// DOI	IM6	LINUTO		
PARAMETER	SYMBOL	MIN	MAX		
Access Time From STR	tAC		600	ns	
Output Enable Time	tEN		375	ns	
Output Disable Time	tDIS		375	ns	
STR Pulse Width (Positive)	<sup>t</sup> STR	395		ns	
STR Pulse Width (Negative)	<sup>t</sup> STR	600		ns	
Write Pulse Width (Negative)	tWP	395		ns	
Address Setup Time	<sup>t</sup> ADDS	20		ns	
Address Hold Time	<sup>t</sup> ADDH	170		ns	
Data Setup Time	tDS	395	С 	ns	
Data Hold Time	tDH	0		ns	

# **TRUTH TABLES**

IM6508											
STR	WE	OPERATION	OUTPUT								
0	0	Write	High Resistance								
0*	1	Read	Memory Data								
1	Х	Hold	High Resistance								

\* Addresses are loaded on chip by the falling edge of STROBE.

				IM6518	
STR	CS1	CS2	WE	OPERATION	OUTPUT
0	0	0	0	Write	High Resistance
0*	0	0	. 1	Read	Memory Data
1	0	0	1	Read	Memory Data
Х	0	1	X	Hold	High Resistance
X	1	0 -	X	Hold	High Resistance

# **FEATURES**

- Low Power Operation
- Excellent Speed Operation
- TTL or CMOS Compatible On Inputs and Outputs
- 4V 11 V<sub>CC</sub> Operation
- Static Operation
- On-Chip Address Register

# **GENERAL DESCRIPTION**

The IM6524 is a high speed, low power, silicon gate CMOS 256 bit static RAM organized 256 words by 1 bit. In all static states this RAM exhibits the microwatt power requirements typical of CMOS. Inputs and three state output are TTL compatible. The basic part operates at 4 to 7 volts with a 5V, 25° C maximum access time of 355 ns and supply current of  $50\mu$ A. Faster access times and lower supply currents are offered in a DASH-1 version. Higher operating voltages are offered in an "A" version. Data retention is guaranteed to 3 volts on all parts.

# Write Enable and Chip Select functions are active in the low state. These functions are specified for easy interface to common I/O data busses. On chip address registers (clocked by the falling edge of STR) can often improve system performance and reduce package count. The two additional design and reduced interconnect by multiplexing addresses, data in and data

These devices are ideally suited for memory systems requiring low operating power, high performance or nonvolatility (battery backup).

# PACKAGE DIMENSIONS



# **CONNECTION DIAGRAM**



Pin 1 is designated either by a dot or a notch.

# **ORDERING INFORMATION**

MEMORY CIRCUIT MARKING AND PRODUCT CODE EXPLANATION:



# **FUNCTIONAL DIAGRAM IM6524**

out on the same lines.

The IM6524 functions as if  $CS_1$ ,  $CS_2$  and STR were tied together.



CELL



CMOS RAM 256 BIT IM6524/24-1 IM6524A/IM6524A-1

# CMOS TO CMOS

IM6524A/24A-1

# ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+12.0V
Input or Output Voltage Applied	GND -0.3V to V <sub>CC</sub> +0.3V
Storage Temperature Range	–65° C to +150° C
Operating Temperature Range Industrial Military	-40° C to +85° C -55° C to +125° C

# **DC CHARACTERISTICS** V<sub>CC</sub> = 4V to 11V, T<sub>A</sub> = Industrial or Military

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP ①	MAX	UNITS
Logical "1" Input Voltage	VIH		70% VCC			v
Logical "0" Input Voltage	VIL				20% VCC	V
Input Leakage	μL	0V ≼ VIN ≼ VCC	-1.0	.001	1.0	μΑ
Logical "1" Output Voltage	Vон	IOUT = 0	V <sub>CC</sub> -0.01	Vcc		V
Logical "0" Output Voltage	VOL	IOUT = 0		GND	GND + 0.01	V
Output Leakage	ю	$0V \leq V_0 \leq V_{CC}$	-1.0	.01	1.0	μA
Supply Current IM6524A	ICC	V <sub>IN</sub> = V <sub>CC</sub> , GND		0.1	500	μA
	ICC	V <sub>CC</sub> = 4.0V		0.05	50	μA
IM6524A-1	ICC	VIN = V <sub>CC</sub> , GND		0.01	100	μA
	lcc	V <sub>CC</sub> = 4.0V			10	μA
Input Capacitance	CIN			5.0	7.0	pF
Output Capacitance	CO			6.0	10.0	pF

# (1) TYP are 25°C, 5V numbers

**AC CHARACTERISTICS**  $V_{CC} = 5.0V$ ,  $10V C_L = 50 pF$ ,  $T_A = 25^{\circ}C$ 

· · · · · · · · · · · · · · · · · · ·			IM65	24A-1	IM6		
PARAMETER	SYMBOL	VCC	MIN	MAX	MIN	MAX	UNITS
Access Time From Strobe	tAS	5		210		320	ns
		10		135		190	ns
Output Enable Time	tEN	5		115		170	ns
		10		80		105	ns
Output Disable Time	<sup>t</sup> DIS	5		70	×	100	ns
in the second seco		10		55		70	ns
Strobe Pulse Width (Positive)	tSTR	5 .	70		90		ns
		10	50		65		ns
Strobe Pulse Width (Negative)	tSTR	5	210		320		ns
		10	135		190		ns
Write Pulse Width (Negative)	tWP	5	145		240		ns
		10	110		160		ns
Address Setup Time	<sup>t</sup> ADDS	5	7		12		ns
	1	10	5		10		ns
Address Hold Time	<sup>t</sup> ADDH	5	85		145	et e la companya da serie da s Esta da serie	ns
		10	55		85		ns
Data Setup Time	tDS	· 5	150		255		ns
		10	115	a de la composición d	165		ns
Data Hold Time	<sup>t</sup> DH	5	15	Na Al	30		ns
and a second sec		10	10		20		ns
Read Cycle Time	<sup>t</sup> CYCLE	5	280		410		ns
		10	185		255		ns

IM6524/24-1

# CMOS TO TTL

# ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+7.0V
Input or Output Voltage Supplied	GND -0.3V to V <sub>CC</sub> +0.3V
Storage Temperature Range	–65° C to +150° C
Operating Temperature Range Industrial Military	-40° C to +85° C -55° C to +125° C

# **DC CHARACTERISTICS** $V_{CC}$ = 5.0V ±10% T<sub>A</sub> = Industrial or Military

PARAMETER	SYMBOL	CONDITIONS	MIN	түр ①	MAX	UNITS
Logical "1" Input Voltage	∨ін		VCC -2.0			v
Logical "0" Input Voltage	VIL				0.8	V
Input Leakage	Ι <sub>Ι</sub>	0V ≼ VIN ≼ VCC	-1.0	.001	1.0	μΑ
Logical "1" Output Voltage	VOH2	IOUT = 0	V <sub>CC</sub> -0.01	v <sub>cč</sub>		V
Logical "1" Output Voltage	VOH1	I <sub>ОН</sub> = 2.0 mA	2.4			V
Logical "0" Output Voltage	VOL2	IOUT = 0		GND	GND + 0.01	v
Logical "0" Output Voltage	VOL1	I <sub>OL</sub> = 2.0 mA			0.45	V
Output Leakage	lo	0 V ≤ V₀ ≤ V <sub>C</sub> C	-1.0	.01	1.0	μΑ
Supply Current IM6524	Icc	VIN = VCC		0.1	50	μΑ
	Icc	V <sub>CC</sub> = 4V		0.1	5.0	μΑ
IM6524-1		VIN = VCC		0.01	10	μA
	ICC	V <sub>CC</sub> = 4V		—	1.0	μΑ
Input Capacitance	CIN			5.0	7.0	pF
Output Capacitance	CO			6.0	10.0	pF

(1) TYP are 25°C, 5V numbers

# AC CHARACTERISTICS V<sub>CC</sub>=5.0V 10%, C<sub>L</sub>=50pF (One TTL Load), T<sub>A</sub>=Industrial or Military

	SYMBOL	IM6	524-1	IME		
FARAMETER	STWBOL	MIN	MAX	MIN	MAX	UNITS
Access Time From Strobe	tas .		315		455	ns
Output Enable Time	tEN		175		230	ns
Output Disable Time	tDIS		105		135	ns
Strobe Pulse Width (Positive)	tSTR	95		130		ns
Strobe Pulse Width(Negative)	<sup>t</sup> STR	315		455		ns
Write Pulse Width (Negative)	tWP	200		345		ns
Address Setup Time	<sup>t</sup> ADDS	10		18		ns
Address Hold Time	<sup>t</sup> ADDH	125		210		ns
Data Setup Time	tDS	220		365		ns
Data Hold Time	<sup>t</sup> DH	15		30		ns
Read Cycle Time	<sup>t</sup> CYCLE	410		585		ns







# FUNCTIONAL WAVEFORMS



#### FEATURES

- Low Power Operation
- Excellent Speed Operation
- TTL or CMOS Compatible On Inputs and Outputs
- 4V-11V V<sub>CC</sub> Operation
- Static Operation

• On-Chip Address Register

# CMOS RAM 1024 (256 X 4) BIT IM6551/IM6561 IM6551A/IM6561A

# **GENERAL DESCRIPTION**

The IM6551/61 are high speed, low power silicon gate CMOS 1024 bit static RAM's organized 256 words by 4 bits. In all static states these RAMs exhibit the microwatt power requirements typical of CMOS. Inputs and three state outputs are TTL compatible. The basic part operates at 4 to 7 volts with a 5V, 25°C access time of 200nS and supply current of  $100\mu$ A. Faster access times and lower supply currents are offered in a DASH-1 version. Higher operating voltages are offered in an "A" version. Data retention is guaranteed to 2.0 volts.

Write Enable and Chip Select functions are active in the low state. Chip Selects (IM6551 CS, IM6561 CS1 and



CS2) are level sensitive and may occur after the falling edge of the STR without affecting access time. On chip address registers and chip enable register (IM6551 CE) are clocked by the falling edge of STR. These signals must be valid for a setup time (tADDS) prior to and a hold time (tADDH) following the falling edge of STR. On chip registers can improve system performance and reduce package count. Chip selects allow faster system design and reduced interconnect by multiplexing addresses, data in and data out on the same lines.

These devices are ideally suited for memory systems requiring low operating power, high performance or nonvolatility (battery backup).



ADDRESS

11

CS:

## IM6551A/61A

# ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+12.0V
Input or Output Voltage Applied	GND - 0.3V to VCC+0.3V
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range Industrial IM6551A/61AI Military IM6551A/61AM	-40°C to +85°C -55°C to +125°C

# **DC CHARACTERISTICS** $V_{CC}$ = 4V to 11V, $T_A$ = Operating Temperature Range

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Logical "1" Input Voltage	V		70% Voo	-		v
Logical "0" Input Voltage	V <sub>IL</sub>				20% V <sub>CC</sub>	
Input Leakage	۱ <sub>۱۲</sub>	<sup>0V≤V</sup> IN <sup>≤V</sup> CC	-1.0		1.0	$\mu A$ , $\mu A$ , $\lambda$ , $\lambda$
Logical "1" Output Voltage	v <sub>он</sub>	IOUT <sup>=0</sup>	V <sub>CC</sub> -0.01			V
Logical "0" Output Voltage	V <sub>OL</sub>	<sup>I</sup> OUT <sup>=0</sup>			GND+0.01	V
Output Leakage	<sup>I</sup> o	0V≤Vo≤VCC	-1.0		1.0	μA
Supply Current	<sup>I</sup> cc	V <sub>IN</sub> =V <sub>CC</sub>		5.0	500	μA
	<sup>I</sup> cc	V <sub>CC</sub> =3.0 V		0.1	10.0	μA
Input Capacitance	с <sub>іN</sub>			5.0	7.0	pF
Output Capacitance	с <sub>о</sub>			6.0	10.0	pF

# AC CHARACTERISTICS VCC = 5.0V, 10V CL = 50pF, TA = 25°C

PARAMETER	SYMBOL		IM6551A/61A		UNITS
		MIN	ТҮР	MAX	
Access Time From STR	tAC		120	180	ns
Output Enable Time	t <sub>EN</sub>		60	90	ns
Output Disable Time			60	90	ns
STR Pulse Width (Positive)	<sup>t</sup> STB	60	30		ns
STR Pulse Width (Negative)	<sup>t</sup> STR	110	72		ns
Write Pulse Width (Negative)	twp	120	80		ns
Address Setup Time		25	12		ns
Address Hold Time		60	0		ns
Data Setup Time		60	30		ns
Data Hold Time	<sup>t</sup> DH	30	0		ns

IM6551/61

# **ABSOLUTE MAXIMUM RATINGS**

+8.0V
GND $-0.3V$ to V <sub>CC</sub> $+0.3V$
-65°C to +150°C
-40°C to +85°C
–55°C to +125°C

# **DC CHARACTERISTICS** $V_{CC}$ = 5.0V ±10% T<sub>A</sub> = Operating Temperature Range

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Logical "1" Input Voltage	V <sub>IH</sub>		V <sub>CC</sub> -2.0			V
Logical "0" Input Voltage	V <sub>IL</sub>				0.8	V
Input Leakage	IIL I	<sup>0V≼V</sup> IN <sup>≤V</sup> CC	-1.0		1.0	μΑ
Logical "1" Output Voltage	V <sub>OH1</sub>	<sup>I</sup> OH <sup>=-0.2mA</sup>	2.4			V
Logical "0" Output Voltage	V <sub>OL1</sub>	I <sub>OL</sub> = 2.0mA			0.45	V
Output Leakage	<sup>I</sup> o	<sup>0V≤V</sup> o <sup>≤V</sup> CC	-1.0		1.0	μΑ
Supply Current	<sup>I</sup> cc	V <sub>IN</sub> =V <sub>CC</sub>		1.0	100	μΑ
	'cc	∨ <sub>CC</sub> =3.0∨		0.1	10.0	μΑ
Input Capacitance	C <sub>IN</sub>			5.0	7.0	pF
Output Capacitance	с <sub>о</sub>			6.0	10.0	pF

AC CHARACTERISTICS  $V_{CC}^{}=~5.0V\pm10\%,\,C_L^{}=~50$  pF,  $T_{\!A}^{}=~$  Industrial or Military

PARAMETER	SYMBOL		IM6551/61		UNITS
		MIN	ТҮР	MAX	
Access Time From STR Output Enable Time Output Disable Time STR Pulse Width (Positive) STR Pulse Width (Negative) Write Pulse Width (Negative) Address Setup Time Address Hold Time Data Hold Time	<sup>t</sup> AC <sup>t</sup> EN <sup>t</sup> DIS <sup>t</sup> STR <sup>t</sup> STR <sup>t</sup> WP <sup>t</sup> ADDS <sup>t</sup> ADDH <sup>t</sup> DS <sup>t</sup> DH	120 220 240 50 120 120 60	240 120 120 60 150 160 25 0 60 0	360 180 180	ns ns ns ns ns ns ns ns ns ns ns
	'DH				115



The IM6551/61 output data latch maintains data when STR returns high.

The IM6551/61 perform a write operation when CS1 = CS2 = STR = WE = 0. The write operation is terminated on any positive edge from CHIP SELECTS

The IM6561 output is high impedance when CS1 or CS2 = 1 or WE = 0. The IM6551 output is high impedance whenever latched CE is high or CS = 1 or

O OUTPUT

50 pł

# 4096 BIT (1024 X 4) ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

# IM56S06 IM56S26

## ELECTRICAL CHARACTERISTICS

COMMERCIAL GRADE  $V_{CC} = 5V \pm 5\%$  TA = 0 to 75°C MILITARY GRADE  $V_{CC} = 5V \pm 10\%$  TA = -55°C to 125°C

$$\begin{split} & I_F = 250 \mu A \text{ MAX } @ 0.4 \text{V} \\ & I_R = 40 \mu A \text{ MAX } @ 4.5 \text{V} \\ & \mathsf{V}_{IH} = 2 \text{V} \text{ MIN } \text{ V}_{IL} = 0.8 \text{V} \text{ MAX.} \\ & \mathsf{V}_C = 1.5 \text{V} \text{ MAX } @ -12 \text{mA} \\ & \mathsf{BV}_{IN} = 5.5 \text{V} \text{ MIN } @ 1 \text{mA} \\ & \mathsf{I}_{CC} = \text{ mA MAX} \\ & \mathsf{C}_{IN} = 10 \text{pF} \text{ MAX } \text{C}_{OUT} = 12 \text{pF} \text{ MAX} \\ & \mathsf{V}_{OL} = 0.45 \text{V} \text{ MAX } @ 16 \text{mA} \\ & \mathsf{V}_{OH} = 2.4 \text{V} \text{ MIN } @ 1_{OH} = -20 \text{mA} (56S26) \\ & \mathsf{I}_O = 40 \mu \text{A} \text{ MAX } @ \mathsf{V}_O = 2.4 \text{V} \\ & -40 \mu \text{A} \text{ MAX } @ \mathsf{V}_O = 0.4 \text{V} \\ & \mathsf{I}_{OLK} = 100 \mu \text{A} \text{ MAX } @ \mathsf{V}_O = 5.5 \text{V} \\ & \mathsf{I}_{SC} = -15 \text{mA} \text{ MIN, } -60 \text{mA} \text{ MAX } @ \mathsf{V}_O = 0 \text{V} (56S26) \end{split}$$

CE1 AND CE2 MUST BOTH BE AT A LOGIC LOW LEVEL TO ENABLE THE MEMORY.

t<sub>PD</sub> ADDRESS TO OUTPUT = 50NS MAX COMMERCIAL GRADE, 60NS MAX MILITARY GRADE CHIP ENABLE TO OUTPUT = 25NS MAX COMMERCIAL GRADE, 30NS MAX MILITARY GRADE

#### **PINOUT:**

56S06 – Open Collector Outputs 56S26 – Tri-State, Active Pull-Up, Outputs

# PROCESSING

Oxide isolation, Schottky, shallow diffusions two layer metal.

## PROGRAMMING

One chip enable pin is used to supply power to the programming circuitry during programming. The programming procedure will be very similar to that for Intersil's gold doped parts so that minimal programmer design changes will be necessary to make a generic board set.

# **BLOCK DIAGRAM**



# CONNECTION DIAGRAM



IM56S06/2	26			
ORDERIN	IG INFORMATION			
TYPE	OUT	TEMP. RANGE	PACKAGE*	ORDER NO.
IM56S06	00	0°C to +75°C	18 Pin Cer DIP	IM56S06CJ
IM56S06	0C	0°C to +75°C	18 Pin Ceramic DIP	IM56S06CD
IM56S06	00	–55°Ç to +125°C	18 Pin Cer DIP	IM56S06MJ
IM56S06	<b>OC</b>	–55°C to +125°C	18 Pin Ceramic DIP	IM56S06MD
IM56S26	3S	0°C to +75°C	18 Pin Cer DIP	IM5626CJ
IM56S26	35	0°C to +75°C	18 Ceramic DIP	IM5626CD
IM56S26	<b>3S</b>	–55°C to +125°C	18 Cer DIP	IM5626MJ
IM56S26	3S	-55°C to +125°C	18 Pin Ceramic DIP	IM5626MD

\*For package details and dimensions, see "Package" section, page

\*\*Available on special order only.

# 31/2 DIGIT A/D PAIR

# 8052/7101

# **FEATURES**

- Guaranteed zero reading for 0 volts input
- Auto-zero; auto polarity
- 5pA input current typical
- Single reference voltage
- Latched parallel (full-time) BCD output for LCDs or data busing
- True polarity at zero count for precise null detection
- On-board clock and reference

# ORDERING INFORMATION

Part	Temp. Range	Package	Order Number
8052	0°C to 70°C	14 pin plastic DIP	ICL8052CPD
8052	0°C to 70°C	14 pin ceramic DIP	ICL8052CDD
7101	0°C to 70°C	40 pin plastic DIP	ICL7101CPL
7101	0°C to 70°C	40 pin ceramic DIP	ICL7101CDL

# GENERAL DESCRIPTION

The 8052/7101 A/D Pair, with its parallel BCD outputs, is ideally suited for data processing applications or interfacing with 3½-digit Liquid Crystal Displays. No external circuitry is required to demultiplex the information. In addition, it has a "start/reset" input and "busy" output that allows easy synchronization to system requirements. The 8052/7101 provides 4½-digit accuracy in a 3½-digit format with typical system performance like 5pA input leakage, auto-zero to  $10\mu$ V with less than  $1\mu$ V/°C drift and Linearity to 0.002%.

The 8052/7101 A/D pair also features conversion rates from 10 seconds to 30 per second, making them ideally suited for a wide variety of applications.

#### CONNECTION DIAGRAM

8052 Analog Signal Conditioner



# CONNECTION DIAGRAM

7101 Digital Processor



# ABSOLUTE MAXIMUM RATINGS

Power Dissipation (Note 1)	500mW	Operating Temperature	$0^{\circ}$ C to $+70^{\circ}$ C
Storage Temperature	$-65^{\circ}$ C to $+150^{\circ}$ C	Lead Temperature (Soldering, 60 Sec.)	300°C
8052 ONLY		7101 ONLY	
Supply Voltage	±18V	Source Current (I <sub>s</sub> )	100mA
Differential Input Voltage	±30V	Drain Current (I <sub>D</sub> )	100mA
Input Voltage (Note 2)	±15V	Digital Inputs	5mA
Output Short Circuit Duration,		V <sup>+</sup> to V <sup>-</sup>	25V
All Outputs (Note 3)	Indefinite	Digital Input	$V^-$ to $V^+$

Note 1: Dissipation rating assumes device is mounted with all leads welded or soldered to printed circuit board in ambient temperature below +70°C. For higher temperatures, derate 10mW/°C. Note 2: For supply voltages less than  $\pm 15V$ , the absolute maximum input voltage is equal to the supply voltage.

Note 3: Short circuit may be to ground or either supply. Rating applies to +70°C ambient temperature.

# **7101 ELECTRICAL CHARACTERISTICS** (V<sup>+</sup> = +5.0 V, V<sup>-</sup> = -15 V, T<sub>A</sub> = +25°C unless otherwise specified)

	SVMDOL			7101			
	SYNBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS	
Clock Frequency	f <sub>IN</sub>	C = 1500 pF		20		kHz	
External Clock In	IINL	V <sub>IN</sub> = 0 V		0.35	1.0	mA	
External Clock In	I <sub>INH</sub>	V <sub>IN</sub> = +5.0 V		0.35	1.0	mA	
Reset/Start	INL	V <sub>IN</sub> = 0 V		0.8	2.0	mA	
Internal Counter Override External Counter Input	INH	V <sub>IN</sub> = +5.0 V		0.35	1.0	mA	
BCD	V <sub>OL</sub>	I <sub>OL</sub> = 1.6 mA	· · · · · · · · · · · · · · · · · · ·	0.25	0.4	V	
BCD	V <sub>OH</sub>	I <sub>OH</sub> = -200 μA	2.4	4.5	5	V	
Out-of-Range	VOL	I <sub>OL</sub> = 3.2 mA		0.25	0.4	V	
Out-of-Range	V <sub>OH</sub>	I <sub>OH</sub> = 400 μA	2.4	4.5		V	
Polarity, Apex, Busy, 1000	VOL	I <sub>OL</sub> = 0.8 mA		0.25	0.4		
Polarity, Apex, Busy, 1000	V <sub>OH</sub>	I <sub>OH</sub> = -200 μA	2.4	4.5		v	
Gated Clockout	V <sub>OL</sub>	I <sub>OL</sub> = 0.3 mA		0.25	0.4	V	
Gated Clockout	V <sub>OH</sub>	I <sub>OH</sub> = -200 μA	2.4	4.5		$\mathbf{v} \in \mathbf{V}$	
Switches 1, 3, 4, 5, 6	R <sub>DS(ON)</sub>			400		Ω	
Switch 2	R <sub>DS(ON)</sub>			2500	9 <sup>1</sup>	Ω	
+5.0 V Supply Current	I <sub>cc</sub> +			15	25	mA	
-15 V Supply Current	I <sub>cc</sub> -			3.0	5.0	mA	



	CONDITIONS		8052		
CHARACTERISTICS		MIN	ТҮР	MAX	
	OPERATIONAL AMPL	FIER			
Input Offset Voltage	V <sub>CM</sub> = 0V		20	50	mV
Input Current (either input)	V <sub>CM</sub> = 0V		5	50	pА
Common-Mode Rejection Ratio	V <sub>CM</sub> = ±10V	70	90		dB
Non-Linear Component of Common-Mode Rejection Ratio*	$V_{CM} = \pm 2V$		110		dB
Large Signal Voltage Gain	R <sub>L</sub> = 10kΩ V <sub>OUT</sub> = ±10V	20,000			V/V
Slew Rate			6		V/μs
Unity Gain Bandwidth			1		MHz
Output Short-Circuit Current			20	50	mA
	COMPARATOR AMPLI	FIER			
Small-Signal Voltage Gain	$R_L = 30k\Omega$		4000		V/V
Positive Output Voltage Swing		+12	+13		V
Negative Output Voltage Swing		-2.0	-2.6		V
	VOLTAGE REFEREN	ICE			
Output Voltage		1.5	1.75	2.0	V
Output Resistance			5		ohms
Temperature Coefficient			40		ppm
Supply Current Total			6	12	mA

# SYSTEM ELECTRICAL CHARACTERISTICS

 $(V_{++} = +15V, V_{+} = +5.0V, V_{-} = -15V, T_{A} = +25^{\circ}C$ , Clock Frequency Set for 3 Reading/Sec)

CHARACTERISTICS	CONDITIONS		8052/7101 <sup>(1)</sup>			
	CONDITIONS	MIN	ТҮР	MAX		
Zero Input Reading	V <sub>in</sub> = 0.0V	-0.000	±0.000	+0.000	Digital Reading	
Ratiometric Reading	$V_{in} \equiv V_{Ref.}$	+0.998	+1.000	+1.001	Digital Reading	
Linearity over $\pm$ Full Scale (error off reading from best straight line)	$-2V \le V_{in} \le +2V$		0.1	1	Digital Count Error	
Rollover error (Difference in reading for equal positive & negative voltage near full scale)	$-V_{in} \equiv +V_{in} \approx 2V$		0.1	1	Digital Count Error	
Noise (P-P value not exceeded 95% of time)	V <sub>in</sub> = 0V Full scale = 200.0mV Full scale = 2 000V		0.2		Digital	
Leakage Current into Input	$V_{in} = 0V$		5	30	pA	
Zero Reading Drift	$V_{in} = 0V$ $0^{\circ} \leq T_A \leq 70^{\circ}C$		1	5	μV/°C	
Scale Factor Temperature Coefficient	$V_{in}$ = +2V 0° ≤ T <sub>A</sub> ≤ 70°C (ext. ref. 0 ppm/°C)		3	15	ppm/°C	

(1) Tested in 3½ digit (2,000 count) circuit shown in Fig. 1 clock frequency 20kHz.

# **CIRCUIT DESCRIPTION**

Figure 1 shows a typical circuit for a DVM. A minimum of external components is required since the chips have an onboard clock and a medium-quality (40ppm/°C) internal reference. The circuit also shows the switching required for two scale factors: 2.000V and 200.0mV full scale.

The system uses the time-proven dual-slope integration with all of its advantages, i.e., non-critical components, high rejection of noise and AC signals, non-critical clock frequency and true ratiometric readings. At the same time, it eliminates one of the basic disadvantages of dual-slope conversion: separate positive and negative reference sources. In this system, the negative reference is generated by charging the reference capacitor to the positive reference potential and then switching it into the circuit inverted when a negative reference is required. Due to the very low leakage and charge injection of the FET switches, the positive and negative references track each other to  $10\mu V$ over a wide temperature range. This assures a very small error between positive and negative scale factor and, thus, excellent linearity from (+) full-scale to (-) full-scale (.002% typical).

The measurement cycle for the 8052/7101 has three phases. These are auto-zero, integrate input, and integrate reference. At the end of a measurement the system automatically reverts to the auto-zero mode until a new measurement is initiated. If an over-load has not occurred in the previous measurement, 10 milliseconds of auto-zero is sufficient to null any offsets to  $10\mu$ V. At power on, or after an overload, 100 milliseconds is required to assure the auto-zero capacitor has charged to the correct value.

#### **Start Conversion**

Prior to conversion, the reset-start input must be held low to inhibit conversion (during auto-zero). Conversion is

initiated by a positive transition on the start-reset line. (It must therefore return to the low state prior to completion of conversion in order to allow proper auto-zero function.) The positive transition generates a clear pulse which resets all internal logic (counters, etc.) and sets the clock enable, thus initiating the conversion sequence.

#### Integrate Input

During the first period, switch #4 is closed (all others open), applying the input potential to the buffer input. Since the amplifier offsets are stored on the auto-zero capacitor, the integrator's slope is determined solely by the input voltage. The input voltage is integrated for exactly 1000 counts, thus reaching an integrator output proportional to the integral of the input for a fixed time.

#### Integrate Reference

At the end of 1000 counts, switch #4 is opened, the polarity flip-flop is set, and the integrate reference period begins. Depending on the polarity, switch #5 or #6 is closed, connecting the buffer input to ground or 2Vref. This causes the integrator to ramp towards its quiescent (auto-zero) point with a slope proportional to  $+V_{ref}$  or  $-V_{ref}$ . When the integrator crosses its quiescent auto-zero point, the comparator changes state, causing the zero crossing detector to generate a conversion complete signal which inhibits the clock and loads the logic information into the output latches. Switch #5 (or #6) is opened, switches #1, #2, and #3 are closed, and the system returns to a quiescent autozero mode, awaiting the next initiate conversion signal. If 2000 counts are received prior to zero crossing, an out-ofrange signal is generated which sets the "out-of-range" output and resets the system.

Note 1: Internal reference out  $\simeq$  1.8V, reference input = 1,000 volts for 1.999 volt scale and 100mV for 199.9mV scale.

Note 2: External components shown are suggested for 3 readings/sec. Note 3: Parallel BCD outputs and other latched outputs are strobed at end of

conversion and retain data until completion of next conversion. Note 4: Start/Reset should remain Low during Auto-Zero. Conversion is

initiated by a positive pulse on start pin. (minimum width 100nsec). Note 5: Component values  $\pm 20\%$  typ.



FIGURE 1.3½ DIGIT A/D CONVERTER FUNCTIONAL DIAGRAM

#### 7101 Digital Processor Controls

Two pins are included on the 7101 that allow the user to externally control the gain of the converter. The first pin, "Internal Counter Override", if held high, will inhibit the carry pulse from the internal counter that switches the converter from signal integrate to reference integrate. As long as this input is high, the converter will remain in the signal integrate mode. At the same time, it enables the other pin, External Counter Input, to supply this transition pulse from external sources. One technique for changing the gain of the system would be to hold "Internal Counter Override" high through the first N carry pulses. This would increase the signal integrate time by a factor of N+1 and, thus, the sensitivity of the system by N+1. Since the number of suppressed pulses could be controlled digitally, the system could accomodate signals from ±2.000V to ±200.0mV (or lower, if time permits) without changing the external analog scale factor components. By using more complex external logic and both inputs, the user could digitally set offset (tare) and scale factor to convert voltages to physical units such as "degrees centigrade", "pounds", or "feet".

A "BUSY" pin is provided which permits interrogating the 8052/7101 to determine the status of the conversion. During the signal integrate and reference integrate periods, the "busy" line is high until the conversion is complete, at which time "busy" line goes low. This transition can be used to signal "new data available".

The "Apex" pin provides a digital signal which goes high during the reference integrate period.

"OUT-OF-RANGE" is indicated by a latched "low" on pin 23 for counts over 2000. The BCD digital values are "high" (true), except 1000 which is "low".

A positive polarity of the analog input signal is indicated by a "high" state at the output of the "polarity" latch on pin 22.



FIGURE 2.

The 7101 has an internal clock which requires a single capacitor between Pins 25 and 28 to operate. Figure 2 shows the typical capacitor value required to give the desired frequency.

During auto-zero, the clock is internally gated-off with Pin 28 high and Pin 25 low. When "start-reset" goes high, starting a measurement cycle, the clock starts counting with Pins 25 and 28 immediately changing phase. The counting continues until the end of the measurement cycle, at which time the clock is returned to its auto-zero condition.

In a typical application where visual readings are required, three readings per second is near the optimum speed. Faster readings make it difficult to resolve individual readings, while at slower rates the reader has to wait too long between measurements. In this application, 40% of the time (133mS) could be allocated to auto-zero and 60% (200mS) to signal and reference integrate. Since a measurement cycle consists of 3,000 clock pulses maximum, this dictates a clock frequency of 15kHz. Also, since the dual-slope technique of A/D conversion is not first-order dependent on clock frequency, the ±20% variation of clock frequency from unit-to-unit would result in no measurable error. However, in some applications, a more precise clock frequency would be desired. For instance, if precise rejection of 60Hz is required, the signal integrate phase (1,000 counts) would have to contain an integral number of 60Hz periods. For these applications, an external clock can be used by deleting the capacitor and connecting the external clock to Pin 25. However, if the clock is run asynchronously with start/reset, there will be one clock pulse of uncertainty in the integrate signal time, depending on where in the clock pulse period the start/reset went high. This will show up as one count of noise for signal near full-scale. This noise or jitter can be avoided by synchronizing the start/reset pulse to the negative-going edge of the external clock. Pin 33, Gated Clock Out, is a buffered output of the clock (internal or external) that is off (low) during auto-zero and in phase with Pin 25 during measurement.

#### **Component Selection**

Except for the reference voltage, none of the component values are first order important in determining the accuracy of the instrument. While this is undoubtedly an advantage of this approach, it does make the selection of nominal component values arbitrary at best. For instance, the reference capacitor and auto-zero capacitor are each shown as  $1.0\mu$ fd. These relatively large values are selected to give greater immunity to PC board leakage since much smaller capacitors are adequate for charge injection errors or leakage errors from the 8052/7101.

The ratio of integrating resistor and capacitor is selected to give 9-volt swing for full-scale inputs. This is a compromise between possibly saturating the integrator (at  $\pm 14V$ ) due to tolerance build-up between the resistor, capacitor, and clock and the errors a lower voltage swing could induce due to offsets referred to the output of the comparator. Again, the .22 $\mu$ fd value for the integrating capacitor is selected for PC board considerations alone since the very small leakage at the integrator input is nulled at auto-zero. A very important characteristic of the integrating capacitor is low dielectric absorption. A polypropylene capacitor gave excellent results. In fact, a good test for dielectric absorption is to use the capacitor in this circuit with the input tied to reference. This ratiometric condition should read 1.000 and any deviation . probably due to dielectric absorption. In this ratiometric condition, a polycarbonate capacitor contributed an error of approximately 0.8 digit, polystyrene about 0.3 digit, and polypropylene less than 0.05 digit. The increased T.C. of polypropylene is of no consequence in this circuit. The dielectric absorption of the reference capacitor and auto-zero capacitor are only important at power on or when the circuit is recovering from an overload. Thus, smaller or cheaper capacitors can be used here if accurate readings are not required for the first few seconds of recovery.

The back-to-back diodes on the comparator output are recommended in the 200.0mV range to reduce the noise effects. In the normal operating mode, they offer a high impedance and long integrating time constant to any noise pulses charging the auto-zero capacitor. At start-up or recovery from an overload, their impedance is low to large signals so the capacitor can be charged in one auto-zero cycle. If only the 2.000V range is used, a 100k resistor in place of the back-to-back diodes is adequate for noise effects.

#### Maximum Clock Frequency

The maximum conversion rate of most dual-slope A/D converters is limited by the frequency response of the comparator. Even though the comparator in this circuit is all NPN with an open loop gain-bandwidth product of 300MHz, it is no exception. The comparator output follows the integrator ramp with a  $3\mu$ S delay. At a clock frequency of 160kHz ( $6\mu$ S period), half of the first reference integrate period is lost in delay. This means that the

meter reading will change from 0 to 1 with  $50\mu$ V in, 1 to 2 with  $150\mu$ V, 2 to 3 at  $250\mu$ V, etc. This transition at midpoint is considered desirable by most users. However, if the clock frequency is increased appreciably above this, the instrument will flash 1 on noise peaks even when the input is shorted.

Some circuits use positive feedback or a latch to solve the delay problem. However, unless the comparator voltage swing, the comparator gain, and the integrator gain are carefully controlled, this circuit can generate **anticipation** errors that greatly exceed the  $3\mu$ S delay error. Also, it is very susceptible to noise spikes. A more controlled approach for extending the conversion rate is the use of a small resistor in the integrator feedback loop. This feeds a small pulse to the comparator to get it moving quickly and partially compensate for its delay.

The minimum clock frequency is established by leakage on the auto-zero and reference capacitor. With most devices, measurement cycles as long as 10 seconds gave no measurable leakage error.

# APPLICATIONS

#### 8052/7101 31/2 Digit LCD DPM/DVM

Figure 3 illustrates an application where the 8052/7101 interfaces with a Liquid Crystal Display. The CD4054 and CD4055s are Liquid Crystal Display Drivers (4-segment and 7-segment, respectively) which provide the level shifting (up to  $30V_{p-p}$  at  $V_{DD}-V_{EE} = 15V$ ) necessary to drive the LCD. Overrange is indicated by a special character. If blanking of any part of the display is required on overload,

Pin 23 (7101) can be used to drive Pin 7 on those display drivers via an inverter and level shift such as CD4009 or 74C903 or another CD4054. Display applications requiring a plus sign rather than a blank indication for positive analog input levels (i.e., +1.999 versus 1.999) need to invert the "polarity" logic output level which is normally high for positive analog input signals.



#### 8052/7101/6100/6101 Set

The circuit in Figure 4 interfaces the 8052/7101 A-to-D converter chip set to an IM6100<sup>\*</sup> microprocessor, using the 6101<sup>\*</sup> Parallel Interface Element. Hex Tri-state Buffers (e.g., MM80C95<sup>\*</sup>) are used to control bus access from the 7101 during read operations.

Conversion is initiated by activating the WRITE 1 line (positive going). The converter pair will then convert the analog input to digital form, and latch the data in the 7101. The busy line will go low as the conversion ends, and this transition is sensed by the SENSE 1 line, triggering an interrupt. The interrupt routine should read the 12-line data word, and then the polarity,  $\overline{1000}$  and out-of-range lines.

Sufficient time must be allowed for the auto-zero loop to settle before retriggering a conversion. Ten milliseconds of

auto-zero is sufficient to null any offsets to 10 microvolts. At power-on or after an overload, 100 milliseconds is required to assure the auto-zero capacitor has charged to the correct value. This time delay may be implemented conveniently using the IM6102 (Memory Extender/Time Delay Device).

Some skeletal service routines for this connection are given on page 7 and 8.

\*References:

Intersil IM6100 CMOS 12-bit Microprocessor Intersil IM6101 Parallel Interface Element National MM80C95 Hex CMOS Tri-State Buffers



#### 8052/7101/6100/6101 APPLICATION PROGRAM

A possible set-up and service routine for the connection is given below.

/ASSUME PIE SELECT IS SET TO 54, INTERRUPT VECTOR TO 2000 (OCTAL)

/INITIALIZE ROUTINE: SET-UP FOR NO INTERRUPT

3

1200	7200		CLA	
1201	1240		TAD SSCRA	
1202	6545		WCRA 54	/SET-UP CONTROL REGISTER A
1203	7200		CLA	
1204	1241		TAD SSCRB	
1205	6555		WCRB 54	/SET-UP CONTROL REGISTER B
1206	7200		CLA	
1207	1242		TAD SSVV	
1210	6556		WVR 54	/SET-UP VECTOR REGISTER
1220	0000	CONVERT	Ø	
1220	1040	CONVENT,		ANTIALE CONVERSION SOBROOTINE
1221	1243		TAD SOCKAT	6

8052/7101/	6100/6101	APPLICATION	PROGRAM (CON'T)	
1222	6545		WCRA 54	/SET-UP CONTROL REGISTER A
1223	6541		WRITE1 54	/THE WRITE PULSE STARTS CONVERSION
1224	5620		JMP I CONVERT	/RETURN
1240	0040	SSCRA,	0040	/WP 1 SET HI, IE1 SET LO
1241	0000	SCRRB,	0000	/SL1, SP1 SET LP, NEGATIVE EDGE SENSE
1242	2000	SSVV,	2000	/VECTOR ADDRESS
1243	0041	SSCRAI,	0041	/WPI SET HI, IE1 SET HI
0000	0000	INTRPT,	Ø	/ENTRY POINT FOR INTERRUPT
0001	6002		IOF	/DISABLE INTERRUPT, JUMP TO VECTOR ADDRESS
0140	0000	AD1,	Ø	/FIRST WORD OF DATA
0141	0000	AD2,	Ø	/SECOND WORD OF DATA
0160	0000	TEMP1,	Ø	/TEMPORARY STORAGE
2000	5210	VV,	JMP ATOD	JUMP TO SERVICE POINT
2010	3160	ATOD,	DCA TEMP1	/SAVE AC
2011	6540		READ1 54	/READ BCD LINES
2012	3140		DCA AD1	/AND STORE
2013	6550		READ2 54	/READ POLARITY, 1000, AND OVERRANGE
2014	7040		CMA	/COMPLEMENT TO THE TRUE
2015	3141		DCA AD2	/AND STORE
1	· · · ·	<u> </u>		/ANY OTHER WORK
2020	1160		TAD TEMP1	/RESTORE AC
2021	6001		ION	/RESTORE INTERRUPT
2022	5400		JMP I INTRPT	/RETURN

PACKAGE DIMENSIONS

14 Pin Plastic Dual-In-Line Package



40 Pin Plastic Dual-In-Line Package



40 Pin Ceramic Dual-In-Line Package



# **PRECISION PAIR FOR A-D CONVERTERS**

# 4½ DIGIT PAIR 8052A/7103A 3½ DIGIT PAIR 8052/7103

# FEATURES

8052

7103

7103

- Accuracy guaranteed to ±1 count over entire ±20,000 counts (8052A/7103A)
- Guaranteed zero reading for 0 volts input
- 5pA input current typical
- True polarity at zero count for precise null detection
- Single reference voltage required
- Over-range and under-range signals available for autoranging capability
- All outputs TTL compatible
- Medium quality reference (40ppm typical) on board
- Blinking display gives visual indication of over-range
- Six auxillary inputs/outputs are available for interfacing to UARTS, Microprocessors or other complex circuitry

#### GENERAL DESCRIPTION

The 8052A/7103A with its multiplexed BCD outputs and digit drivers is ideally suited for the visual display DVM/ DPM market. Accuracy is outstanding with performance like: 5pA input leakage, auto-zero to  $10\mu V$  with less than  $1\mu$ V/°C drift; linearity of 0.002%; scale factor temperature coefficients of  $3ppm/^{\circ}C$  (with external reference). The system uses the time-proven dual-slope integration with all its advantages, i.e., non-critical components, high rejection of noise and a-c signals, non-critical clock frequency, almost perfect differential linearity and true ratiometric readings. At the same time it has reduced or eliminated many of the sources of error that have limited dual-slope accuracy. With the 8052A/7103A pairs, critical board layout is no longer required to give low charge injection by the switches and elaborate ground planes are not necessary to keep clock pulse transients out of the comparator circuit.

The 8052/7103 (3½ digit pair) features conversion rates from 1 measurement every 10 seconds to 30/second, making them ideally suited for a wide variety of applications.



	5				-	
0°C to 70°C	14 pin plastic DIP	ICL8052CPD	8052A	0°C to 70°C	14 pin plastic DIP	ICL8052ACPD
$0^{\circ}$ C to $70^{\circ}$ C	14 pin ceramic DIP	ICL8052CDD	8052A	0°C to 70°C	14 pin ceramic DIP	ICL8052ACDD
$0^{\circ}$ C to $70^{\circ}$ C	28 pin plastic DIP	ICL7103CPI	7103A	0°C to 70°C	28 pin plastic DIP	ICL7103ACPI
$0^{\circ}C$ to $70^{\circ}C$	28 pin ceramic DIP	ICL7103CDI	7103A	0°C to 70°C	28 pin ceramic DIP	ICL7103ACDI

# ABSOLUTE MAXIMUM RATINGS

Power Dissipation (Note 1)	500 mW	Operating Temperatu	re	$0^{\circ}$ C to $+70^{\circ}$ C		
Storage Temperature	–65°C to +150°C	Lead Temperature (Se	oldering, 60 Sec.)	300°C		
8052, 8052A			7103, 7103A			
Supply Voltage	±18V	Source Current (I <sub>s</sub> )		100 mA		
Differential Input Voltage	±30V	Drain Current (I <sub>D</sub> )		100 mA		
Input Voltage (Note 2)	±15V	Digital Inputs		5 mA		
Output Short Circuit Duration,		V <sup>+</sup> to V <sup>-</sup>		25V		
All Outputs (Note 3)	Indefinite	Digital Input to V <sup>+</sup>		V <sup></sup> to V <sup>+</sup>		
		Digital Input to V $^-$		$V^+$ to $V^-$		

Note 1: Dissipation rating assumes device is mounted with all leads welded or soldered to printed circuit board in ambient temperature below +70°C. For higher temperatures, derate 10mW/°C. Note 2: For supply voltages less than  $\pm 15V$ , the absolute maximum input voltage is equal to the supply voltage.

**Note 3:** Short circuit may be to ground or either supply. Rating applies to  $+70^{\circ}$ C ambient temperature.

# SYSTEM ELECTRICAL CHARACTERISTICS

 $(V_{++} = +15V, V_{+} = +5V, V_{-} = -15V$  Clock Frequency Set for 3 Reading/Sec)

		8052/7103 <sup>(1)</sup>			80!	52A/7103A	(2)	
CHARACTERISTICS	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
Zero Input Reading	V <sub>in</sub> = 0.0V Full Scale = 2.000V	-0.000	±0.000	+0.000	-0.0000	±0.0000	+0.0000	Digital Reading
Ratiometric Reading (3)	V <sub>in</sub> ≡ V <sub>Ref.</sub> Full Scale = 2.000V	+0.999	+1.000	+1.001	+0.9999	+1.0000	+1.0001	Digital Reading
Linearity over ± Full Scale					a a sta			Digital
(error of reading from	$-2V \le V_{in} \le +2V$		0.2	1		0.5	1 -	Count
best straight line)	States and the					The second	1.00	Error
Differential Linearity								
(difference between worse	$-2V \leq V_{in} \leq +2V$		01			.01		I SB
case step of adjacent counts	2		.01			.01		
and ideal step								
Rollover error (Difference in								Digital
reading for equal positive &	$-V_{in} = +V_{in} \approx 2V$		0.2	1		0.5	1	Count
negative voltage near full	vin vin - 2.v		0.2			0.5	• •	Error
scale)								
Noise (P-P value not	$V_{in} = 0V$							
exceeded 95% of time)	Full scale = 200.0mV		20				4	μV
	Full scale = 2.000V		50			30		
Leakage Current at Input	V <sub>in</sub> = 0V		5	30		3	10	pА
Zero Reading Drift	$V_{in} = 0V$ $0^{\circ} \leq T_A \leq 70^{\circ}C$		1	5		0.5	2	µV/°C
Scale Factor Temperature Coefficient	$V_{in} = +2V$ $0 \le T_A \le 70^{\circ}C$ (ext. ref. 0 ppm/°C)		3	15		2	5	ppm/°C

(1) Tested in 3½ digit (2,000 count) circuit shown in Fig. 3 clock frequency 12 kHz. Pin 2 7103 connected to Gnd.

(2) Tested in 4½ digit (20,000 count) circuit shown in Fig. 3 clock frequency 120 kHz. Pin 2 7103A open.

(3) Tested with a low dielectric absorbtion integrating capacitor. See Component Selection Section.

		8052				8052A		LINUTO
CHARACTERISTICS	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
	EACH OPERA	TIONAL	AMPLIF	IER				
Input Offset Voltage	V <sub>CM</sub> = 0V		20	50		20	50	mV
Input Current (either input)	VCM = 0V		5	50		2	10	pА
Common-Mode Rejection Ratio	V <sub>CM</sub> = ±10V	70	90	(	70	90		dB
Non-Linear Component of Common- Mode Rejection Ratio <sup>*</sup>	$V_{CM} = \pm 2V$		110			110		
Large Signal Voltage Gain	$R_L = 10k\Omega$	20,000			20,000			V/V
Slew Rate			6			6		V/µs
Unity Gain Bandwidth			1			1		MHz
Output Short-Circuit Current			20	100		20	100	mA
	COMPARA	TOR AM	PLIFIER	ł				
Small-signal Voltage Gain	RL = 30kΩ		4000					V/V
Positive Output Voltage Swing		+12	+13		+12	+13		V
Negative Output Voltage Swing		-2.0	-2.6		-2.0	-2.6		V
	VOLTAG	SE REFER	RENCE					
Output Voltage		1.5	1.75	2.0	1.60	1.75	1.90	V
Output Resistance			5			5		ohms
Temperature Coefficient			50			40		ppm/°0
······································				· · · · · · · · · · · · · · · · · · ·				

\*This is the only component that causes error in dual-slope converter.

# 7103 AND 7103A ELECTRICAL CHARACTERISTICS (V<sup>+</sup> = +5.0, V<sup>-</sup> = -15V, Ta = $25^{\circ}C$ )

	PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
I N P	Clock In, Run/Hold, 4½/3½	l <sub>inL</sub> linH	V <sub>in</sub> = 0 V <sub>in</sub> = +5V		.2 .1	.6 10	mA μA
U T S	Comp. In	linL linH	V <sub>in</sub> = 0 V <sub>in</sub> = +5V		.1 .1	10 10	μΑ μΑ
0	All Outputs	VOL	IOL = 1.6ma		.25	.40	v
Т	B <sub>1</sub> , B <sub>2</sub> , B <sub>4</sub> , B <sub>8</sub> D <sub>1</sub> , D <sub>2</sub> , D <sub>3</sub> , D <sub>4</sub> , D <sub>5</sub>	∨он	I <sub>OH</sub> =1mA	2.4	4.2		V
P U T S	Busy, Strobe, Over-range, Under-range Polarity	∨он	I <sub>OH</sub> = -10μA	4.9	4.99		V
S W I T C H	Switches 1, 3, 4, 5, 6 Switch 2 Switch Leakage (All)	RDS ON RDS ON ID OFF		1200	400		Ω Ω pA
S U P L Y	+5V Supply Current –15V Supply Current	ICC+			20 4	30 6	mA mA

# THEORY OF OPERATION

Figure 1 shows a function diagram for an A/D converter using the 8052/7103 pair. In this circuit, each measurement cycle is divided into four equal parts. The first part, phase 1, is the auto-zero cycle. The switch driver decoder recognizes this state and turns on hex switches number 1, 2, and 3. Switches 1 and 2 impress a voltage equal to VREF across the reference capacitor. Switch 3 closes a loop around the integrator and comparator. The purpose of this loop is to charge up the auto-zero capacitor until the integrator output does not change with time. During the second part, Phase 2, switches 1, 2 and 3 are opened and switch 4 is closed. If the input voltage is zero, the buffer, integrator and comparator will see the same voltages that existed in the previous state. Thus, the integrator output will not change but will remain stationary during the entire signalintegrate cycle. If VIN is not equal to zero, an unbalanced condition exists compared to the auto-zero cycle and the integrator will generate a ramp whose slope is proportional to VIN. At the end of this cycle, the sign of the ramp is latched into the polarity F/F. The final part, reference integrate, includes phases 3 & 4. The switch driver decoder uses the output of the polarity F/F in deciding whether to close switch 5 or 6. If the input signal was positive, switch 6 is closed and a voltage which is VRFF more negative than during auto-zero is impressed on the buffer input. If the input signal was negative switch 5 is closed and a voltage which is VREF more positive than during autozero is impressed on the buffer input. Thus, the reference capacitor generates the equivalent of a (+) reference or a (-) reference from the single reference voltage with negligible error. The reference voltage returns the output of the integrator to zero. The time, or number of counts, required to do this is porportional to the input voltage. Since the reference cycle can be twice as long as the signal integrate cycle, the input voltage required to give a full scale reading  $\equiv 2 V_{RFF}$ . The circuit, as described to this point, is not new to this application. It has been used successfully for several years. However, this system makes three major contributions to the accuracy of this circuit. These are: (1) low charge injection, (2) junction FET op amp, and (3) zero-crossing flip-flop.

#### 1. Low Charge Injection.

During auto-zero, there is no problem in charging the capacitors to the correct voltage. The problem is getting the switches off without changing this voltage. As the gate is driven off, the gate-to-drain capacitance of the switch injects a charge on the reference or auto-zero capacitor, changing its voltage. The designer, using discrete components, is forced into critical board layouts where charges of opposite polarity are injected to compensate or neutralize the driver injection. This balance will be upset by any unit-to-unit variation of switch capacitance so at best the final design is a compromise. In the 8052/7103 the critical layout has been done on the semiconductor chip and need not concern the user. Also, since a silicon-gate process is used for the switches,

the unit-to-unit variation is extremely low. The net result is to give an error due to charge injection that is so low it is difficult to measure; but certainly less than  $5\mu$ V referred to the input.

#### 2. Junction FET Op Amps.

Both the buffer and integrator use junction FET inputs in a guarded circuit that reduces the voltage across the FET to 3 or 4 volts. At this voltage level, input leakage currents of 2 pA are typical. For typical component values 2 pA leakage contributes less than  $2\mu$ V of error to the circuit. In theory, MOS FET's would contribute less leakage but their increased noise would more than swamp out any improvement.

#### 3. Zero-Crossing Flip Flop.

The problem that the zero-crossing flip-flop is designed to solve is shown in figure 2.



# FIGURE 2. INTEGRATOR OUTPUT NEAR ZERO-CROSSING

The integrator output is approaching the zero-crossing point where the clock will be stopped and the reading displayed. The clock pulse feedthrough superimposed upon this ramp will cause a false reading by stopping the count prematurely. For a 20,000 count instrument, the ramp is changing approximately 0.50mV per clock pulse (10 volt max integrator output divided by 20,000 counts). The clock pulses have to be less than  $100\mu V$  peak to avoid causing significant errors. The circuit layout to achieve this can be time consuming at best and impossible at worst. The suggested circuit gets around this problem by feeding the zero-crossing information into a flip-flop instead of using it directly. The flip-flop interrogates the data once every clock pulse after the transients of the previous clock pulse and half-clock pulse have died down. Any false zerocrossing caused by clock pulses are not recognized. Of course, the flip-flop delays the true zero-crossing by one count in every instance. If a correction was not made, the display would always be one count too high. The correction is to disable the counter for one clock pulse at the beginning of phase 3. This one count delay compensates for the delay of the zero-crossing flip-flop and allows the correct number to be latched into the display. Similarly, a one count delay at the beginning of phase 1 gives an overload display of 0000 instead of 0001. No delay occurs during phase 2 so that true ratiometric readings are possible.

#### **APPLICATIONS**

#### Specific Circuits Using the 8052A/7103A

Figure 3 shows the complete circuit for a  $4\frac{1}{2}$  digit (±2.000V) full scale) A/D with LED readout using the internal reference of the 8052A. If an external reference is used, the reference supply (pin 7) should be connected to ground and the 300pF reference cap deleted. The circuit also shows a typical R-C input filter. Depending on the application, the time-constant of this filter can be made faster, slower or the filter deleted completely. The  $\frac{1}{2}$  digit LED is driven off of the 7 segment decoder with a zero reading blanked by connecting a D5 signal to RBI input of the decoder.

A voltage translation network is connected between the comparator output of the 8052A and the auto-zero input of the 7103A. The purpose of this network is to assure that, during auto-zero, the output of the comparator is at or near the threshold of the 7103A logic (+2.5V) while the auto-cap is being charged to  $V_{REF}$  (+1.0 volts for a 2.000V instrument). Otherwise, even with zero volts in,

some reference integrate period would be required to drive the comparator output to the threshold level. This would show up as an equivalent offset error. Once the divider network has been selected, the unit-to-unit variation should contribute less than a tenth of a count error. A second feature of the network is that it holds the source of switch 3 to  $\approx$  +4V during the integrate and deintegrate cycles of positive input voltages. During this time, the comparator output is clamped by an internal diode on the 7103A to  $\approx$  +5.7 volts. Since the gate of switch 3 is at +5 volts for this off condition, the +1 volt Vgs of the FET assures the switch is off to the 1 or 2 pA leakage level. Finally, the back-to-back diodes are used to lower noise. In the normal operating mode they offer a high impedance and long integrating time constant to any noise pulses charging the auto-zero cap. At startup or recovery from an overload, their impedance is low to large signals so that the cap can be charged up in one auto-zero cycle.



#### FIGURE 3. 8052A/7103A 41/2 DIGIT A-D CONVERTER

#### **Component Selection**

Except for the Reference Voltage, none of the component values are first-order important in determining the accuracy of the instrument. While this is undoubtedly an advantage of this approach, it does make the selection of nominal component values arbitrary at best. For instance the reference capacitor and auto-zero capacitor are each shown as  $1.0\mu$ F. These relative large values are selected to give greater immunity to PC board leakage since smaller capacitors are adequate for charge injection errors or leakage errors from the 8052/7103. The ratio of integrating resistor and capacitor is selected to give 9 volt swing for full scale inputs. This is a compromise between possibly saturating the integrator (at ±14 volts) due to tolerance build-up between the resistor, capacitor and clock and the errors a lower voltage swing could induce due to offsets referred to the output of the comparator. Again the .22 $\mu$ F value for the integrating cap is selected for PC considerations alone since the very small leakage at the integrator input is nulled at auto-zero. A very important characteristic of the integrating cap is low dielectric absorption. A polypropylene cap gave excellent results in the application. In fact a good test for dielectric absorption is to test the subject cap in this circuit with the input tied to reference. This ratiometric condition should read 1.0000 and any deviation is probably due to dielectric absorption. In this test poly-carbonate caps typically read .9992, polystyrene, .9997 and polypropylene, 1.0000. The increased temperature coefficient of polypropylene is of no consequence in this circuit. The dielectric absorption of the reference cap and auto-zero cap are only important at power-on or when the circuit is recovering from an overload. Thus, smaller or cheaper caps can be used here if accurate readings are not required for the first few seconds of recovery.

#### Max Clock Frequency

The maximum conversion rate of most dual-slope A-D converters is limited by the frequency response of the comparator. Even though the comparator in this circuit is all NPN with an open-loop gain-bandwidth product of 300MHz, it is no exception. The comparator output follows the integrator ramp with a  $3\mu$ S delay. At a clock frequency of 160kHz ( $6\mu$ S period) half of the first reference integrate period is lost in delay. This means that the meter reading will change from 0 to 1 with  $50\mu$ V in, 1 to 2 with  $150\mu$ V, 2 to 3 at  $250\mu$ V, etc. This transition at midpoint is considered desirable by most users. However, if the clock frequency is increased appreciably above this, the instrument will flash "1" on noise peaks even when the input is shorted.

For many dedicated applications where the input signal is always one polarity, the delay of the comparator need not be a limitation. Since the non-linearity and noise do not increase substantially with frequency, up to 500kHz clock rate may be used. For a fixed clock frequency, the extra count or counts caused by comparator delay will be a constant and can be subtracted out digitally.

The minimum clock frequency is established by leakage on the auto-zero and reference cap. With most devices, measurement cycles as long as 10 seconds give no measurable leakage error.

# **AUXILIARY INPUTS/OUTPUTS**

The 7103 and 7103A include several pins that allow them to operate conveniently in more sophisticated systems. These include:

**1.**  $4\frac{1}{2}/3\frac{1}{2}$  (Pin 2). When high (or open) the internal counter operates as a full  $4\frac{1}{2}$  decade counter with a complete measurement cycle requiring 40,000 counts. When held low, the least significant decade is cleared and the clock is fed directly into the next decade. A measurement cycle now requires only 4000 clock pulses. All 5 digit drivers are active in either case with each digit lasting 200 counts with pin 2 high ( $4\frac{1}{2}$  digit) and 20 counts for pin 2 low ( $3\frac{1}{2}$  digit). The only difference between 7103A and 7103 is that they were tested with this pin high and low respectively. Actually, most 7103 will operate satisfactorily in a  $4\frac{1}{2}$  digit application. They simply have not received the more complex testing required to prove it.

2. Run/Hold (Pin 4). When high (or open) the A/D will free-run with equally spaced measurement cycles every 40,000/4,000 clock pulses. If taken low, the converter will continue the full measurement cycle that it is in and then hold this reading as long as pin 4 is held low. A short positive pulse (greater than 300ns) will now initiate a new measurement cycle beginning with 10,000/1,000 counts of auto zero. Of course if the pulse occurs before the full measurement cycle (40,000/4,000 counts) is completed, it will not be recognized and the converter will simply complete the measurement it is in. An external indication that a full

measurement cycle has been completed is that the first strobe pulse (see below) will occur 100/10 counts after the end of this cycle. Thus, if Run/Hold is low and has been low for at least 100/10 counts, the converter is holding and ready to start a new measurement when pulsed high.

3. Strobe (Pin 18). This is a negative going output pulse that aids in transferring the BCD data to external latches, UARTs or microprocessors. There are 5 negative going Strobe pulses that occur in the center of each of the digit drive pulses and occur once and only once for each measurement cycle starting 100/10 pulses after the end of the full measurement cycle. Digit 5 (MSD) goes high at the end of the measurement cycle and stays on for 200/20 counts. In the center of this digit pulse (to avoid race conditions between changing BCD and digit drives) the first Strobe pulse goes negative for 1/2 clock pulse width. Similarly, after 200/20 clock pulses, digit 4 goes high and 100/10 pulses later the Strobe goes negative for the second time. This continues through digit 1 (LSD) when the fifth and last Strobe pulse is sent. The digit drive will continue to scan (unless the previous signal was over-range) but no additional Strobe pulses will be sent until a new measurement is available.



**4. Busy (Pin 28).** Busy goes high at the beginning of signal integrate and stays high until the first clock pulse after zero-crossing (or after end of measurement in the case of an over-range). The internal latches are enabled (i.e., transferred during the first clock pulse after busy and are latched at the end of this clock pulse. The circuit automatically reverts to auto-zero when not BUSY so it may also be considered a  $\overline{A-Z}$  signal. A very simple means for transmitting the data down a single wire pair from a remote location would be to AND BUSY with clock and subtract 10,001/1,001 counts from the number of pulses received (as mentioned previously there is one NO count pulse in each reference integrate (cycle).

**5.** Over-range (Pin 14). This pin goes positive when the input signal exceeds the range (20,000/2,000) of the converter. The output F-F is set at the end of Busy and is reset to zero at the beginning of Reference integrate in the next measurement cycle.

6. Under-range (Pin 13). This pin goes positive when the reading is 9% of range or less. The output F-F is set at the end of busy (if the new reading is 1800/180 or less) and is reset at the beginning of signal integrate of the next reading.

7. Polarity (Pin 3). This pin is positive for a positive input signal. It is valid even for a zero reading. In other words, +0000 means the signal is positive but less than the least significant bit. The converter can be used as a null detector by forcing equal (+) and (-) readings. The null at this point should be less than 0.1 LSB. This output becomes valid at the beginning of reference integrate and remains correct until it is re-validated for the next measurement.

8. Digit Drives (Pins 19, 24, 25, 26 and 27). The digit drives are a positive going signal that each last for 200/20 clock pulses. The scan sequence is  $D_5$  (MSD), D4, D3, D2 and D1 (LSD). All five digits are scanned even when operating in the  $3\frac{1}{2}$  digit mode. The scan is continuous unless an over-range occurs. Then all digit drives are blanked from the end of the strobe sequence until the beginning of Reference Integrate when D5 will start the scan again. This gives a blinking display as a visual indication of over-range.

**9.** BCD (pins 20, 21, 22 and 23). The Binary coded Decimal bits B<sub>8</sub>, B<sub>4</sub>, B<sub>2</sub> and B<sub>1</sub> are positive logic signals that go on simultaneously with the digit driver.

# INTERFACING WITH UARTS AND MICROPROCESSORS

Figure 5 shows a very simple interface between a freerunning 8052A/7103A and a UART. The five Strobe pulses start the transmission of the five data words. The digit 5 word is 0000XXXX, digit 4 is 1000XXXX, digit 3 is 0100XXXX, etc. Also the polarity is transmitted indirectly by using it to drive the Even Parity Enable Pin (EPE). If EPE of the receiver is held low, a parity flag at the receiver can be decoded as a positive signal, no flag as negative.



FIGURE 5. SIMPLE 7103/7103A TO UART INTERFACE

A more complex arrangement is shown in Fig. 6. Here the UART can instruct the A/D to begin a measurement sequence by a word on RRI. The Busy signal resets the Data Ready Reset (DRR). Again Strobe starts the transmit sequence. A quad 2 input multiplexer is used to superimpose polarity, over-range, and under-range onto the D<sub>5</sub> word since in this instance it is known that  $B_2 = B_4 = B_8 = 0$ .



## FIGURE 6. COMPLEX 7103/7103A TO UART INTERFACE

Circuits for the 7103/7103A to interface directly with three popular microprocessors are shown in Figures 7, 8 and 9. The main differences in the circuits are that IM6100 with its 12 bit word capability can accept polarity, over-range, under-range, 4 bits of BCD and 5 digits simultaneously where the 8080 and the MC6800 with 8 bits words need to have polarity, over-range and under-range multiplexed onto the Digit 5 word — as in the UART circuits. In each case the microprocessor can instruct the A/D when to begin a measurement and when to hold this measurement.



# ABILITY REPORT

# DCMOS RAM RELIABILITY REPORT—IM6523, IM6508, IM6100

The purpose of this report is to present the reliability program to control and evaluate Intersil's Silicon Gate Complementary MOS Technology. Extensive reliability characterization has been performed on the following CMOS devices:

- 1. IM-6523, 256x1 Asynchronous RAM
- 2. IM-6508, 1024x1 Synchronous RAM
- 3. IM-6100, Microprocessor

# **RELIABILITY PROGRAM**

Intersil has an established program to qualify, monitor, and perform failure analysis on products, as required, to ensure a high standard of reliability for various applications.

During the design phase of a new product, Reliability determines and isolates failure modes by submitting samples from each processed run to accelerated evaluation tests. Once the failure mechanisms are identified, corrective action is initiated at processing, manufacturing, or final test to ensure reliability of product.

To monitor the effectiveness of instituted corrective action, Reliability receives samples from processed runs and submits these to extended life testing at elevated temperatures. All runs have lot traceability, and records maintained, which are kept on file providing complete historical data from processing to eventual extended life testing. Traceability to wafer run number is maintained throughout manufacturing.

All failures which occur during reliability evaluation are processed through Intersil's Failure Analysis Laboratory, which is equipped to perform electrical testing, bench test analysis, SEM, micromanipulator probing, optical inspection up to 1000X, microsectioning, and chemical analysis.

	INTERSIL 100% PROCESSING									
PROCESSING STEP	CONDITIONS	INTERSIL SPEC NO.	MIL-STD-883A							
Pre-Cap Visual	Class B	QAP-213	Method 2010.2							
Stabilization Bake	150°C 24 hr. Min.	FPS-107	Method 1008.1 Cond. C							
Temperature Cycle	- 65°C to + 150°C 10 Cycles	FPS-101	Method 1010.1 Cond. C							
Centrifuge	30,000G Y1* Axis	FPS-110	Method 2001.1 Cond. E							
Hermeticity										
Fine Leak	Helium 5 x 10 <sup>-7</sup> cc/sec	FPS-109	Method 1014.1 Cond. A or B							
Gross Leak	Fluorocarbon	FPS-104	Diethod 1014.1 Cond. C1							
Final Electrical			Per Applicable Spec.							

TARIFI

\* Packages to 24 leads (> 24 leads, 10.000G).

# **i38510 RELIABILITY PROGRAM**

Intersil's in-house reliability program, i38510, offers as standard processing SEM, positive traceability, MIL-STD-883 Level B processing and MIL-M-38510 controls (reference data sheet "i38510 Reliability Program," dated July, 1974).

# **MEAN-LIFE EVALUATION**

Mean-life evaluation is achieved by selecting random samples from finished goods on a periodic basis. These represent standard production parts, which passed all 100% inspections (table I) and Group A quality conformance. High temperature operating life tests are performed under accelerated conditions to reduce testing time and to speed up potential failure mechanisms. Failure analysis is routinely performed on all rejects to assure that results are pertinent and provide timely corrective action. Details of life test results are shown in Table II.

These tables consider the following two categories of failures:

#### Category 1: Operable Failure

These devices have characteristics which have changed according to our data sheet specifications, but still function normally. Category 2: Catastrophic Failure

Devices with catastrophic failures, which would fail to perform the expected logical functions.

DEVICE	vear of		SAMPLE	REJEC	DEVICE HRS.	
TYPE	mfg.	TEST	SIZE	CATASTROPHIC	OPERABLE	x 10 <sup>3</sup>
6523	1973	Op. Life + 125°C + 5V	201	0	0	236.0
6523	1974	Op. Life + 125°C + 5V	332	1	3	1,352.0
6523	1975	Op. Life + 125°C + 5V	94	0	0	93.0
6523		TOTAL	627	1	3	1,681.0
6508	1974	Op. Life + 125°C + 5V	36	0	0	69.0
6508	1975	Op. Life + 125°C + 5V	485	0	2	637.0
6508	1975	Op. Life + 125°C + 10V	37	0	0	67.0
6508	1975	Storage + 150°C	65	0	0	65.0
6508	1975	Dynamic Life				
		+ 125°C + 5V	25	0	0	25.0
6508		TOTAL	668	0	2	863.0
6100	1975	Op. Life + 125°C + 5V	30	0	1	57.0

TABLE II SUMMARY LIFE TEST/STORAGE DATA

TABLE III FAILURE RATE CALCULATIONS

	RE	JECTS	FOULV DEVICE HBS	F/R %/1K HRS @
DEVICE	<b>A</b> *	B**	@ + 55°C x 10 <sup>6</sup>	60% CONFIDENCE
6523	1		16.81	.012
6508	0		8.38	.011
6100	0		.57	.160
	1		25.76	.008
6523		4	16.81	.031
6508		2	8.38	.038
6100		1	.57	.350
		7	25.76	.033

\* A = Catastrophic

\*\*B = Catastrophic + Operable

The above calculations are based on the following:

1. 10:1 acceleration factor for + 125°C Op. Life and Storage Life @ + 150°C to + 55°C.

2. No weight given to infant mortalities (i.e. failures at or below 168 hours of test time).

3. Reference MIL-STD-690A. Graph for F/R at 60% confidence level.

It should be noted that of the 7 rejects shown, only one was catastrophic. Therefore, our failure rate of 0.008% at 60% confidence level should be used to represent actual field use at  $+55^{\circ}$ C.



The above curve represents the typical failure rate pattern which can be expected from any group of devices under test. It shows three major regions which concern the reliability engineer; infant mortality, random failures and wear out.

Each of the three areas of the curve have their own specific failure mechanisms and can be described as follows: a. **Ionic Contamination** (sodium ions, etc.)

This has been one of the more serious problems in MOS manufacturing. Generally, contamination is mobile positive charges trapped within the gate oxide causing a threshold voltage drift. N-Channel is more susceptible than P-Channel as the mobile ions are pushed into the gate region due to the direction of the electrostatic field (see Figure 2).



The ionic contamination phenomenon is detected during the infant mortality region by high temperature bias testing. Also, the silicon gate process allows the device to be subjected to high temperature gettering, which cleans the oxide and prevents further precaution, each wafer run is monitored for C-V drift by Quality Control.

#### b. Polarization

Polarization is another drift phenomenon which can occur if the gate oxide contains polarizable molecules. This problem is usually present if phosphorus glass is left in the gate region. Polarization is a wear out phenomenon with a strong dependence on temperature (i.e. the higher the temperature the sooner it will occur).

#### c. Microcracks

A random type failure mode is microcracks. This, as the name implies, is the formation of minute cracks in the aluminum metallization which usually occurs over a step. Microcracks can be prevented by contouring the steps before metal deposition (See Figure 3). This failure mode can be detected by thermal cycling or running the circuit under accelerated life conditions.

Quality Control performs in-line inspection of the metal system for microcracks using its scanning electron microscope (SEM).

- d. Oxide defects can cause dielectric breakdown in the MOS structures, which generally result in an electrical short. This failure mode is seen in both infant mortality and random areas of the reliability curve. Operating life test or high voltage stress test can be used to screen for this mechanism, which is mainly voltage sensitive.
- e. Packaging assembly problems such as bond wire breaking or failing to adhere to bonding pad, floating die, and improper sealing are all screenable using Intersil's 100% processing listed in Table I.

The curve shown in Figure 4 indicates our reliability status versus manufacturing time. It can be seen that we have significantly improved our overall reliability each year. This has been achieved by constant surveillance of our ultra-clean processing. Written procedures have been set-up, which are rigorously followed at each specific processing step.

Production and Quality Control carefully control and monitor phosphorus doping concentrations at intermediate and top side levels by C-V plotting taken daily. For each metallization run, our evaporators are checked for contamination by C-V plotting to ensure stability of threshold voltages.

# LIFE TEST RESULTS FAILURES AS A FUNCTION OF TIME

			°C TEMPERA-		FA	<b>NILUR</b>	ETIP	VIE PO	DINT	нои	RS
CIRCUIT	TEST	VOLTAGE	TURE	SAMPLE	168	500	1K	2K	3K	5K	10K
6523	Op. Life	5.0	125	43	0	0	1	0	0	0	0
6523	Op. Life	5.0	125	143	4	1	1	1	0	0	
6523	Op. Life	5.0	125	441	7	0	0	0	0		
6508	Op. Life	5.0	125	12	0	0	1	0	0	0	
6508	Op. Life	5.0	125	29	0	0	0	0	0		
6508	Op. Life	5.0	125	74	0	1	0	0			
6508	Op. Life	10.0	125	37	0	0	0	0			
6508	Op. Life	5.0	125	426	0	0	0				
6508	Storage		150	65	0	0	0				
6100	Op. Life	5.0	125	30	1	0	0	1			
				1,300	12	2	3	2	0	0	0
**FIGURE 4** 

# IM-6100 STATIC LIFE TEST CIRCUIT



# FRANCHISED DISTRIBUTORS

### ARIZONA

Liberty Electronics 3130 N. 27th Avenue Phoenix, AZ 85017 Tel: (602) 257-1272

R. V. Weatherford Co. 311 W. Earll Drive Phoenix, AZ 85017 Tel: (602) 272-7144 TWX: 910-951-0636

# CALIFORNIA

Elmar Electronics 2288 Charleston Road Mt. View, CA 94042 Tel: (415) 961-3611 TWX: 910-379-6561

Intermark Electronics Inc. 1020 Steward Drive Sunnyvale, CA 94086 Tel: (408) 738-1111 TWX: 910-339-9312

Liberty Electronics 124 Maryland St. El Segundo, CA 90245 Tel: (213) 322-8100 TWX: 910-348-7111

Liberty Electronics 8248 Mercury Court San Diego, CA 92111 Tel: (714) 565-9171 TWX: 910-335-1590

Schweber Electronics 3000 Red Hill Avenue Costa Mesa, CA 92626 Tel: (714) 556-3880 TWX: 910-595-1720

R. V. Weatherford Co. 1550 Babbitt Avenue Anaheim, CA 92805 Tel: (714) 547-0891 633-9633 TWX: 910-593-1334

R. V. Weatherford Co. 6921 San Fernando Road Glendale, CA 91201 Tel: (213) 849-3451 TWX: 910-498-2223

R. V. Weatherford Co. 1095 E. Third Street Pomona, CA 91766 Tel: (714) 623-1261 TWX: 910-581-3811

R. V. Weatherford Co. 7872 Raytheon Drive San Diego, CA 92111 Tel: (714) 278-7400 TWX: 910-335-1570

#### COLORADO

Century Electronics 8155 W. 48th Avenue Wheatridge, CO 80033 Tel: (303) 424-1985 TWX: 910-938-0393 Elmar Electronics 6777 E. 50th Avenue Commerce City, CO 80022 Tel: (303) 287-9611 TWX: 910-936-0770

R. V. Weatherford Co. 3905 Mariposa Street Englewood, CO 80110 Tel: (303) 761-5432 TWX: 910-933-0173

#### CONNECTICUT

Arrow Electronics 295 Treadwell Street Hamden, CT 06514 Tel: (203) 248-3801 TWX: 710-465-0780

Schweber Electronics Finance Drive Commerce Industrial Park Danbury, CT 06810 Tel: (203) 792-3500 TWX: 710-456-9405

### **FLORIDA**

Arrow Electronics 1001 NW 62nd Street Suite #402 Ft. Lauderdale, FL 33309 Tel: (305) 776-7790 TWX: 510-955-9456

Diplomat/Southland, Inc. 1771 N. Hercules Avenue Clearwater, FL 33515 Tel: (813) 443-4514 TWX: 810-866-0436

Schweber Electronics 2830 N. 28th Terrace Hollywood, FL 33020 Tel: (305) 927-0511 TWX: 510-954-0304

### GEORGIA

Schweber Electronics 4126 Pleasantdale Road Atlanta, GA 30340 Tel: (404) 449-9170

#### ILLINOIS

Schweber Electronics 1275 Brummel Avenue Elk Grove Village, IL 60007 Tel: (312) 593-2740 TWX: 910-222-3453

## INDIANA

Advent Electronics, Inc. 8505 Zionsville Road Indianapolis, IN 46268 Tel: (317) 297-4910 TWX: 810-341-3228

#### MARYLAND

Arrow Electronics 4801 Benson Avenue Baltimore, MD 21227 Tel: (301) 247-5200 TWX: 710-236-9005

Schweber Electronics 5640 Fisher Land Rockville, MD 20852 Tel: (301) 881-3300 TWX: 710-828-0536

### MASSACHUSETTS

Arrow Electronics 96D Commerce Way Woburn, MA 01801 Tel: (617) 933-8130

Kierulff Electronics, Inc. 13 Fortune Drive Billerica, MA 01821 Tel: (617) 667-8331 TWX: 710-390-1449

Schweber Electronics 213 Third Avenue Waltham, MA 02154 Tel: (617) 890-8484

#### MICHIGAN

Schweber Electronics 86 Executive Drive Troy, MI 48048 Tel: (313) 583-9242

Sheridan Sales 24543 Indoplex Drive Farmington, MI 48024 Tel: (313) 477-3800

# FRANCHISED DISTRIBUTORS

## MINNESOTA

Arrow Electronics 9700 Newton Avenue South Bloomington, MN 55431 Tel: (612) 887-6400 TWX: 910-576-3125

Schweber Electronics 7402 Washington Avenue South Eden Prairie, MN 55343 Tel: (612) 941-5280

#### NEW JERSEY

Arrow Electronics Pleasant Valley Avenue Moorestown, NJ 08057 Tel: (609) 235-1900 TWX: 710-897-0829

Diplomat/IPC, Corp. 490 South River Drive Totowa, NJ 07512 Tel: (201) 785-1830

Schweber Electronics 43 Belmont Drive Somerset, NJ 08873 Tel: (201) 469-6008

### NEW MEXICO

Century Electronics 121 Elizabeth NE Albuquerque, NM 87123 Tel: (505) 292-2700 TWX: 910-989-0625

## NEW YORK

Arrow Electronics 900 Broad Hollow Road Farmingdale, NY 11735 Tel: (516) 694-6800 TWX: 510-224-6494

Harvey Federal Electronics P.O. Box 1208 Binghamton, NY 13902 Tel: (607) 748-8211 TWX: 510-252-8093

Schweber Electronics 2 Townline Circle Rochester, NY 14623 Tel: (716) 461-4000

Schweber Electronics Jericho Turnpike Westbury, NY 11590 Tel: (516) 334-7474 TWX: 510-222-3660

### NORTH CAROLINA

#### RESCO

701 Georgetown Road Raleigh, NC 27608 Tel: (919) 832-2077 TWX: 510-928-0590

### OHIO

Arrow Electronics 3100 Plainfield Road Dayton, OH 45432 Tel: (513) 253-9176

Schweber Electronics 23880 Commerce Park Road Beachwood, OH 44122 Tel: (216) 464-2970

Sheridan Sales P.O. Box 37826 Cincinnati, OH 45222 Tel: (513) 761-5432 TWX: 810-461-2670

### PENNSYLVANIA

Schweber Electronics 101 Rock Road Horsham, PA 19044 Tel: (215) 441-0600

Sheridan Sales 1717 Penn Avenue Suite #5009 Pittsburgh, PA 15238 Tel: (215) 244-1640

### TEXAS

Schweber Electronics 14177 Proton Street Dallas, TX 75240 Tel: (214) 661-5010 TWX: 910-860-5493

Schweber Electronics 7420 Harwin Drive Houston, TX 77036 Tel: (713) 784-3600 TWX: 910-881-1109

R. V. Weatherford Co. 10836 Grissom Lane Dallas, TX 75229 Tel: (214) 243-1571 TWX: 910-860-5544

R. V. Weatherford Co. 3500 West T. C. Jester Houston, TX 77019 Tel: (713) 688-7406 TWX:910-881-6222

# UTAH

Century Electronics 2258 South 2700 West Salt Lake City, UT 84119 Tel: (801) 972-6969 TWX: 910-925-5698

#### WASHINGTON

1750 132nd Avenue N.E. Bellevue, WA 98005 Tel: (206) 453-8300 TWX: 910-443-2526

R. V. Weatherford Co. 541 Industry Drive Seattle, WA 98188 Tel- (206) 243-6340 TWX: 910-444-2270

#### WISCONSIN

Arrow Electronics 434 W. Rawson Avenue Oak Creek, WI 53514 Tel: (414) 764-6600 TWX: 910-262-1193

#### CANADA

R.A.E. Ind. Elect. Ltd. 1629 Main Street Vancouver, British Columbia Canada V6A 2W5 Tel: (604) 687-2621 TWX: 610-929-3065

Zentronics Ltd. 99 Norfinch Avenue Downsview, Ontario Canada M3N 1W8 Tel: (416) 635-2822 TLX: 02-21694

Zentronics Ltd. 8146 Montview Road Town of Mount Royal Montreal, Quebec Canada H4P 2L7 Tel: (514) 735-5361 TLX: 05-827535

Zentronics Ltd. 141 Catherine Street Ottawa, Ontario Canada K2P 1C3 Tel: (613) 238-6411 TLX: 053-3636

# FRANCHISED SALES REPRESENTATIVES

#### ALABAMA

K & E Associates, Inc. Suite 122 3313 Mem. Pkwy. SE Huntsville, AL 35801 Tel: (205) 883-9720 TLX: 59 44 21

### ARIZONA

Shefler-Kahn 2017 N. 7th Street Phoenix, AZ 85001 Tel: (602) 257-9015 TWX: 910-951-0659

#### CALIFORNIA

Daniels & Doty Sales Co. 5575 Magnatron Blvd. San Diego, CA 92111 Tel: (714) 560-6266

### COLORADO

Parker-Webster 8000 E. Girard Avenue Suite #209 Denver, CO 80231 Tel: (303) 751-2600 TWX: 910-935-0881

# FLORIDA

EIR, Inc. 400 E. Hwy. 436 Casselberry, FL 32707 Tel: (305) 830-9600 TWX: 810-853-9213

### ILLINOIS

Dekotech, Inc. 10001 W. Grand Avenue P.O. Box 306 Franklin Park, IL 60131 Tel: (312) 455-5100 TWX: 910-227-1761

### INDIANA

Delesa Sales Executive Office Park 2118 Inwood Dr., Suite #117 Ft. Wayne, IN 46805 Tel: (219) 483-9537 TWX: 810-332-1407

Delesa Sales 10026 E. 21st Street Indianapolis, IN 46229 Tel: (317) 894-3778

#### KANSAS

KEBCO P. O. Box 4805 Overland Park, KS 66204

#### MARYLAND

New Era Sales, Inc. Suite #407 Empire Towers 7300 Ritchie Highway Glen Burnie, MD 21061 Tel: (301) 768-6666

#### MICHIGAN

Giesting & Associates 18700 Farmingdale Avenue Livonia, MI 48152 Tel: (313) 477-6060

#### MISSISSIPPI

K & E Associates, Inc. Route 4, Box 70 Corinth, MS 38824 Tel: (601) 287-5369 TWX: 510-984-0766

#### MISSOURI

KEBCO 11722 Studt Lane St. Louis, MO 63141 Tel: (314) 569-2660

#### **NEW JERSEY**

Barrett Associates 140 Barclay Center Route 70 Cherry Hill, NJ 08034 Tel: (609) 429-1551 TWX: 710-896-0881

#### NEW MEXICO

Shefler-Kahn 10200 Menaul N.E. Albuquerque, NM 87112 Tel: (505) 296-0749

#### **NEW YORK**

Nycom, Inc. 10 Adler Drive East Syracuse, NY 13057 Tel: (315) 437-8343

Components Plus 40 Oser Avenue Hauppauge, NY 11787 Tel: (516) 231-9200

#### NORTH CAROLINA

B. T. Funderburk, Inc. 5933 Ponderosa Drive Raleigh, NC 27612 Tel: (919) 782-3493

### OHIO

Crest Comp Sales 8505 Tanglewood Avenue Chagrin Falls, OH 44022 Tel: (216) 543-9808

Giesting & Associates 3247 Donneybrook Lane Cincinnati, OH 45239 Tel: (513) 851-7800 TWX: 810-459-1611

Giesting & Associates 1900 Euclid Avenue Cleveland, OH 44115 Tel: (216) 621-4240

Giesting & Associates 249 Winding Way Dayton, OH 45429 Tel: (513) 293-4044

Giesting & Associates 570 South State Circle Galion, OH 44833 Tel: (419) 468-3737

#### OREGON

LD Electronics P.O. Box 626 Beaverton, OR 97005 Tel: (503) 649-8556, 649-6177 TWX: 910-467-8713

#### TEXAS

Southern State Marketing Inc. 13500 Midway, Suite #208 Dallas, TX 75240 Tel: (214) 387-2489

Southern State Marketing Inc. 6006 Bellaire, Suite #118 Houston, TX 77081 Tel: (713) 665-0991

### UTAH

Parker-Webster 3522 South 300 West Salt Lake, City, UT 84115 Tel: (801) 261-1058

#### WASHINGTON

LD Electronics 14506 N.E. 169th St. P.O. Box 663 Woodenville, WA 98072 Tel: (206) 485-7312

#### CANADA

Penryn Electronics Sales 2255 Candurand Street Montreal, Quebec Canada H2G 1Z6 Tel: (514) 279-4507

Penryn Electronics Sales 80 Bloor Street West Toronto, Ontario Canada M5S 2V1 Tel: (416) 923-9323

# **INTERSIL FIELD SALES OFFICES**

## **CALIFORNIA**

10710 Tantau Avenue Cupertino, California 95014 Tel: (408) 996-5000 TWX: 910-338-0171

20715 S. Avalon Blvd., Suite #370 Carson, California 90746 Tel: (213) 532-3544 TWX: 910-346-7636

# COLORADO

2 Parker Place, Suite 101 2600 South Parker Road Denver, Colorado 80232 Tel: (303) 750-7004

### **FLORIDA**

1001 N.W. 62nd Street, Suite #309 Fort Lauderdale, Florida 33309 Tel: (305) 772-4122 TWX: 510-955-9883

#### ILLINOIS

201 Ogden Avenue, Suite #230 Hinsdale, Illinois 60521 Tel: (312) 986-5303 TWX: 910-651-0859

### MASSACHUSETTS

2 Militia Drive, Suite 12 Lexington, Massachusetts 02173 Tel: (617) 861-6220 TWX: 710-326-0887

# MINNESOTA

6550 York Avenue, South, Suite #307 Minneapolis, Minnesota 55435 Tel: (612) 925-1844 TWX: 910-576-2780

# **NEW JERSEY**

560 Sylvan Avenue Englewood Cliffs, New Jersey 07632 Tel: (201) 567-5585 TWX: 710-991-9730

# OHIO

195 Byers Road Dayton, Ohio 45342 Tel: (513) 866-7328

### TEXAS

12820 Hillcrest Drive, Suite #118 Dallas, Texas 75230 Tel: (214) 387-0539 TWX: 910-860-5482

# CANADA

37 Haslemere Avenue Brampton, Ontario Canada L6W 2X3 Tel: (416) 457-1014



10710 N. Tantau Ave., Cupertino, Calif. 95014, (408) 996-5000, TWX 910-338-0228