

TM
PEEL
Software and Applications Handbook

# Table of Contents and Introduction 

## PEEL Device Software Overview

## Getting Started with the Software

A Step-By-Step Guide

## Application Primer and Examples

Appendix

ICT Sales Network

PEEL ${ }^{T M}$ and APEEL ${ }^{\text {TM }}$ are trademarks of International CMOS Technology Inc.
PAL® and PALASM® are registered trademarks of Monolithic Memories Inc
$G A L ®$ is a registered trademark of Lattice Semiconductor Corp.
$A B E L^{\text {TM }}$ is a trademark of Data I/O Corporation
CUPL ${ }^{\text {TM }}$ is a trademark of Assisted Technology
Wordstar $®$ is a registered trademark of MicroPro International Corporation

## PEEL ${ }^{\text {TM }}$ Software and Applications Handbook Copyright

This document is copyrighted. All rights are reserved. This document may not, in whole or in part, be copied, photocopied, reproduced, translated or reduced to any electronic medium or machine readable form without prior written consent from International CMOS Technology Inc.
©1989
International CMOS Technology Inc.
2125 Lundy Avenue
San Jose, CA 95131

## TABLE OF CONTENTS

### 1.0 Introduction

The PEEL Software and Applications Handbook ..... 1-1
2.0 Software Overview
The PEEL Device Software ..... 2-1
Key Features of the PEEL Device Software ..... 2-2
PEEL Device Development Process ..... 2-3
APEEL Logic Assembler ..... 2-5
JEDEC File Translator ..... 2-6
3.0 Getting Started with the Software
System Requirements ..... 3-1
Software Initialization ..... 3-2
The "Main Menu" ..... 3-4
4.0 A Step-by-Step Guide
Assemble/Simulate an APEEL File ..... 4-1
Translate a PLD File to a PEEL Device ..... 4-5
Translate a PLD File to a PEEL Device (from DOS) ..... 4-8
Read a JEDEC File from Disk ..... 4-11
Write (Save) a JEDEC File to Disk ..... 4-12
Download/Upload JEDEC File via COM Port ..... 4-13
Display/Print a Formatted PEEL JEDEC File ..... 4-15
Using the Built-in Editor ..... 4-17
Using the File/Directory Utilities ..... 4-19
Select New Drive, Directory or Mask ..... 4-21
Using the VT Emulator ..... 4-23
Using the Setup Utility ..... 4-25

### 5.0 APEEL ${ }^{\text {TM }}$ Language Reference

Using the APEEL ${ }^{\text {TM }}$ Logic Assembler ..... 5-1
Elements of the APEEL ${ }^{\text {TM }}$ Source File ..... 5-2
APEEL Syntax ..... 5-8
Creating New APEEL Source Files ..... 5-17
6.0 Application Primer and Examples
APEEL Applications Primer ..... 6-2
Basic Gates (18CV8) ..... 6-14
Basic Registers and Latches (18CV8) ..... 6.20
Clock Divider and Address Decoder (18CV8) ..... 6-24
Bus Programmable 8 to 1 Multiplexer (18CV8) ..... 6-28
Expandable 8-bit (or dual 4-bit)Comparator (18CV8) ..... 6-31
8-Bit Counter with Function Controls (18CV8) ..... 6-34
4-Bit Change-of-State Port with Interrupt (18CV8) ..... 6-38
8-Bit Loadable Up/Down Counter (22CV10) ..... 6-43
8-Bit Change-of-State Port with Interrupt (22CV10Z) ..... 6-49
16 to 4 Priority Encoder (173) ..... 6-55
8-Bit Greater-Than/Less-Than Magnitude Comparator (273) ..... 6-59
10-Bit Expandable Equality Comparator (273) ..... 6-63
Appendix
Appendix A: Editor Command Reference ..... A-1
Appendix B: Programming Support ..... B-1
Appendix C: PEEL Development System (PDS-1) ..... C-1
Appendix D: PEEL Device Logic Array Diagrams ..... D-1
ICT Sales Network

North American Sales Representatives
Distributor Network
World-wide Sales Representatives

### 1.0 Introduction

## The PEEL Software and Applications Handbook

Welcome to the PEEL Software and Applications Handbook from International CMOS Technology, Inc. (ICT). This handbook is designed to be used in conjunction with PEEL Device Software included on two floppy diskettes (System diskette and Applications diskette). PEEL Device data sheets may also be useful for reference. Please check to see if you have these items, if not, contact your local ICT sales representative listed in the last section of this manual.

Before using the software, read through chapter 2.0 of the handbook for an overview of the features and operation of the software. Once familiar with its operation, chapter 3.0 contains information for getting started with the software, including installation procedures. To assist in using the software quickly, chapter 4.0 offers a step-by-step guide for executing common functions.

For designing with the APEEL Logic Assembler, chapter 5.0 contains a complete language reference guide, and chapter 6.0 provides an APEEL applications primer as well as several application examples of APEEL source files that are included on the Applications Diskette. Additionally, the Appendix includes useful reference information for using the software and programming PEEL devices.

Please note that although this book deals exclusively with PEEL device software from ICT, PEEL designs can also be implemented using popular third party software products such as ABEL from Data I/O Corporation and CUPL from Logical Devices. Many of the examples and techniques covered in this book will serve as a useful reference when using these software packages with PEEL Devices.

We at ICT hope you find the PEEL Software and Applications Handbook a valuable tool for designing with the PEEL device family. Thank you for your interest in PEEL Devices.
-
I

### 2.0 Software Overview

## The PEEL Device Software

The PEEL Device Software provides a PC-based tool for designing with the PEEL Device family of Programmable, Electrically-Erasable Logic devices from International CMOS Technology, Inc. (ICT). Created to serve as a "personal PLD workstation", the PEEL software allows easy access to all operations, from initial design entry to program and test using the PEEL Development System (PDS-1, see appendix B) or by using third-party programmers via the serial port download utility.

The Software consists of:

- A System diskette which contains the PEEL system and installation files.
- An Applications diskette containing several APEEL example files, one PEEL Translator example file, and the PEEL Editor system files.

The software features described in this manual refer to software marked with version number V3.30 or greater

## Key Features of the PEEL Device Software

Key features include:

- APEELTM Boolean Logic Assembler
- Supports all advanced features of PEEL devices
- "PALASM®-like" sum-of-products equations
- "ABEL®-like" macro cell definitions
- Logic Simulation
- JEDEC file translators for sixty-nine Standard PLDs
- Built-in File Editor
- To edit source, JEDEC, or test-vector files
- Interacts with APEEL when assembly errors are found
- Upload/download JEDEC files via the serial port 1 or 2
- Video Terminal Emulator to control third-party programmers within the PEEL software environment
- Expandable and Accessable
- New features and devices supported with software updates
- No copy protection


## PEEL Device Development Process

The PEEL Device Software includes two unique tools for designing with PEEL devices:

- The APEEL Logic Assembler
- JEDEC File Translator

Figure 2-1 illustrates the PEEL development process using the APEEL Logic Assembler or the JEDEC file translator.

The APEEL Logic Assembler can be used to create new designs specifically for PEEL devices. The software includes a screen editor for entering and editing your design files. APEEL software then assembles the design file and creates a JEDEC file which can be used to program PEEL devices.

The JEDEC file translator allows logic functions created for other PLDs to be programmed into PEEL devices. That is, if you have used some other logic assembler or compiler to develop a design for one of the PLDs which PEEL devices emulate, you can use the translator to program the same function into a PEEL device. The translator reads a PLD JEDEC file and produces a new JEDEC file which can be used to program a PEEL device.

Once a PEEL JEDEC file has been created, a PEEL device can be programmed and secured by using ICT's PEEL Development System (see Appendix B) or by using third-party programmers via the serial port utility.

## Figure 2-1. The PEEL Device Development Process



## APEEL Logic Assembler

The APEEL Logic Assembler is used to create new designs specifically for PEEL devices. Using the software's built-in text editor or another word processor, APEEL logic equations and test vectors are entered and saved as an APEEL input file (refer to the APEEL Language Reference chapter for a detailed description of APEEL).

Once the design is entered and saved, APEEL software can assemble the file. During assembly APEEL software checks for syntax errors. If errors are found, the APEEL assembler will interact with the editor to open the file and move the editor's cursor to the error (highlighted) location. A brief description of the type of error will also be displayed on the upper right corner of the editor's screen.

When the input file is successfully assembled, its logic functions may be simulated if user-defined test vectors are provided. If simulation errors are found, APEEL will specify the test vector where the error occurred. If there are no simulation errors, a PEEL JEDEC (*.JED) file can be created, or optionally, fault grading may be performed.

Fault grading provides the means for measuring how well the test vectors for the APEEL file cover all possible logic conditions. The fault grader exhaustively exercises the inputs of the simulated files to check for "stuck-at-1" and "stuck-at-0" fault conditions. It then compares the vectors required to do this with the APEEL vectors provided. The final grading is given in percentage of faults covered. The better the percentage of coverage the more likely the test vectors will have tested all possible logic conditions. A report of low fault coverage is an indication to improve the APEEL file test vectors. Because fault grading can be very time consuming, it is optional and recommended only for those who wish to use it.

Once the assembly (simulation and fault grading are optional) is completed, a PEEL device JEDEC file is created and saved to disk. This JEDEC file is now ready to be used for programming a PEEL device. A step-by-step procedure for assembling and simulating an APEEL design file is described in the chapter titled "A Step-By-Step Guide".

## These PEEL devices are supported by APEEL V3.30

| PEEL18CV8 | PEEL20CG10 | PEEL22CV10 | PEEL22CV10Z |
| :--- | :--- | :--- | :--- |
| PEEL153 | PEEL173 | PEEL253 | PEEL273 |

## JEDEC File Translator

The JEDEC-file translation utility of the PEEL Device Software translates JEDEC files created for programming other PLDs to JEDEC files used for programming PEEL devices. The translated JEDEC file will program a PEEL device to be a pin-for-pin replacement for the original PLD. The utility translates JEDEC files that have been written on a disk. If a disk file is not available, the pattern may be read from a master device with ICT's PEEL Development System or a third-party programmer. When a third-party programmer is used, the software will allow the file to be uploaded through a serial port and written to a file.

The translated PEEL JEDEC file is given the name of the original file with the ".JED" extension modified to ".JEX". The ".JEX" file can then be used to program your PEEL devices. The complete procedure for translating a PLD file to a PEEL device is described in the section titled "A Step-By-Step Guide".

These devices can be translated to the PEEL18CV8 (V3.30)

| PAL16L8 | PAL16R8 | PAL16R6 | PAL16R4 |
| :--- | :--- | :--- | :--- |
| PAL16P8 | PAL16RP8 | PAL16RP6 | PAL16RP4 |
| PAL10L8 | PAL12L6 | PAL14L4 | PAL16L2 |
| PAL10H8 | PAL12H6 | PAL14H4 | PAL16H2 |
| PAL16H8 | PAL16LD8 | PAL16HD8 | PAL18P8 |
| GAL16V8 | EP310 | EP320 | 5 C031 |
| $5 \mathrm{C032}$ |  |  |  |

These devices can be translated to the PEEL20CG10, PEEL22CV10, and PEEL22CV10Z (V3.30)

| PAL20L8 | PAL20R8 | PAL20R6 | PAL20R8 |
| :--- | :--- | :--- | :--- |
| PAL20L10 | PAL20L2 | PAL18L4 | PAL16L6 |
| PAL14L8 | PAL12L10 | PAL22V10 | PAL20G10 |
| GAL20V8 |  |  |  |

The PAL22V10 is JEDEC file compatible with PEEL22CV10, so no translation is actually performed by the software in this case.

These devices can be translated to the PEEL273 (V3.30)
| PLS173 PAL20L10 PAL20L8
These devices can be translated to the PEEL173 (V3.30)
| PAL20L10 PAL20L8
琙 -8 The PLS173 is JEDEC file compatible with PEEL173, so no translation is actually performed by the software in this case.

These devices can be translated to the PEEL253 (V3.30)
| PLS153
These devices can be translated to the PEEL153 (V3.30)
| PLS153
䣬 The PLS153 is JEDEC file compatible with PEEL153, so no translation is actually performed by the software.


### 3.0 Getting Started

## System Requirements

The following computer system configuration is required for operating the PEEL Device Software:

- IBM PC, XT, AT or compatible
- Minimum 384 K-bytes RAM space
- Monochrome or Color Display
- Two 360K floppy-disk drives, or one floppy disk drive and a hard disk
- DOS version 2.1 or greater
[-8) If necessary, both original diskettes can be copied to a 1.2 M diskette for single floppy drive operation.

Although the minimum RAM requirement is specified at 384 K bytes, the PEEL software can still be executed with only 256 K bytes of RAM. When using the software on a system with only 256 K-bytes of RAM, certain features (listed below) must be executed from DOS by typing the specific file name.

- PEEL Translator (PEELXLT.EXE).
- PEEL Editor (PEELEDIT.COM).


## Software Initialization

## Floppy-Disk Based Systems

If you are using a computer with only two floppy disk drives, the following procedure must be used the first time you use your PEEL Device Software, or whenever you move your PEEL Device Software to a different computer:

- Turn computer on and boot-up with DOS 2.1 or greater
$>$ Make sure you have a back-up of the original diskettes.
$>$ Insert the system diskette into drive A: and the applications diskette into drive B:
- At the A: prompt, type INIT and press [ENTER].
- Answer the set-up questions for system-type, color, and sound. Be sure to select B for dual floppy-disk operation when prompted for system-type.
- The software is now ready for operation.

Once initialized for your computer, the software is re-entered with the following procedure:
$>$ Turn computer on and boot-up with DOS 2.1 or greater.
$>$ Insert the system diskette into drive A: and the Applications diskette into drive B :

- At the A: prompt, type PEEL and press [ENTER]. Note, press [ENTER] twice to bypass the PEEL software boot-up messages.
> The software is now ready for operation.
The system diskette must remain in drive A If you wish to access a file from another diskette, use drive B: (see "Select New Drive, Directory, or Mask" in Step-By-Step Chapter for instructions on changing the file selection screen to select drive $\mathrm{B}:$ )


## Hard-Disk Based Systems

If you are using a computer with a hard disk, the following procedure must be used the first time you use your PEEL Device Software, or whenever you move your PEEL Device Software to a different computer.
> Turn computer on and boot-up with DOS 2.1 or greater
> Make sure you have a back-up of the original disk diskettes.
> Insert the system diskette into drive A:

- Type A:INSTALHD and press [ENTER]. This creates a "PEEL" directory on your hard disk and copies into it all the files from both the diskettes.
- A prompt will instruct your to insert the PEEL Applications diskette into the drive. Do so and press [ENTER]. After copying the files, the PEEL software will boot-up automatically.
- Answer the set-up questions for system-type, color, and sound. Be sure to select A for hard disk operation.
- The software is now ready for operation.

After exiting the software, you can leave the PEEL directory by typing CD $\backslash$ and pressing [ENTER].

Once the PEEL Device software is installed in your hard disk, the software can be started with the following procedure:
> Turn computer on and boot-up with DOS 2.1 or greater.
> Change to the PEEL directory by typing CDTPEEL and pressing [ENTER].
> Type PEEL and press [ENTER]. Note, press [ENTER] twice to bypass the PEEL software boot-up messages.
$>$ The software is now ready for operation. After exiting the the software, you can leave the PEEL directory by typing CD and pressing [ENTER].

## The "Main Menu"

The first screen to appear after the initialization and sign-on messages will be the "Main Menu" which contains the majority of the commands used with the PEEL Device Software Kit.


The main menu is divided into three command sections: DEVICE; JEDEC FILE; and UTILITIES.

The DEVICE section controls all operations pertaining to the PEEL device programmer module. The commands include: Load; Program; Verify; Test; and other auxiliary functions. These commands are provided only to illustrate the capabilities of the PEEL Development System.

The JEDEC FILE section controls the primary operations used for working with JEDEC files. These functions include: Read from disk; Write to disk; COM transmit/receive; Display/print; Translate; and Check sum.

The UTILITIES section allows access to the functions: Help; Setup; File/directory; Edit; APEEL; VT Emulation; and Quit to DOS.

## Command Selection

To select a command from the main menu, simply press the letter that corresponds to its adjacent command word. Some commands will have secondary command menus or prompts which must be followed to complete the original command.

## " H " is for Help!

When in doubt about the operation of a command, press $\mathbf{H}$ for help. This will display an on-line help file that contains a complete list of the PEEL Device Software commands, each with a brief description of its operation. After selecting $\mathbf{H}$, any command letter can be pressed to get help on that specific command, or press H to present the entire help file.

## Exiting And Re-entering The Software

Exiting the PEEL software is done from the main menu by pressing Q for Quit to DOS. Doing this will cause a prompt to appear asking you to confirm that you wish to quit. If you respond by entering $Y$, the software will terminate and the DOS prompt will appear.

To re-enter the software from DOS, simply type PEEL and press [ENTER]. (Press [ENTER] twice to bypass the PEEL software boot-up messages.)

### 4.0 A Step-by-Step Guide

In this section, the step-by-step procedures illustrate how to use some of the major main menu commands. Please note that you must begin each of the step-by-step procedures at the main menu prompt.

## Assemble/Simulate an APEEL File

## ICT PEEL DEVICE SOFTWARE Version 3.30

DEVICE [PEEL18CV8]
JEDEC FILE [R8CNTR.JEX]
UTILITIES
$L=$ Load $\quad \mathrm{R}=$ Read from disk $\quad \mathrm{H}=\mathrm{Help}$
$\mathrm{P}=$ Program $\quad \mathrm{W}=$ Write to disk $\quad \mathrm{S}=$ Setup
$V=$ Verify $\quad C=C O M$ Transmit/receive $\quad F=F i l e / d i r e c t o r y$
$T=$ Test $\quad D=$ Display/print $\quad E=$ Edit
$\mathrm{U}=\mathrm{aUxiliary} \quad \mathrm{X}=$ Translate $\quad \mathbf{A}=\mathbf{A P E E L}$
$K=$ checKsum [A8A0] $Z=V T$ Emulation
$Q=$ Quit to DOS
Enter Selection >

## 1. Press "A" for APEEL

The "Assemble File" selection screen will appear. Several demonstration APEEL (.APL) files provided on the Applications diskette will appear. Use the arrow keys followed by [ENTER] to select the APEEL (.APL) file you wish to assemble. If you don't see the file you wish to assemble, refer to "Select New Drive, Directory, or Mask" found later in this section.

Use V8GATES.APL if this is the first time you are using the assembler.

## 2. Watch the Assembly Process

A description of the assembly process which converts the APEEL file to the PEEL JEDEC file will be displayed. Also, this description which includes the macro cell definitions (if applicable to the PEEL device), pin assignments, and product term assignments is written to a file with the same file name as the source file but with an ".OUT" extension.

By pressing [Ctrl] S, you can start or stop the scrolling of the display. Additionally, pressing [Ctrl] C will terminate the assembly (or simulation) process.

If a syntax error is found, the assembly will stop and the APEEL file line number with the error will be displayed. The editor may then be entered to correct the file. Press [space bar] to enter the editor, or press $\mathbf{Q}$ to terminate the assembly and return to the main menu. Once the editor has opened the file, the cursor automatically goes to the error line which will also be highlighted. A brief description of the error and its location is also displayed in the upper right corner of the screen. When you return from the editor, the PEEL software will prompt you to re-assemble the file.

If no syntax errors are found, the assembly will conclude and the following prompt will appear:

[^0]Note: Simulation is performed only if the APEEL file has test vectors.

If you press $Q$ (for Quit) after assembly, simulation or fault grading, the APEEL process will terminate and the PEEL JEDEC file will not be created nor saved to disk. If you want the JEDEC file to be created and saved to disk but do not want simulation, you must press any key other than "S" or "Q" (such as the space bar).

## 3. Press the " S " for Simulation (optional)

If there are no test vectors present in the file, APEEL will omit the simulation and fault grading. However if test vectors are
provided, they can be used to verify the function of the APEEL design through simulation. If simulation is selected, each vector will be displayed one at a time.

If a simulation error is found, an error message will appear prior to the vector that fails. An example of the error message is shown below.

$$
\text { ERROR! vector\# } 8 \text { pin=19 sim=L vec=H }
$$

The above error message means that the vector 8 in the APEEL file has a simulation error on pin 19. The simulated level for this output is a LOW, but the expected output level (specified in the file) is a HIGH.

If no simulation errors are found, simulation will conclude and the following prompt will appear:

```
Simulation Completed..F=Fault Grade..Q=Quit..any other key to continue
```

The prompt shown above assumes that the Fault Grade mode has been turned ON (the default condition is OFF) in the Setup utility. If you wish to perform fault grading, press $\mathbf{S}$ (for Setup) at main menu prompt. Then, press F to set the Fault Grade mode to ON.

## 4. Press "F" for Fault Grade Test Vectors (optional)

Fault grading provides the means for measuring how well the test vectors for the APEEL file cover all possible logic conditions. The final grading is given as a percentage of Stuck-AtOne (SA1) and Stuck-At-Zero (SA0) faults covered. The higher the percentage of coverage the more likely the vectors will have tested all possible logic conditions. A very low percentage is an indication that the test vectors need to be improved.

Fault grading can be very time consuming. You can press the space bar during the fault-grading process to get a report on the progress of the fault grading, or you can press $\mathbf{Q}$ to terminate the process.

## 5. Press any key to continue

Regardless of whether simulation or fault grading was used, pressing any key after proper assembly will allow the JEDEC file to be created and saved to disk. The JEDEC file will then be displayed and loaded into memory. This JEDEC file will be given the same name as the APEEL source file but with the extension changed to ".JED". The JEDEC file can then be used to program a PEEL device.

During assembly, simulation, or fault grading, a description of the execution process is displayed. For APEEL designs which many product terms, the time consumed for displaying this execution process can be significant. There is a feature in the Setup utility which will turn off the display mode and speed-up the assembly process. Press $\mathbf{S}$ (for Setup) at main menu prompt. Then, press B to set the Brief mode to ON (default condition is OFF).

## Translate a PLD File to a PEEL Device

|  | T PEEL DEVICE SOFTWARE | Version 3.30 |
| :---: | :---: | :---: |
| DEVICE [PEEL18CV8] | JEDEC FILE [R8CNTR.JEX] | UTILITIES |
| L $=$ Load | $\mathrm{R}=$ Read from disk | H = Help |
| $\mathrm{P}=$ Program | W = Write to disk | $\mathrm{S}=$ Setup |
| $V=$ Verify | C = COM Transmit/receive | F = File/directory |
| $\mathrm{T}=\mathrm{Test}$ | D = Display/print | $\mathrm{E}=\mathrm{Edit}$ |
| $\mathrm{U}=\mathrm{aUxiliary}$ | $\mathbf{X}=$ Translate | $\mathrm{A}=\mathrm{APEEL}$ |
|  | $\mathrm{K}=$ checKsum [A8A0] | $\begin{aligned} & Z=V T \text { Emulation } \\ & Q=\text { Quit to DOS } \end{aligned}$ |
| Enter Selection > |  |  |

## 1. Press "X" for Translate JEDEC file

A prompt will appear on the screen:

```
D = translate Device loaded in memory
F = translate File on disk
Q = Quit
Enter Selection >
```


## 2. Press " F " to translate File on disk

The "Translate File" selection screen will appear showing the files found in the directory currently specified. If you don't see the file you wish to translate, refer to "Select New Drive, Directory, or Mask" found later in this section.
(Note: the selection " $\mathrm{D}=$ translate Device loaded in memory" is used when translating programming patterns that have been loaded directly from master devices with the PEEL Development System hardware.)

## 3. Use the arrow keys to select the file to be translated

Note that a translation demonstration file, R8CNTR.JED, is provided on the PEEL Applications Diskette. R8CNTR.JED is a PAL16R8 JEDEC file for an 8 -bit counter.

## 4. Press the [ENTER] key to select file

A list of the target PEEL devices for the translation will appear:

```
A = 18CV8
B=253 F=153
C=273 G=173
D=22CV10Z H = 22CV10
E = 20CG10
Select target PEEL device >
```

Note that you can terminate the translation process and return to the main menu by pressing [Esc].

## 5. Press the letter of target PEEL device

If you are translating the demonstration file, R8CNTR.JED, be sure to type A to select the PEEL18CV8.

## 6. Press the letter of source PLD

A list of PLDs that can be translated to the selected target PEEL device will appear. If translating the demonstration file, R8CNTR.JED, select the letter B for 16R8. Otherwise, select the letter corresponding to the part number of the PLD JEDEC file being translated.

Once you have made your selection, a prompt will appear to confirm your choice of the target PEEL device and source PLD.

```
Source JEDEC File: R8CNTR.JED
Source Device Target Device
PAL16R8 —_> PEEL18CV8
Do you want to change the device type? (Y/N) >
```

If you press $\mathbf{Y}$, you will be asked to repeat steps 5 and 6 . If you do not need to change your selection, press any other key.

## 7. Watch the translation process

The translated and formatted PEEL JEDEC file will then be displayed on the screen, updated in memory, and written to the currently selected drive. The file written will have the same name as the original JEDEC file with the extension modified to ".JEX" to designate a translated file. The ".JEX" file can then be used to program a PEEL device.
[- Turs utility will turn the display function off to speed-up the translation process.

## Translate a PLD File to a PEEL Device (from DOS)

When running the PDK-1 software on a system with only 256 Kbytes of RAM the translator utility cannot be used within the PEK-1 environment. However, the translator utility can be executed directly from DOS. The PEEL device translator program is contained in a file called PEELXLT.EXE on the program diskette. When using PEELXLT.EXE, you must specify a PLD source file name, a source PLD type, and a target PEEL device type.

## Type "PEELXLT source_filename source_PLD target_PEEL_device"

You need not specify the extension for the PLD source file name because it is assumed to have a ".JED" extension. The source PLD and target PEEL device types recognized by the translator are listed below.

An example of the PEEL Translator command format is:

## PEELXLT R8CNTR 16R8 18CV8

Here, the JEDEC file "R8CNTR.JED" is used in the translation from the PAL16R8 to the PEEL18CV8 device, and in the process creates the PEEL device JEDEC file "R8CNTR.JEX".

## When translating to the PEEL18CV8

Target PEEL device: 18CV8
Source PLDs:

| 16 L 8 | 16 R 8 | 16 R 6 | 16 R 4 |  |
| :--- | :--- | :--- | :--- | :--- |
| 16 H 8 | 16 P 8 | 16 RP 8 | 16 RP 6 |  |
| 16 RP 4 | 16 LD 8 | 16 HD 8 | 18 P 8 |  |
| 16 L 2 | 16 H 2 | 14 L 4 | 14 H 4 |  |
| 12 L 6 | 12 H 6 | 10 L 8 | 10 H 8 |  |
| 310 | 320 | 5 C 031 | 5 C 032 | 16 V 8 |

## When translating to the PEEL20CG10, PEEL22CV10, or PEEL22CV10Z

Target PEEL device: 20CG10, 22CV10, or 22CV10Z Source PLDs:

| $20 R 8$ | $20 R 6$ | $20 R 4$ | $20 L 8$ |
| :--- | :---: | :---: | :---: |
| $20 L 10$ | $20 L 2$ | $18 L 4$ | $16 L 6$ |
| $14 L 8$ | $12 L 10$ | $20 G 10$ | 20 V 8 |
| 22 V 10 | (20CG10 and 22 CV 10 Z only) |  |  |

No translation is necessary for PAL22V10 to PEEL22CV10 because they are JEDEC-file compatible.

When translating to the PEEL273
Target PEEL device: 273
Source PLDs:
PLS173 20L10 20L8
When translating to the PEEL173
PEEL device: 173
Source PLDs:
$20 L 1020 L 8$

䧕
No translation is necessary for PLS173 to PEEL173 because they are JEDEC-file compatible.

When translating to the PEEL253
Target PEEL device: 253
Source PLD:

PLS153
No translation is necessary for PLS153 to PEEL153 because they are JEDEC file compatible.

The translator program also provides the capability of translating multiple PLD JEDEC files to different types PEEL device JEDEC files through the application of a DOS batch file. Here is an example of the batch file (PAL2PEEL.BAT).

## PEELXLT R8CNTR 16R8 18CV8

PEELXLT DECODE 20 L 10 22CG10
Typing PAL2PEEL followed by [ENTER] will automatically translates the R8CNTR.JED and DECODE.JED to their respective target PEEL device JEDEC files (R8CNTR.JEX and DECODE.JEX).

## Read a JEDEC File from Disk

## ICT PEEL DEVICE SOFTWARE

Version 3.30

DEVICE [PEEL18CV8]
JEDEC FILE [R8CNTR.JEX]
UTILITIES

| $L=$ Load | $\mathbf{R}=$ Read from disk | $H=$ Help |
| :--- | :--- | :--- |
| $P=$ Program | $W=$ Write to disk | $S=$ Setup |
| $V=$ Verify | $C=$ COM Transmit/receive | $F=$ File/directory |
| $T=$ Test | $D=$ Display/print | $E=$ Edit |
| $U=$ aUxiliary | $X=$ Translate | $A=$ APEEL |
|  | $K=$ ChecKsum [A8A0] | $Z=$ VT Emulation |
|  |  | $Q=$ Quit to DOS |

Enter Selection >

## 1. Press "R" to Read JEDEC File

The "Read File" selection screen will appear showing the files found in the current directory with the specified file mask.
2. Use the arrow keys to locate the JEDEC file

If the file you wish to read is not displayed, refer to "Select New Drive, Directory, or Mask" found later in this section.

## 3. Press [ENTER] to read the selected file

The PEEL device JEDEC file will be read and displayed on the screen. When you respond to the prompt "any key to continue", the PEEL software will display the name of the file that has been read and the PLD or PEEL device type that has been selected for this JEDEC file. If the selection is correct, press C to continue and the main screen will appear. If you press any other key, you will be asked to choose a new device type. The main screen appears once a new device has been selected.

## Write (Save) a JEDEC File to Disk

ICT PEEL DEVICE SOFTWARE
DEVICE [PEEL18CV8] JEDEC FILE [R8CNTR.JEX] UTILITIES
$L=$ Load $\quad R=$ Read from disk $H=$ Help
$P=$ Program $\quad W=$ Write to disk $\quad S=$ Setup
$\mathrm{V}=$ Verify $\quad \mathrm{C}=\mathrm{COM}$ Transmit/receive
$T=$ Test
$\mathrm{U}=\mathrm{aUxiliary}$
D = Display/print
$\mathrm{X}=$ Translate $\quad \mathrm{A}=\mathrm{APEEL}$
$K=$ checKsum [A8A0] $Z=V T$ Emulation
$Q=$ Quit to DOS

Enter Selection >

## 1. Press "W" to Write JEDEC File

The "Write File" selection screen will appear showing the files found in the directory with the file mask currently specified.

## 2. Use the arrow keys to locate the JEDEC file (for over-writing only)

If you wish to over-write an existing file and this file is not displayed, refer to "Select New Drive, Directory, or Mask" found later in this section.

If you wish to enter a new file name, press $\mathbf{W}$ and then type in the new file name followed by [ENTER]. After the file has been written to disk, the PEEL software will return to the main menu (bypassing step 3).

## 3. Press [ENTER] to over-write to the selected file

The PEEL software will prompt you to confirm over-writing to the selected file. Press $\mathbf{Y}$ to over-write the selected file (press N to cancel the command).

## Download/Upload JEDEC File via the COM Port



This feature allows you to transfer PEEL device JEDEC files between the PC and a third-party programmer.

## 1. Press "C" to select COM transmit/receive mode

The COM port parameter selection screen shown below will appear.

```
C = COM Port : COM1
B = Baud-rate : 4800 R = Receive JEDEC from COM
D Data size : 8 Q = Quit to main menu
S = Stop bits : 1
P = Parity : NONE
T = Timeout : 30
Enter Selection >
```


## 2. Set the port parameters by pressing the appropriate letters

The port parameter value selection is made by pressing each letter corresponding to the port parameters continuously until the desired parameter value appears.

## 3. To upload a PLD JEDEC file from a third-party programmer to memory:

## 3a. Press "R" to Receive JEDEC FILE

The PEEL software will wait for the third-party programmer to transmit the JEDEC file. If no JEDEC file is transmitted within the period specified by the timeout value (in seconds), the COM Receive mode will terminate.

You can terminate the JEDEC file reception or transmission any time by pressing [Esc].

## 3b. Set the third-party programmer to Transmit JEDEC file

When transmission is complete, the PEEL software will display the name of the file (COM.JED) that has been read and the PLD or PEEL device type that has been selected for this JEDEC file. If the selection is correct, press $\mathbf{C}$ to continue and the main menu will appear. If you press any other key, you will be asked to choose a new device type. The main menu appears once a new device has been selected.

The uploaded JEDEC file resides in the memory only and has not been saved to disk yet.

## 4. To download a JEDEC file from memory to a third-party programmer:

4a. Set the third-party programmer to Receive mode
The PEEL software is equipped with a video terminal emulator (refer to "Using The VT Emulator" found later in this section) so that you can set your third-party programmer to "receive" mode without exiting the software. (Be sure to set your third-party programmer to the correct PEEL device type.)

## 4b. Press "X" to Transmit JEDEC file to COM

If the transmission is successful, press any key to return to the main menu.

The PEEL software will flag any reception or transmission errors due to:

- COM port parameters incorrectly set.
- Incompatible PEEL device type between the PEEL software and the third-party programmer.


## Display/Print a Formatted PEEL JEDEC File

|  | ICT PEEL DEVICE SOFTWARE | Version 3.30 |
| :---: | :---: | :---: |
| DEVICE [PEEL18CV8] | JEDEC FILE [R8CNTR.JEX] | UTILITIES |
| $L=$ Load | $\mathrm{R}=$ Read from disk | $\mathrm{H}=\mathrm{Help}$ |
| $\mathrm{P}=$ Program | W = Write to disk | S = Setup |
| $\mathrm{V}=\mathrm{Verify}$ | $C=$ COM Transmit/receive | F = File/directory |
| $T=$ Test | D = Display/print | $\mathrm{E}=\mathrm{Edit}$ |
| $\mathrm{U}=\mathrm{aUxiliary}$ | $\mathrm{X}=\mathrm{Translate}$ | $\mathrm{A}=\mathrm{APEEL}$ |
|  | $\mathrm{K}=$ checKsum [A8A0] | $\mathrm{Z}=\mathrm{VT}$ Emulation |
|  |  | Q = Quit to DOS |

Enter Selection >
$\qquad$
$\qquad$

With this feature, you can display or print the JEDEC file that currently resides in memory. If you want to display or print a file from disk, you must first read the file into memory (refer to "Read a JEDEC file from disk").

The default setting for the printer port is LPT1. To select a different printer port, use the Setup utility. Press $\mathbf{S}$ at the main menu prompt, and then press $\mathbf{P}$ to change the printer port.

## 1. Press "D" to Display/print the JEDEC file

A prompt will appear on the screen:

```
D = list JEDEC to Display
P = list JEDEC to Printer
Q = Quit to main menu
Enter Selection >
```


## 3. If "D" is pressed

The currently loaded PEEL device JEDEC file will be displayed on the screen, 24 lines at a time. To display the next full screen, press the space bar or any key other than "D" or "Q". To exit the display mode, press $\mathbf{Q}$. To display the entire file without pausing, press D again.

[18)[Ctrl] S and [Ctrl] Q can also be used to start and stop the scrolling of the display. [Ctrl] C will exit the display mode.

## 4. If " $P$ " is pressed

The currently loaded PEEL device JEDEC file will be output to the printer port. Make sure your printer is on-line and ready to receive data. The main menu will appear when printing is complete.

## Using The Built-in File Editor



## 1. Press "E" for Edit

The "Edit File" selection screen will appear. Use the arrow keys to select the file you wish to edit and then press [ENTER]. (If the file you wish to edit is not displayed, refer to "Select New Drive, Directory, or Mask" found later in this section.) The selected file is loaded into the editor which appears on the screen. Notice the command window in the upper right corner. The command window will display how and when to enter or exit the pull-down menu.

## 2. Press the [F10] key, then [ENTER] for pull-down menu

The first pull-down command menu will appear. Use the right and left arrow keys to select the command type. You can use the up and down arrow keys to select the specific command, then press [ENTER] to invoke the command.

## 3. Press the [Esc] key twice to exit pull-down menu

This will cause the pull-down windows to disappear and return the editor to edit mode. When in the edit mode, the standard cursor key functions and WordStar®-type [CTRL] commands
can be used. For further information on the editor commands, refer to Apendix A or any reference book for the WordStar-type editors.

## 4. To exit Editor, press [F10], then "F", then "Q"

If any changes were made, a prompt will appear for saving changes. If you wish not to save the edits, press $\mathbf{N}$. The main menu will then appear.
[-ד) You can also use [CTRL] K [CTRL] $\mathbf{Q}$ (during edit mode only) to exit the editor.

## Using The File/Directory Utilities



## 1. Press "F" for File/directory

The "File/directory" selection screen will appear. The create directory, rename directory, rename file, and erase file commands are located in the upper left corner of the screen. (Please refer to "Select New Drive, Directory, or Mask" found later in this section for changing directory or file mask.)

If you are erasing or renaming a file, use the arrow keys to select the file, and then go to step 3.

## 2. Press " C " to create a directory, or press " R " to remove a directory

The PEEL software will prompt you to enter the directory name. You might need to use the [Back Space] key to delete the file or directory name selected by the file selection screen cursor. If the operation is successful, you will be returned to the "File/directory" selection screen. Error messages will be displayed if the operation is unsuccessful.

The directory created or removed must be a sub-directory of the current directory. Please refer to "Select New Drive, Directory, or Mask" for changing the directory.

## 3. Press " $E$ " to erase a file, or press " $N$ " to rename a file

If you press $\mathbf{E}$ to erase a file, a prompt for you to enter the file name appears. Most probably, a file name (selected from the file selection screen cursor) has already been typed in at this prompt. If the file name is correct, press [ENTER]. If the file name is incorrect, use the [Back Space] key to delete the file name, and then enter the correct file name followed by [ENTER]. A confirmation prompt will appear.

If you press $\mathbf{N}$ to rename a file, the file name selected from the file selection screen cursor appears at the "old file" prompt. If the file name is correct, press [ENTER]. If the file name is incorrect, use the [Back Space] key to delete the file name, and then enter the correct file name followed by [ENTER]. When the "new file" prompt appears, type in the new file name followed by [ENTER].

If the operation is successful, the PEEL software returns you to the "File/directory" file selection screen. Error messages will be displayed if the operation is unsuccessful.

## Select New Drive, Directory, or Mask

The file selection screen which shows the files of the current directory with the specified file mask is used by the Read from disk, Write to disk, Translate (from file on disk), File/directory, Edit, and APEEL utilities. A menu of file selection options appears in the upper right corner of the screen.

## Press "D" to change drives.

If you wish to display a different drive, press D. Type in the letter of the new drive (do not press [ENTER] after the drive letter).

## Press "I" to specify a different dlrectory

If you wish to display the files of a different directory, press I. Backspace over the current directory name and type the new name followed by [ENTER]. For example, typing PEELIDESIGNS would select the sub-directory DESIGNS in the directory PEEL.

You may have noticed that all sub-directories in the current directory are displayed with a "/" at the beginning of each directory name. You can actually change directory by moving the file selection cursor to directory and then press [ENTER]. The "/." and "/.." represents the root and the next higher directory respectively. So, you can change your directory to the root directory if you select "/." and then press [ENTER].

## Press "M" for change file mask

During file selection, the PEEL software uses a mask to control which files will be displayed. If you wish to change the mask, press $\mathbf{M}$, then backspace over current mask and type the new mask to be used. Note that a " * " is a wild card. For instance, a " *.JE* " will show all files with extensions that consist of the " .JE " (i.e., .JED and .JEX files). A " *. *" overrides the mask and shows all files. The mask defaults to " *. A* " in the Edit and APEEL directories in order to select the APEEL (*.APL) files.

## Select File

Once the desired drive, directory, and mask is set, the file can now be selected. Use the arrow keys to highlight the desired file and press [ENTER].

## 6. Press "Q" for Quit

If you wish not to select a file for read, write, translate, and etc., press $\mathbf{Q}$ to return to the main menu.

## Using The VT Emulator

|  | ICT PEEL DEVICE SOFTWARE | Version 3.30 |
| :---: | :---: | :---: |
| DEVICE [PEEL18CV8] | JEDEC FILE [R8CNTR.JEX] | UTILITIES |
| $\begin{aligned} & \mathrm{L}=\text { Load } \\ & \mathrm{P}=\text { Program } \\ & \mathrm{V}=\text { Verify } \\ & \mathrm{T}=\text { Test } \\ & \mathrm{U}=\text { aUxiliary } \end{aligned}$ <br> Enter Selection > | $\begin{aligned} & \mathrm{R}=\text { Read from disk } \\ & \mathrm{W}=\text { Write to disk } \\ & \mathrm{C}=\text { COM Transmit/receive } \\ & \mathrm{D}=\text { Display/print } \\ & \mathrm{X}=\text { Translate } \\ & \mathrm{K}=\text { checKsum [A8A0] } \end{aligned}$ | ```H = Help S = Setup F = File/directory E = Edit A = APEEL z = VT Emulation Q = Quit to DOS``` |

This feature allows you to exercise a video terminal emulation so that you can control the functions of your third-party programmer (if applicable). Programming features such as program, load, and verify can then be initiated without exiting the PEEL software.

## 1. Press "Z" to select VT Emulation

The COM port parameter selection screen (similar to that of the COM transmit/receive utility) will appear.

```
C = COM Port : COM1
B = Baud-rate : 4800 T = Terminal Emulation
D= Data size : 8 Q = Quit to main menu
S = Stop bits : 1
P = Parity : NONE
T = Timeout : 30
Enter Selection >
```


## 2. Press the letter corresponding to the port parameters

The port parameter value selection is made by pressing each letter corresponding to the port parameters continuously until the desired parameter value appears.

Changing the port parameter values here will affect the port parameter values set in the COM transmit/receive utility, and visa versa.

## 3. Press " $T$ " to start terminal emulation

You can terminate the terminal emulation any time by pressing [Esc]. When you press [Esc] to abort, the ASCII character for the [Esc] key would not be sent to the COM port. Some thirdparty programmers will end terminal or remote mode if they receive the [Esc] ASCII character. In this way, you can exit the terminal emulation mode without terminating your third-party programmer's terminal or remote mode. One application example is the downloading of the PEEL device JEDEC file from memory to your third-party programmer via the COM port. Here, you use the terminal emulation to set the programmer to receive mode and then return to the main menu to execute the COM Transmit utility.

## Setup Utilities

ICT PEEL DEVICE SOFTWARE
Version 3.30
DEVICE [PEEL18CV8] JEDEC FILE [R8CNTR.JEX] UTILITIES
L = Load
L = Load
R = Read from disk
R = Read from disk
H = Help
H = Help
P = Program
P = Program
W = Write to disk S = Setup
W = Write to disk S = Setup
V Verify }\quad\textrm{C}=\textrm{COM Transmit/receive }\quad\textrm{F}=\mathrm{ F File/directory
V Verify }\quad\textrm{C}=\textrm{COM Transmit/receive }\quad\textrm{F}=\mathrm{ F File/directory
T = Test D = Display/print E = Edit
T = Test D = Display/print E = Edit
U = aUxiliary }\quad\textrm{X}=\mathrm{ Translate }\quad\textrm{A}=\mathrm{ = APEEL
U = aUxiliary }\quad\textrm{X}=\mathrm{ Translate }\quad\textrm{A}=\mathrm{ = APEEL
K = checKsum [A8A0] Z = VT Emulation
K = checKsum [A8A0] Z = VT Emulation
Q = Quit to DOS
Q = Quit to DOS
Enter Selection >

Additional features of the PEEL Device Software can be found under the Setup utility heading.

## 1. Press "S" for Setup Utility

Allows you to configure the operation of the system to suit your preferences or the requirements of your computer. Note that most the Setup configurations are saved to the "PEEL.SAV" file. Every time you call the PEEL software by typing PEEL followed by [ENTER], the previous Setup configuration will be implemented. If you type [INIT], the default configuration will be implemented.

```
C = Color mode is ON
S = Sound mode is ON
T = Timer is OFF B = Brief mode is OFF
D = Directory sort is ON
F = Fault Grade is OFF
R = Reset Program Counter
Q = Quit to last menu
Enter Selection >
```


## Color Mode

Pressing C will toggle the color mode from ON to OFF, and visa versa. Turn color mode on for color monitors. Turn color mode off for monochrome monitors or to display in black and white on color monitors.

## Sound Mode

Pressing S will toggle the sound mode from ON to OFF, and visa versa. When the sound mode is on, your PC will produce various sounds as different functions are executed. When the sound mode is off, no sounds will be produced.

## Timer Mode

Pressing T will toggle the timer mode from ON to OFF, and visa versa. During programming, when the timer mode is on, the system will measure and report on the time it took to program, verify, and test the PEEL device (applicable only for PEEL Development System). The default condition is OFF.

## Brief Mode

Pressing B will toggle the brief mode from ON to OFF, and visa versa. When brief mode is off, the system will display the JEDEC or APEEL file being read, translated, or assembled. Turning brief mode on will disable this display feature and speed up the operation of the function. The default condition is OFF.

## Directory Sort

Pressing D will toggle the directory sort mode from ON to OFF, and visa versa. When directory sort is on, files displayed in the file selection screen will be sorted in alphabetical order. This sorting process could take up to 2-3 seconds if there are a lot of files in the directory. The default condition is ON.

## Vector Trace Mode

Pressing V will toggle the vector trace mode from ON to OFF, and visa versa. When vector trace mode is on, the simulator will report in detail the results of each pass for each vector through
the simulator. A vector pass is similar to a vector state. The default condition is OFF.

## Fault Grade Mode

Pressing $F$ will toggle the fault grade from ON to OFF, and visa versa. The default condition is OFF.

APEEL Output File Mode
Pressing A will toggle the APEEL output file mode from ON to OFF, and visa versa. When the APEEL output file mode is on, the description displayed on your screen during the APEEL process will be written to a file with the same name as your source file but with a ".OUT" extension. This is useful when you need a print-out copy of you simulation errors. The default condition is ON.

## Reset Program Counter Mode (PEEL Development System only)

Pressing $\mathbf{R}$ will reset the program counter.

## Printer Port Selection

Pressing $\mathbf{P}$ will allow you to select any one of these printer ports: LPT1, LPT2, and LPT3. The default port is LPT1.
$\rightarrow$
-

### 5.0 APEEL™ Language Reference

## Using the APEEL ${ }^{\text {TM }}$ Logic Assembler

The APEEL logic assembler is used for creating custom logic functions for implementation in PEEL devices. Logic designs are specified as Boolean equations with additional statements specifying the desired configurations of the I/O macrocells. Input files may be created with most any text editor or word processor, including in the APEEL software package is a builtin word processor which is driven by familiar keyboard commands and convenient pull-down menus.

APEEL software operates in an interactive manner during assembly. It assembles the input file while checking for syntax errors. If errors are found, the APEEL assembler will interact with the PEEL editor to open the input file and moves the cursor to the line with the error (this line is highlighted). A brief description of the error and its location is also displayed in the upper right corner of the editor screen. When the input file is successfully assembled, user-defined test vectors may be used to simulate the logic function created by the design. Simulation errors are reported and identified to aid in debugging. APEEL software can also provide fault grading of the test vectors.

When the design is successfully assembled, APEEL software creates a JEDEC fusemap with JEDEC-formatted test vectors (if applicable). The JEDEC file can then be used by the PEEL Development System programmer or downloaded to a thirdparty programmer via the COM tramsmit/receive utility for programming PEEL devices.

For more information on using the APEEL logic assembler, refer to chapter 4.0, "A Step-By-Step Guide".

## Elements of the APEEL ${ }^{\text {TM }}$ Source File

## APEEL ${ }^{\text {TM }}$ Source File Template

You can create APEEL source files with any word processor or text editor that produces ASCII files. The elements of an APEEL source file are shown in the Figure 5-1. In the figure, lines which begin with double quotes are comments and are ignored by the APEEL assembler. The expressions in bold type are the APEEL reserved words which must be included in the file. The expressions in italic type are strings that you would replace with the appropriate pin name, logic expression, etc. The application examples in chapter 6 further illustrate the elements of an APEEL source file.

## TITLE 'title of design'

" device declaration
PEEL_device_number

ZERO_POWER "only applicable for PEEL22CV10Z AUTO_SECURE "Sets security bit automatically
" pin and node assignments

| name | PIN | pin_\# |
| :--- | :--- | :--- |
| name | NODE | node_\# |

EQUATIONS

$$
\begin{aligned}
\text { name } & =\text { Sum-of-Product expression } \\
\text { ENABLE } \text { name } & =\text { Product expression }
\end{aligned}
$$

TEST_VECTORS
(input1 input2 -> output1 output2)
input1 input $2 \rightarrow$ output1 output 2
input1 input $2 \rightarrow$ output1 output 2

Figure 5-1. APEEL Source File Template

The elements of an APEEL source file are:
TITLE - The title is optional and is used to describe the source file. The title will be printed as a header when printing the JEDEC programming file and is useful for documenting the design. The title statement consists of the keyword TITLE followed by a string enclosed by single quotes ('), where the string is the desired title of the design. The maximum length of the title is 240 characters ( 3 lines with 80 characters wide).

DEVICE DECLARATION - The device declaration identifies the target PEEL device for the assembler. Use the ICT PEEL part number as the device identifier, eg. PEEL18CV8, or PEEL173, etc.

ZERO-POWER - If the Zero-Power option which is applicable only for PEEL22CV10Z is desired, you must enter the reserved word ZERO_POWER after the device declaration but prior to pin and node assignments.

AUTO_SECURE - This feature allows the security bit to be automatically set when the JEDEC file is created this reserved word must be specified after the device declaration but prior to pin and node assignments.

PIN AND NODE ASSIGNMENTS - This section defines the pins and nodes of the PEEL device with identifiers used in the source file. User-defined names are assigned to each pin and the configurations of the I/O macro cells are defined. Refer to the APEEL Syntax section for more details.

Note that node assignment statements are only applicable for devices which have Asynchronous Clear or Synchronous Preset (or both) product terms.

EQUATIONS - This section contains the Boolean equations that describe the logic design. Refer to the APEEL syntax section for details on the Equations section of the source file.

TEST VECTORS - Contains the optional user-defined test vectors. Test vectors can be used by the APEEL assembler's logic simulation function to verify the functionality of the logic design. The vectors are also used by the PEEL Development System or third-party programmers to exercise the PEEL device after it has been programmed.

Listing 5-1 is the APEEL source file for the Basic Registers and Latches application of the PEEL18CV8. This file is called "V8REGS.APL" and is found on the PEEL Device Software Applications Disk. Please study this listing carefully as it contains numerous information on the APEEL assembler.

```
TITLE 'APEEL FILE:18CV8 BASIC REGISTERS and LATCHES,
DESIGNER:Robin Jigour, ICT
DATE: 8/16/87'
PEEL18CV8
"Inputs"
\begin{tabular}{lll} 
CLK & pin 1 \\
\(D\) & pin 2 \\
T & pin 3 \\
\(J\) & pin 4 & "register and latch inputs \\
K & pin 5 & \\
R & pin 6 & \\
S & pin 7 & \\
LAT & pin 8 & \\
LEN & pin 9 & \\
SRES & pin 11 & "enabled latch \\
SSET & pin 12 & "synchronous reset \\
ARES & pin 13 & "synchronous set
\end{tabular}
"Outputs and Macro Cell definitions
Q_GL pin 14 = pos com feed_or "Latch outputs
    "(internal feedback)
Q_SL pin 15 = neg com feed_pin
Q_SR pin 16 = pos reg feed_reg "Register outputs"
Q_JK pin 17 = pos reg feed_reg
Q_T pin 18 = pos reg feed_reg
Q_D pin 19 = pos reg feed_reg
"Internal Nodes"
\begin{tabular}{lll} 
AC & node & 21 \\
SP & node & 22
\end{tabular}
```

"Asynchronous Clear node" "Synchronous Preset node"

```
EQUATIONS
SP SSET "Synchronous Preset
AC = ARES "Asynchronous Clear
```


TEST_VECTORS "JK Register"
( CĪK J K SRES SSET ARES $\rightarrow$ Q_JK )

TEST_VECTORS "SR Regsister (clocked)"
( CL̄K SRES S R $\rightarrow$ Q_SR )

| C | 0 | 0 | 0 | $->$ | X |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C | 0 | 1 | 0 | $->$ | H |
| C | 0 | 0 | 0 | $->$ | H |
| C | 0 | 0 | 1 | $->$ | L |
| C | 0 | 0 | 0 | $->$ | L |
| C | 0 | 1 | 1 | $->$ | L |

TEST_VECTORS "SR Latch"
$\left(\begin{array}{llll}S^{-} & R & \rightarrow & Q_{-} S L\end{array}\right)$
$\begin{array}{llll}0 & 0 & \rightarrow & -X\end{array}$
$\begin{array}{llll}1 & 0 & -> & H \\ 0 & 0 & -> & H\end{array}$
$\begin{array}{llll}0 & 1 & -> & \mathrm{L} \\ 0 & 0 & -> & \mathrm{L}\end{array}$
$\begin{array}{llll}1 & 1 & -> & L\end{array}$
TEST_VECTORS "Gated Latch"
( LĀT LEN $\rightarrow Q_{\bar{x}}$ GL )
$\begin{array}{llll}0 & 0 & -> & X \\ 0 & 1 & -> & \text { L }\end{array}$
$\begin{array}{llll}0 & 1 & -> & \text { L } \\ 0 & 0 & -> & \text { L } \\ 1 & 0 & -> & \text { L } \\ 0 & 1 & -> & \text { L } \\ 1 & 1 & -> & \text { H } \\ 1 & 0 & -> & \text { H } \\ 0 & 0 & -> & \text { H } \\ 0 & 1 & -> & \text { L } \\ 0 & 0 & -> & \text { L }\end{array}$

## APEEL Syntax

This section describes the minimum elements and syntax required to create a file which can be assembled by APEEL software. In the sections that follow, italics will be used to identify fields in which the user would enter identifiers, such as pin names, etc.

## Basic APEEL File Structure

The basic structure of an APEEL input file is shown below:
Title
Declarations:
Device Type
Zero_Power (if applicable)
Auto_Secure (if applicable)
Input Pin Assignments
Output Pin Assignment and Macro Definitions
Node Assignments (if applicable)

## Boolean Equations

Test Vectors (optional)
The examples given in this section are taken from the example application file V8REGS.APL (refer to chapter 6) which is found on PEEL Device Software Applications Disk.

Identifiers

Identifiers are names that identify devices, device pins, nodes, and input or output signals.

The rules governing all identifiers are:

1. Identifiers may use only alphanumeric and underscore characters.
2. Spaces cannot be used in an identifier. To create identifiers which consist of two words, connect them with an underscore character.

Example: Q_GL
3. Identifiers are not case sensitive. Uppercase and lowercase letters are treated the same. Thus, the output pin name Q_GL and Q_gl will be considered to be the same identifier

## Reserved Identifiers

Reserved identifiers are part of the APEEL language and cannot be used to name pins, nodes, or signals. Reserved identifiers are shown below:

| TITLE | PIN | NODE | ZERO_POWER |
| :--- | :--- | :--- | :--- |
| EQUATIONS | ENABLE | TEST_VECTORS | AUTO_SECURE |
| PEEL18CV8 | P18CV8 | PEEL20CG10 | P20CG10 |
| PEEL22CV10 | P22V10 | PEEL22CV10Z | P22CV10 |
| PEEL153 | F153 | F82S153 | PEEL253 |
| F253 | PEEL173 | F173 | F82S173 |
| PEEL273 | F273 |  |  |

## Basic Syntax

In an APEEL source-code file, identifiers must be separated from each other by a space, a comma, or by an operator.

Example: CLK pin 1
Q_SL pin $15=$ neg com feed_pin
Q_D = !SRES \& D 00001 -> X

## Comments

The liberal use of comments will make your source file easy to understand. Comments explain what is not readily apparent from the source code itself. Comments do not affect the meaning of the code.

Comments begin with a double quotation mark character (") and end with either another double quotation mark or the end of line character.

Example: "INPUTS"
"Latch outputs internal feedback"

## Title

The file begins with an optional declaration of the name of the design. The maximum length of the title is 240 characters ( 3 lines with 80 characters wide).

Format: TITLE'Title_of_design'
Example: TITLE 'PEEL 18CV8 Basic Registers and Latches DESIGNER: Robin Jigour DATE: 8/16/87'

## Device Type

The target device of the design is declared by simply entering the ICT PEEL device name:

## Input Pin Assignments

Here, names are assigned to the input pins. You can include the "!" or "/" at the beginning of the pin names to implement "Active Low" inputs.

Format: Pin_Name PIN Pin_Number
Example: D pin 2

## I/O Pin Assignments and Macrocell Configurations

Format: Pin_Name PIN Pin_\# = Macrocell_Configuration where Macrocell_Configuration is specified by the following string

Format: Polarity Output Type Feedback Path
You can include a "!" or "/" at the beginning of the pin name of the macrocell assignment (you do not need to specify the macrocell configuration for input definitions) to implement an "Active Low" input or feedback path. If it is an output, the output's polarity will remain in the polarity as specified by the macrocell
polarity attribute.
Example: $\quad!A=$ neg reg feed_reg (Macrocell Pin Definition)
$A=1$ (Eguation 1 - Output $A$ is "Active Low")
$B=A$ (Equation 2 - Feedback $A$ is "Active Low")
If you omit "!" or "/" in your pin name and specify "NEG" for your polarity attribute, you will get an "Active Low" output but an "Active High" feedback path.

Please refer to "Boolean Equations and Logical Operators" (described later in this section) for more information on the effects of feedback signals.

The options available for specifying Polarity, Output Type, and Feedback Path shown in the table below:

| Attribute | Identifier | Definition | PEEL Devices |
| :---: | :---: | :---: | :---: |
| Polarity: | $\begin{aligned} & \text { POS } \\ & \text { NEG } \end{aligned}$ | (positive), <br> (negative) | All PEEL devices |
| Output Type: | $\begin{aligned} & \text { COM } \\ & \text { REG } \end{aligned}$ | (combinatorial), (registered) | PEEL18CV8, <br> PEEL20CG10 <br> PEEL22CV10 <br> PEEL22CV10Z |
| Feedback Path | $\boldsymbol{h}$ :FEED_PIN FEED_OR FEED_REG | (bi-directional I/O), <br> (feedback from the OR gate) <br> (feedback from the flip-flop) | PEEL18CV8 PEEL20CG10 PEEL22CV10Z |

Note that some macrocell attributes are not applicable to some of the PEEL devices. An assembling syntax error will occur if the PEEL devices use an invalid attribute. The PEEL devices which the attribute is applicable to are listed under the "PEEL Devices" column in the previous table.

If you do not specify the macrocell configuration, APEEL will default the configuration to:

- "POS COM FEED_PIN" for PEEL18CV8, PEEL20CG10, and PEEL22CV10Z.
- "POS COM" for PEEL22CV10
- "POS" for PEEL153, PEEL253, PEEL173, and PEEL273.


| Configuration |  |  |  |  | PEEL18CV8, PEEL20CG10 <br> PEEL22CV10Z | PEEL22CV10 |
| :---: | :---: | :---: | :---: | :---: | :--- | :--- | | PEEL153, PEEL253 |
| :--- |
| PEEL173, PEEL273 |

Figure 5-2. APEEL Macrocell Configuration Definitions

## Node Assignments

Some PEEL devices have product terms assigned to control the Asynchronous Clear and Synchronous Preset of the registers. To allow control of these special functions, nodes are assigned to these product terms.

Format: Node_Name NODE Node_Number
The table below shows the node number assignments for the PEEL devices.

| PEEL Devices | Node Number |  |
| :--- | :--- | :---: |
|  | Asynchronous Clear |  |


| PEEL18CV8 | 21 | 22 |
| :--- | :--- | :--- |
| PEEL20CG10 | 25 | 26 |
| PEEL22CV10 | 25 | 26 |
| PEEL22CV10Z | 25 | 26 |

## Boolean Equations and Logic Operators

## Equation Format

The logic function to be implemented at each output pin is expressed as a Boolean equation in the sum-of-products form. The equations must be preceded by the statement EQUATIONS

Format: Pin_Name = Sum-Of-Products_Expression
Example: Q_SL = !(R \# !S \& !Q_SL)
The above equation has a "!" just prior to the parenthesis. This "!" character is actually ignored by APEEL (otherwise, the expression of the right side of the " $=$ " symbol is not in a sum-ofproducts form). The inversion of the expression is actually done by setting the output "Q_SL" to NEG polarity (in the macrocell configuration). The reason for inserting the "!" is to make the equation appears logical without refering back to the macrocell configuration assignment statements.

If the "!" or "/" is inserted to the beginning of the output pin name (on the left side of the "=" symbol of the equation), it will also be ignored by APEEL. This means that the polarity of the output is solely controlled by setting the macrocell
polarity attribute (NEG or POS). However, you can include the "!" or "/" on your output pin names (only in the boolean equations) to match the pin names in your design.

Note, the " $=$ " operator may be used for specifying both combinatorial and registered functions, as the type of output is explicitly defined in the macrocell definition. However, the ":=" operator commonly used by other logic assemblers and compilers to specify registered functions may also be used in APEEL.

## Logic Operators

The APEEL assembler allows the use of logic operators that are compatible with either ABEL or PALASM. The designer may choose whichever format is more familiar.

| (ABEL) | (PALASM) | Logic Description |
| :---: | :---: | :--- |
| $\&$ | $*$ | AND |
| $\#$ | + | OR |
| $!$ | 1 | NOT |

## Output Feedback

Below is an example of an APEEL boolean equation with feedback.

Example: $\quad Q \_S L=!\left(R \#!S \&!Q \_S L\right)$

| $\begin{array}{c}\text { Output Q_SL }\end{array}$ |  | $\begin{array}{c}\text { FeedBack Q_SL } \\ \text { Previous State }\end{array}$ |  | Next State |
| :---: | :---: | :---: | :---: | :---: | \(\left.\begin{array}{c}Feedback Logical Level <br>

Level\end{array}\right)\)

The macrocell definition for the output Q_SL was:

Q_SL pin $15=$ neg com feed_pin
Because the "!" or "/" has been omitted in the pin name of the macrocell definition statement, the feedback signal Q_SL has the same voltage level but not the same logical level as the previous output level, regardless of the output's polarity or feedback type. In this case, the output is "Active Low" but the feedback is "Active High".

If the "!" or "/" was included in the pin name, then both output and feedback has the same logical level (i.e. "Active Low"). Please refer to the "I/O Pin Assignments and Macrocell Configurations" section described earlier.

In conclusion, the feedback signal assumes an "Active Low" or "Active High" polarity depending on whether a "!" or "/" was included in the pin name of the macrocell definition statement. This definition is consistent with the input pin definition.

## Output Enable Operator

To control the programmable output enable function, the following format is used:

| Format: | Enable $/ / O_{-}$Pin_Name $=$Product_Expression |
| :--- | :--- |
|  | Enable $/ / O_{-}$Pin_Name $=1 \quad$ (output enabled unconditionally) |
| Example: | Enable $H Z B U F=O E$ |

The output will be enabled when Product Expression is TRUE. This example can be found in the file V8GATES.APL.

If you do not specify the "Enable" statement, the output is enabled automatically. All unused outputs are disabled automatically.

## Test Vectors

Test vectors are defined in the input file for logic simulation and function testing. The vectors are automatically converted to the JEDEC format and incorporated in the JEDEC programming file. Test vectors must be preceded by the statement TEST_VECTORS. The identifiers and format for defining test vectors in APEEL are described below.

## Input transitions:

| Symbol | Function |
| :--- | :--- |
| C | Clock (LOW-HIGH-LOW) |
| 1 | Input HIGH |
| 0 | Input LOW |
| X | Don't Care |

## Output transitions:

| Symbol | Function |
| :--- | :--- |
|  |  |
| H | Output expect HIGH |
| L | Output expect LOW |
| Z | Output expect High-Z |
| X | Don't examine output |

A set of test vectors may include a subset of the total number of input and output pins, and multiple vector sets may be included in one file. When multiple functions are implemented in a single device, it is often convenient to group vectors for each function separately (see the application examples for an illustration). Note that each set of vectors must be preceded by the TEST_VECTORS statement.

## Format

The labels of the pins being described are separated by spaces or commas and are enclosed by parenthesis as shown:
(Input_Pins $\rightarrow$ Output_Pins)
Below the pin label, list the desired input and expected output transitions. Separate the input transitions with spaces or commas and do likewise with the output transitions, but do not add parenthesis. If feedbacks are used, the associated outputs must be declared as output pins (not input pins).

Example:

$$
\begin{array}{llll}
\left(\begin{array}{lll}
S & R & \rightarrow \\
0 & \text { Q_SL }) \\
0 & 0 & \rightarrow
\end{array}\right) \\
1 & 0 & -> & H \\
0 & 0 & \rightarrow & H
\end{array}
$$

If you have specified the output pin name with a "!" or "/" on the macrocell definition statement to implement an "Active Low" feedback path, you must include the "!" or "/" in the output pin name on test vector pin label statement. Please refer to the "I/O Pin Assignments and Macrocell Configurations" and "Boolean Equations and Logic Operators" (under Output Feedback) sections for additional information.

Example: ! A pin $19=$ neg reg feed_reg (Macrocell Pin Definition)
( $1 \mathrm{X} \mathrm{Y} \mathrm{Z} \rightarrow$ ! A )
(Test_Vector pin name label)
$0101 \rightarrow H$ L
(Test_Vector data)

## Creating New APEEL Source Files

APEEL template files for each PEEL device are included on the APEEL Applications Diskette. These files provide the structure for writing a new APEEL design. To use the template files, simply:
> Select the specific template file for the PEEL device you wish to design with.

- Build the source file around the template, following the syntax rules presented in this section, by adding the specific pin names, macro definitions, equations, test vectors, and comments needed for your design.
- Save the newly edited file with a new file name (using the Save As command) in order to preserve the template file.


## APEEL Template Files Included on the Applications Diskette

```
PEEL Device APEEL Template File
PEEL18CV8 ANEWV8.APL
PEEL173
PEEL }27
ANEW173.APL
ANEW273.APL
ANEW153.APL
ANEW253.APL
ANEWG10.APL
ANEWV10.APL
ANEWV10Z.APL
```


## This page is blank

### 6.0 Application Primer and Examples

A number of application examples for PEEL devices have been provided in the form of APEEL input files which can be found on the Applications diskette (disk\# 2). These files show some of the possible applications for PEEL devices and provide an example of the format used to create APEEL input files. These examples and the APEEL applications primer in section 6.1 can be used to familiarize yourself with the capabilities of the APEEL software and designing with PEEL device architectures.

## Application Directory

APEEL source files for the PEEL applications listed below may be found on the PEEL Device Applications Diskette.
6.1 APEEL Applications Primer

## PEEL18CV8 Applications File Name

6.2 Basic Logic Gates .V8GATES.APL
6.3 Basic Registers and Latches ....................... . V8REGS.APL
6.4 Clock Divider and Address Decod............. . V8CLKADD.APL
6.5 Bus Programmable 8 to 1 Multiple ............ V8BUSMUX.APL
6.6 Expandable 8-bit (or Dual 4-bit) Comparator ....V8COMP.APL
6.7 8-bit Counter with Function Controls ............V8FCNTR.APL
6.8 4-bit Change-of-State Port with Interrupt . . . . . . .V8CPORT.APL

PEEL 22CV10 and 22CV10Z Applications File Name.
6.9 8-bit Loadable Up/Down Counter . . . . . . . . . . . . . V10CNT8.APL
6.10 8-bit Change-of-State Port with Interrupt ....V10ZPORT.APL

PEEL173 Applications File Name
6.1116 to 4 Priority Encoder . ........................... PRI173.APL

PEEL273 Applications
File Name
6.12 8-bit Greater/Less-Than Mag. Comparator . . . . . . MAG23.APL
6.13 10-Bit Expandable Equality Comparator ........ EQU273.APL

### 6.1 APEEL Application Primer

If programmable logic devices are new to you, this section will give you a brief overview of the how design concepts can be described by APEEL design files which are then assembled into JEDEC programming files.

- Your Design Concepts
- The Basics of an APEEL file
- PEEL Device Architectures
- The JEDEC File


## Your Design Concepts

In digital circuits, there are various ways to describe a logic design but probably the most familiar method is by schematic (or gate) form. However, like most logic assemblers APEEL requires logic to be described in equation form. Before converting your design conceptualized in schematic form into APEEL equations, you must first choose the right PEEL device for your specific application. Some of the basic issues when selecting a PEEL device for your design are:

- The speed (tPD, combinatorial propagation delay from input to output), power and cost considerations
- The number of input and I/O pins required
- The complexity of your design in terms of the number of product and sum-of-product functions to be implemented
- The use of output registers (flip-flops)

Most of the above issues can be better understood after reading through the following section on the PEEL device architectures, reviewing the PEEL device data sheets, and experiencing a few APEEL designs. Figure 6.1a gives you a brief summary of the features of all the devices in the PEEL family, but please note that you should refer to the product data sheets for the latest specifications.
PEEL20CG10
PEEL22CV10 PEEL22CV10Z

PEEL153
PEEL253
PEEL173
PEEL273


$\dagger$ User-programmable "zero-power" standby mode: ICC = approx. $200 \mu \mathrm{~A}$
Figure 6.1a Pin Configurations and Features Summary of PEEL Devices
*Please refer to latest PEEL Device data sheets for more detailed and updated AC and DC specifications. Higher speed versions of all devices are scheduled for late 1989-1990.

## The Basics of an APEEL file

Once a PEEL device is selected, the process of transferring your conceptualized design into APEEL design file is segmented into three main steps.

- Input and I/O pin assignments
- Macro cell configuration declarations
- Logic equations

Figure 6.1b illustrates a simple exclusive NOR design in schematic form converted to an APEEL design file for the PEEL18CV8 device. First, the input signal names "I1" and "I2" are assigned to input pins 1 and 2 respectively. Next, the output signal "OUT" is assigned to an I/O pin which macro cell is configured as: positive polarity output (POS); combinatorial output (COM); and feedback from the pin (FEED_PIN). In this case, the feedback is actually not being used but it should be specified anyway. Finally, the equivalent equation for the logic function is expressed. Note that the "!" equals the NOT function, "\&" equals the AND function, and "\#" equals the OR function.

## Exclusive NOR



## APEEL Design File

"Input Pins
11 pin 1
$\longrightarrow \quad 12$ pin 2
"I/O Pins with Macrocell Definition Out pin $19=$ POS COM FEED_PIN

EQUATIONS
Out = ! 11 \& ! $\mid 2$ \# |1 \& |2

Figure 6.1b PEEL18CV8 exclusive NOR Design

Three other similar examples are shown in figures 6.1 c (2-to-4 Bit Decoder), 6.1d (4-Bit Shifter), and 6.1e (2-Bit Counter). For a more detailed description of the APEEL language, please refer to section 5.0 and the APEEL application examples found later in this chapter

## 2-to-4 Decoder

/ENABL


## APEEL Design File

"Input Pins

| A | pin | 1 |
| :--- | ---: | :--- |
| B | pin 2 |  |
| IENABLE | pin | 3 |

"I/O Pins with Macrocell Definition
YO pin $19=$ POS COM FEED_PIN
Y1 pin $18=$ POS COM FEED_PIN
Y2 pin $17=$ POS COM FEED_PIN
Y3 pin 16 = POS COM FEED_PIN
EQUATIONS
$Y 0=E N A B L E \&!B \&!A$
$Y 1=E N A B L E \&!B \& A$
$\mathrm{Y} 2=\mathrm{ENABLE} \& \mathrm{~B} \&!\mathrm{A}$ $Y 3=E N A B L E \& B \& A$

Figure 6.1f PEEL18CV8 2-to-4 Bit Decoder Design


Figure 6.1g PEEL18CV8 4-Bit Shifter Design

In Figure 6.1 g , an additional declaration is needed for the internal node to control the asynchronous clear capability of the PEEL18CV8. Please refer to section 5.0 and the PEEL application examples for a more detail discussion on this feature.


APEEL Design File
"Input Pins CLK pin 1 SRES pin 2
"I/O Pins with Macrocell Definition Q0 pin $19=$ POS REG FEED_REG
Q1 pin $18=$ POS REG FEED_REG

## EQUATIONS

$Q 0=!$ SRES \& $Q_{0}$
Q1 = !SRES \& !Q1 \& Q0 \# ISRES \& Q1 \& !Q0

Figure 6.1h PEEL18CV8 2-Bit Counter Design

## PEEL Device Architectures

The following section describes PEEL Device Architectures. AIthough helpful, a detailed understanding of PEEL Device architecture is not always necessary to sucessfully design with PEEL Devices. Many PEEL logic designers, armed with a minimum knowledge of macrocell configurations, pin functions and number of product terms are able to create effective PEEL designs for their specific applications.

## The Logic Array

Probably the most basic thing about programmable logic devices is the logic array diagram of the device. The two types of logic structures in the PEEL Device family are the program-mable-AND/fixed-OR and programmable-AND/programmableOR structures. The PEEL18CV8 logic array which utilizes the programmable-AND/fixed-OR structure is shown on Figure 6.1i. Other PEEL devices with this logic structure include PEEL22CV10, PEEL20CG10, PEEL22CV10Z (see Appendix D). As shown in the diagram, the $36(0-35)$ input lines which run vertically are derived from true and complement of the 18 possible input pins. The product terms, drawn as horizontal lines, serve as AND functions (denoted by the AND gate symbol at the end of each product term) with a maximum of 36 inputs for each product term. The 74 product terms are made up of: one synchronous preset term; one asynchronous clear term; eight output enable terms; and 64 terms divided into groups of eight, with each group feeding into an OR function. The area where the input lines and the product terms intersect is known as the AND array. At each intersection of the input line and product

Input Lines ( $0-35$ )


Figure 6.1i PEEL18CV8 Logic Array Diagram (Programmable-AND/Fixed-OR)


Figure 6.1j PEEL273 Logic Array Diagram (Programmable-AND/Programmable-OR)
term is an EEPROM cell which determines whether the intersection is connected or open. A connection allows an input line to become a logical input of the intersected product term (AND gate). Hence, logic functions are performed by merely connecting the input lines to the product terms. By connecting specific inputs or I/O macrocell feedbacks to the product terms, complex sum-of-product logic functions can be created. In the PEEL18CV8 device, each sum feeds into its associated I/O macrocell where the logic function can be further controlled for output to an I/O pin and/or feedback into the array. To graphically illustrate the logic functions in the logic array diagram, X 's are used to mark the intersection in which the input lines are connected to the product terms (refer to the V8GATES design in section 6.2).

The other logic array structure in the PEEL devices (PEEL153, PEEL253, PEEL173, and PEEL273) is the programmable-AND/programmable-OR structure (see Figure 6.1j and Appendix D). This logic structure is ideal for combinatorial applications such comparitors, priority encoders, etc. which utilize many product terms. Unlike the PEEL18CV8's fixed OR array, the programmable OR array allows user-specified product terms to be connected to the sum terms (drawn as horizontal lines) which are propagated to the I/O pin, output enable buffer, or back to the AND array as feedbacks. This sharing of product terms minimizes product term redundancy and avoids wasting unused terms of fixed-OR arrays.

## A Closer Look at the Logic Array

Figure 6-1k illustrates how a logic function (specifically the two-input exclusive NOR design described earlier) is implemented in the PEEL18CV8 array. Note that if all true and complement inputs of a product term are left open, the output of the AND gate will be a logical true (HIGH). If both true and complement of one or more inputs are connected to a product term, the output of the AND gate is forced to a logical false (LOW). Frequently, you will find that the unused product terms are connected to both true and complement of all the possible inputs in the device, creating product terms with JEDEC O's. Most logic assembler or compiler (including APEEL) omit these unused product terms when outputing the JEDEC file. Basically, any product terms not specified in the JEDEC file are assumed to be unused.


Figure 6.1k Logic function implementation in PEEL18CV8 array

## The Macro Cell

In the PEEL18CV8 device, there is a macro cell associated with each I/O pin. This macro cell allows you to configure the architecture of each output independently into one of twelve possible configurations. This flexiblity makes it possible to customize the architecture to your design requirements. PEEL devices with similar macro cell capabilities include PEEL20CG10, PEEL22CV10, and PEEL22CV10Z. Macro cells in PEEL devices such as PEEL153, PEEL253, PEEL173 and PEEL273 provide for output polarity control only. Please refer to 5-12 of this handbook for more information describing the different PEEL macro cell configurations.

As shown in figure 6.1i, the PEEL18CV8 I/O macro cell consists of a D-type flip-flop and two signal-select multiplexers. The configuration of each macrocell is determined by the four EEPROM bits ( $A, B, C, D$ ) controlling these multiplexers. These bits determine: output polarity; output type (registered or nonregistered); and input/feedback path (bi-directional I/O, combinatorial feedback, or register feedback). Figure 6.1j shows the equivalent circuits of the PEEL18CV8 twelve macro cell configurations.

## Output Type

The signal from the OR array can be fed directly to the output pin (combinatorial function) or latched in the D-type flip-flop (registered function). The D-type flip-flop latches data on the rising edge of the clock and is controlled by the global preset


Figure 6.1i PEEL18CV8 Macro Cell
and clear terms. When the synchronous preset term is satisfied, the Q output of the register will be set HIGH at the next rising edge of the clock input. Satisfying the asynchronous clear term will set Q LOW, regardless of the clock state. If both terms are satisfied simultaneously, the clear will override the preset.

## Output Polarity

Each macrocell can be configured to implement active-high or active-low logic. Programmable polarity eliminates the need for external inverters.

## Output Enable

The output of each I/O macrocell can be enabled or disabled under the control of its associated programmable output enable product term. When the logical conditions programmed on the output enable term are satisfied, the output signal is propagated to the I/O pin. Otherwise, the output buffer is driven into the high-impedance state. Under the control of the output enable term, the I/O pin can function as a dedicated input, output, or a bi-directional I/O.

## Input/Feedback Select

The I/O macrocell also provides control over the feedback path. The input/feedback signal associated with each I/O macrocell may be obtained from three different locations: from the I/O pin (bi-directional I/O); directly from the Q output of the flip-flop (registered feedback); or directly from the OR gate (combinatorial feedback).


Figure 6.1j PEEL18CV8 macro cell configurations

## Bi-directional I/O

The input/feedback signal is taken from the I/O pin when using the pin as a dedicated input or as a bi-directional I/O. (Note that it is possible to create a registered output function with bi-directional I/O.)

## Combinatorial Feedback

The signal-select multiplexer gives the macrocell the ability to feedback the output directly from the OR gate, regardless of whether the output function is registered or combinatorial. This feature allows the creation of asynchronous latches, even when the output must be disabled.

## Registered Feedback

Feedback also can be taken from the register, regardless of whether the output function is registered or combinatorial. When implementing a combinatorial output and registered feedback configuration (configurations number 11 and 12 in figure 6.1j), the register can be used for internal latching of data while leaving the external output free for combinatorial functions.

## The JEDEC File

As mentioned earlier, the APEEL assembler outputs a JEDEC file which can be uploaded into a programmer to program the PEEL device. Referencing to the logic array diagram with the V8GATES application example on section 6.2, the X's which mark the connected inputs to the product term are represented by 0 's in the JEDEC file.

After the PEEL device is erased (electrically), all EEPROM cells are set to a JEDEC "1" which open all logical connections. The device is then configured to perform the user-defined function by programming selected connections (JEDEC " 0 ") in the AND array. Please refer to the JEDEC pattern of the V8GATES.APL design. Note that only used product terms are specified.

The JEDEC file is the output of the APEEL assembler (and all other PLD logic compilers). This JEDEC file which is a standard data transfer format for programmable logic devices between the development systems and programmer defines that the data "1" and " 0 " represent an open and short connection. For more information on the JEDEC standard, you can contact:

Electronic Industries Association
Engineering Department
2001 Eye Street N.W.
Washington, D.C. 20006.

### 6.2 Basic Gates

## DEVICE: PEEL18CV8 <br> FILE NAME: V8GATES.APL

This PEEL18CV8 application example implements several basic logic gates. The logic gates include an inverter, four-input AND, OR, NAND, and NOR gates, a four-input AND-OR- INVERT gate, a two-input XOR gate and a high-impedance buffer. Each gate uses one or more of the ( $A, B, C$ and $D$ ) inputs. Additionally, the high-impedance buffer uses the /HZ input for impedance control. The truth table for these gates can be examined in the test vectors. Note, the remaining unused input pins can be used as additional inputs into the gates.


Figure 6.2a - Pinout for V8GATES.APL


Figure 6.2b - Block diagram for V8GATES.APL

```
TITLE 'APEEL FILE: PEEL18CV8 BASIC GATES
DESIGNER: Robin Jigour
DATE: 8/16/87'
PEEL18CV8
"Inputs"
A pin 1 "A,B,C, and D are gate inputs.
B pin 2
C pin 3
D pin 4
!OE pin 9 "The '!' is only used to indicate an
    "active low output
    "enable for HZ BUF. This character
    "is NOT part of the pin name.
"Outputs and Macro Cell definitions
\begin{tabular}{lll} 
HZ_BUF & pin \(12=\) pos com feed_pin "High Impedence Buffer. \\
XOR & pin \(13=\) pos com feed_pin "Exclusive or. \\
AOI & pin \(14=\) neg com feed_pin "AND-oR-Invert. \\
NOR & pin \(15=\) neg com feed_pin \\
OR & pin \(16=\) pos com feed_pin \\
NAND & pin \(17=\) neg com feed_pin \\
AND & pin \(18=\) pos com feed_pin \\
NOT & pin \(19=\) pos com feed_pin "Inverter.
\end{tabular}
```


## EQUATIONS

```
NOT = !A "Note macro cell polarity for each output.
```

AND $\quad=A \& B \& C \& D$
NAND $=!(A \& B \& C \& D) \quad$ \& Here, the ' !' (which is actually ignored
"by APEEL) is to make the equation
"appears logically correct. This output's
"macro cell which is set to NEG polarity is
"actually doing the inversion.
OR $=A$ \# B \# C \# D
NOR = !(A \# B \# C \# D) "Again, the '!' is ignored by APEEL.
NOR = !(A \# B \# C \# D) "Again, the '!' is ignored by APEEL.
AOI = !(A \& B \# C \& D) "Same as above.
AOI = !(A \& B \# C \& D) "Same as above.
XOR = A\&!B \# !A\&B
XOR = A\&!B \# !A\&B
HZ_BUF = A
HZ_BUF = A
Enāble HZ_BUF = OE "OE controls output enable.
Enāble HZ_BUF = OE "OE controls output enable.
"Outputs without the 'ENABLE' statements are
"Outputs without the 'ENABLE' statements are
"enabled unconditionally.
"enabled unconditionally.
TEST_VECTORS
( D C $\quad \mathrm{B}$ A $\quad$ OE $\quad \rightarrow$ NOT AND NAND OR NOR AOI XOR HZ_BUF )

| 0 | 0 | 0 | 0 | 1 | -> | H | L | H | L | H | H | L | L |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 | -> | L | L | H | H | L | H | H | H |
| 0 | 0 | 1 | 0 | 0 | -> | H | L | H | H | L | H | H | Z |
| 0 | 0 | 1 | 1 | 0 | -> | L | L | H | H | L | L | L | 2 |
| 0 | 1 | 0 | 0 | X | -> | X | L | H | H | L | H | X | X |
| 0 | 1 | 0 | 1 | X | -> | X | L | H | H | L | H | X | X |
| 0 | 1 | 1 | 0 | X | -> | X | L | H | H | L | H | X | X |
| 0 | 1 | 1 | 1 | X | -> | X | L | H | H | L | L | X | X |
| 1 | 0 | 0 | 0 | X | -> | X | L | H | H | L | H | X | X |
| 1 | 0 | 0 | 1 | X | -> | X | L | H | H | L | H | X | X |
| 1 | 0 | 1 | 0 | X | -> | X | L | H | H | L | H | X | X |
| 1 | 0 | 1 | 1 | X | -> | X | L | H | H | L | L | X | X |
| 1 | 1 | 0 | 0 | X | -> | X | L | H | H | L | L | X | X |
| 1 | 1 | 0 | 1 | X | -> | X | L | H | H | L | L | X | X |
| 1 | 1 | 1 | 0 | X | -> | X | L | H | H | L | L | X | X |
| 1 | 1 | 1 | 1 | X | -> | X | H | L | H | L | L | X | X |


** To simplify the diagram, unused product terms are only connected to the true and complement of input pin 1 .

Figure 6.2 c - PEEL18CV8 Logic Diagram with Fuse Map for V8GATES.APL

## V8GATES JEDEC File

```
<STX>ICT APEEL(tm) V3.30. Tue 3-21-1989 18:17:11
APEEL FILE: PEEL18CV8 BASIC GATES
DESIGNER: Robin Jigour
DATE: 8/16/87
*DF PEEL
*DD 18CV8
*DM ICT
*QP20
*QF2696 *FO *
N Output Pin 19 *
L0000 1011 1111 1111 1111 1111 1111 1111 1111 1111 *
N Output Pin 18 *
L0288 0111 0111 0111 0111 1111 1111 1111 1111 1111 *
N Output Pin 17 *
L0576 0111 0111 0111 0111 1111 1111 1111 1111 1111 *
N Output Pin 16 *
L0864 0111 1111 1111 1111 1111 1111 1111 1111 1111 *
L0900 1111 0111 1111 1111 1111 1111 1111 1111 1111 *
L0936 1111 1111 0111 1111 1111 1111 1111 1111 1111 *
L0972 1111 1111 1111 0111 1111 1111 1111 1111 1111 *
N Output Pin 15 *
L1152 0111 1111 1111 1111 1111 1111 1111 1111 1111 *
L1188 1111 0111 1111 1111 1111 1111 1111 1111 1111 *
L1224 1111 1111 0111 1111 1111 1111 1111 1111 1111 *
L1260 1111 1111 1111 0111 1111 1111 1111 1111 1111 *
N Output Pin 14 *
L1440 0111 0111 1111 1111 1111 1111 1111 1111 1111 *
L1476 1111 1111 0111 0111 1111 1111 1111 1111 1111 *
N Output Pin 13 *
L1728 0111 1011 1111 1111 1111 1111 1111 1111 1111 *
L1764 1011 0111 1111 1111 1111 1111 1111 1111 1111 *
N Output Pin 12 *
L2016 0111 1111 1111 1111 1111 1111 1111 1111 1111 *
```

```
N Output Enable 19,18,...12 *
L2304 1111 1111 1111 1111 1111 1111 1111 1111 1111 *
L2340 1111 1111 1111 1111 1111 1111 1111 1111 1111 *
L2376 1111 1111 1111 1111 1111 1111 1111 1111 1111 *
L2412 1111 1111 1111 1111 1111 1111 1111 1111 1111 *
L2448 1111 1111 1111 1111 1111 1111 1111 1111 1111 *
L2484 1111 1111 1111 1111 1111 1111 1111 1111 1111 *
L2520 1111 1111 1111 1111 1111 1111 1111 1111 1111 *
L2556 1111 1111 1111 1111 1111 1111 1111 1111 1011 *
N Sync Preset, Async Clear, Macrocell 19,18,...12 *
L2592 0000 0000 0000 0000 0000 0000 0000 0000 0000 *
L2628 0000 0000 0000 0000 0000 0000 0000 0000 0000 *
L2664 0011 0011 1011 0011 1011 1011 0011 0011 *
V0001 0000XXXXONXLLHHLHLHN *
V0002 1000XXXXONXHHHLHHLLN *
V0003 0100XXXX1NXZHHLHHLHN *
V0004 1100XXXX1NXZLLLHHLLN *
V0005 0010XXXXXNXXXHLHHLXN *
V0006 1010XXXXXNXXXHLHHLXN *
V0007 0110XXXXXNXXXHLHHLXN *
V0008 1110XXXXXNXXXLLHHLXN *
V0009 0001XXXXXNXXXHLHHLXN *
V0010 1001XXXXXNXXXHLHHLXN *
V0011 0101XXXXXNXXXHLHHLXN *
V0012 1101XXXXXNXXXLLHHLXN *
V0013 0011XXXXXNXXXLLHHLXN *
V0014 1011XXXXXNXXXLLHHLXN *
V0015 0111XXXXXNXXXLLHHLXN *
V0016 1111XXXXXNXXXLLHLHXN *
C6C41 *
<ETX>0000
```


### 6.3 Basic Registers and Latches

## DEVICE: PEEL18CV8 <br> FILE NAME: V8REGS.APL

This application examples demonstrates the implementation of several basic registers and latches within a PEEL18CV8. Four register types are included, D, T, JK, and SR, all of which are clocked by the CLK input. All registers can be synchronously reset, set, and asynchronously reset using the SRES, SSET and ARES inputs respectively. Besides the registers, an SR latch and a Gated Latch circuit show how independent asynchronous storage elements can be implemented. Only the Q outputs of these registers and latches are provided at the output pins. The /Q outputs could easily be accessed by inverting the macro cell output polarity. Truth table operation can be referenced via the test vectors.


Figure 6. 3a - Pinout for V8REGS.APL


Figure 6.3b - Block diagram for V8REGS.APL

```
TITLE 'APEEL FILE:18CV8 BASIC REGISTERS and LATCHES,
DESIGNER:Robin Jigour, ICT
DATE: 8/16/87'
```

PEEL18CV8
"Inputs"

| CLK | pin 1 | "register and latch inputs |
| :--- | :--- | :---: |
| D | pin 2 |  |
| T | pin 3 |  |
| K | pin 4 |  |
| R | pin 5 |  |
| S | pin 6 |  |
| LAT | pin 7 | "gated latch |
| LEN | pin 8 | "enable for gated latch |
| SRES | pin 9 11 | "synchronous reset |
| SSET | pin 12 | "synchronous set |
| ARES | pin 13 | "asynchronous reset |

"Outputs and Macro Cell definitions
Q_GL pin 14 = pos com feed_or "Latch outputs
"(internal feedback)
Q_SL $\quad$ pin $15=$ neg com feed_pin
Q_SR pin 16 = pos reg feed_reg "Register outputs"
Q_JK pin 17 = pos reg feed_reg
Q_T pin 18 = pos reg feed_reg
Q_D pin 19 pos reg feed_reg
"Internal Nodes"

| AC | node 21 | "Asynchronous Clear node" |
| :--- | :--- | :--- |
| SP | node 22 | "Synchronous Preset node" |

EQUATIONS

```
SP = SSET
"Synchronous Preset
AC = ARES "Asynchronous Clear
```

| Q_D | : $=$ | ! SRES | \& | D |  |  |  |  | "D r | register |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q_T | : $=$ | ! SRES <br> ! SRES | $\begin{aligned} & \& \\ & \& \end{aligned}$ | $\begin{gathered} T \\ !T \end{gathered}$ |  | $\begin{aligned} & \text { Q Q_T } \\ & \text { Q_T } \end{aligned}$ |  |  |  | register |  |
| Q_JK | : $=$ | ! SRES <br> !SRES <br> ! SRES | \& | $\begin{gathered} \mathrm{J} \\ !\mathrm{J} \end{gathered}$ | $\begin{aligned} & \& \\ & \& \\ & \& \end{aligned}$ | $\begin{array}{ll} !K & \# \\ !K & \& \\ K & \& \end{array}$ | $\begin{aligned} & \text { Q_JK } \\ & \text { Q_JK } \end{aligned}$ | \# | "JK | register |  |
| Q_SR | : $=$ | ! SRES <br> ! SRES | \& | $\begin{gathered} S \\ !S \end{gathered}$ | $\begin{aligned} & \& \\ & \& \end{aligned}$ | $\begin{array}{ll} !R & \# \\ !R & \& \end{array}$ | Q_SR |  | "SR | register | (clocked) |
| Q_SL | $=$ | $!1 \mathrm{R}$ | \# | ! S | \& | !Q_SI | ) |  | "SR | latch" |  |

" $\uparrow=$ This '!' is actually ignored by the APEEL. The inversion " is performed by the output's NEG polarity.

$$
\begin{aligned}
Q \_G L= & \text { LEN \& LAT \# } \\
& !\text { LEN \& Q_GL \# } \\
& \text { LAT \& Q_GL }
\end{aligned}
$$

"Gated latch"
"fix hazard when $Q_{-} G L=1 "$

| TEST_VECTORS "D Register" |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ( CLK | D | SRES | SSET | ARES | -> | Q_D |
| 0 | 0 | 0 | 0 | 1 | -> | X |
| 0 | 0 | 0 | 0 | 1 | -> | L |
| C | 0 | 0 | 1 | 0 | -> | H |
| C | 0 | 1 | 0 | 0 | -> | L |
| C | 0 | 1 | 1 | 0 | -> | H |
| C | 0 | 0 | 0 | 0 | -> | L |
| C | 1 | 0 | 0 | 0 | -> | H |
| C | 0 | 0 | 0 | 0 | -> | L |
| C | 1 | 0 | 0 | 0 | -> | H |

TEST_VECTORS "T Register"

| CLK | T | SRES | SSET | ARES | $\rightarrow$ | Q_T | ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | $->$ | L |  |
| C | 0 | 0 | 1 | 0 | $->$ | H |  |
| C | 0 | 1 | 0 | 0 | $->$ | L |  |
| C | 0 | 1 | 1 | 0 | $->$ | H |  |
| C | 0 | 1 | 1 | 0 | $->$ | H |  |
| C | 1 | 0 | 0 | 1 | $->$ | L |  |
| C | 0 | 0 | 0 | 0 | $->$ | L |  |
| C | 1 | 0 | 0 | 0 | $->$ | H |  |

TEST_VECTORS "JK Register"

| CLK | J | K | SRES | SSET | ARES | $\rightarrow$ | Q_JK | ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- | :---: | :--- |
| 0 | 0 | 0 | 0 | 0 | 1 | $->$ | L |  |
| C | 0 | 0 | 0 | 1 | 0 | $->$ | H |  |
| C | 0 | 0 | 1 | 0 | 0 | $->$ | L |  |
| C | 0 | 0 | 1 | 1 | 0 | $->$ | H |  |
| C | 0 | 0 | 0 | 0 | 0 | $->$ | H |  |
| C | 0 | 1 | 0 | 0 | 0 | $->$ | L |  |
| C | 1 | 0 | 0 | 0 | 0 | $->$ | H |  |
| C | 1 | 1 | 0 | 0 | 0 | $->$ | L |  |
| C | 0 | 0 | 0 | 0 | 0 | $->$ | L |  |
| C | 1 | 0 | 0 | 0 | 0 | $->$ | H |  |
| C | 0 | 1 | 0 | 0 | 0 | $->$ | L |  |
| C | 1 | 1 | 0 | 0 | 0 | $\rightarrow$ | H |  |

TEST_VECTORS "SR Regsister (clocked)"

| (LLK | SRES | S | R | $\rightarrow$ | Q_SR | ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C | 0 | 0 | 0 | $->$ | X |  |
| C | 0 | 1 | 0 | $->$ | $H$ |  |
| C | 0 | 0 | 0 | $->$ | $H$ |  |
| C | 0 | 0 | 1 | $->$ | L |  |
| C | 0 | 0 | 0 | $->$ | L |  |
| C | 0 | 1 | 1 | $->$ | L |  |

TEST_VECTORS "Gated Latch"

$$
\left(\begin{array}{llll}
\text { LATT LEN } & \rightarrow & Q_{-} G L
\end{array}\right)
$$

$$
\begin{array}{llll}
0 & 0 & -> & \bar{X} \\
0 & 1 & -> & \mathrm{L} \\
0 & 0 & -> & \mathrm{L} \\
1 & 0 & -> & \mathrm{L} \\
0 & 1 & -> & \mathrm{L} \\
1 & 1 & \rightarrow & \mathrm{H} \\
1 & 0 & -> & \mathrm{H} \\
0 & 0 & -> & \mathrm{H} \\
0 & 1 & -> & \mathrm{L} \\
0 & 0 & -> & \mathrm{L}
\end{array}
$$

$$
\begin{aligned}
& \text { TEST_VECTORS "SR Latch" } \\
& \left(\begin{array}{llll}
S & R & -> & Q_{-} S L \\
0 & 0 & -> &
\end{array}\right. \\
& \begin{array}{llll}
0 & 0 & -> & \text { X } \\
1 & 0 & -> & \text { H } \\
0 & 0 & -> & \text { H } \\
0 & 1 & -> & \text { L } \\
0 & 0 & -> & \text { L } \\
1 & 1 & -> & \text { L }
\end{array}
\end{aligned}
$$

### 6.4 Clock Divider and Address Decoder

DEVICE: PEEL18CV8
FILE NAME: V8CLKADD.APL
This application uses the PEEL18CV8 for two common microprocessor system functions: a clock divider and a memory mapped address decoder The clock divider provides divide 2, 4 and 8 clock outputs. The SET input sets all clock outputs high. The address decoder decodes the processor address lines to select one of five memory or I/O devices. The chip select for these devices are active low. The memory map over a 64 K boundary is shown below.


| CLK 1 | 20 | $\mathrm{V}_{\mathrm{cc}}$ |
| :---: | :---: | :---: |
| SET 2 | 19 | CLK2 |
| A08 3 | 18 | ] CLK4 |
| A09 4 | 17 | $\square \mathrm{CLK} 8$ |
| A10 5 | 16 | $\square \mathrm{EPROM}$ |
| A11 6 | 15 | $\square$ EEPROM |
| A12 7 | 14 | $]$ UART |
| A13 8 | 13 | $\square$ PORT |
| A14 9 | 12 | ] SRAM |
| Gnd 10 | 11 | ] A15 |

Figure 6.4b - Pinout for V8CLKADD.APL


Figure 6.4b - Block diagram for V8CLKADD.APL

```
TITLE 'APEEL FILE: PEEL18CV8 CLOCK DIVIDER AND ADDRESS DECODER
DESIGNER: Robin Jigour, ICT
DATE: 9/20/87'
PEEL18CV8
"PIN ASSIGNMENTS
"Inputs
    CLK pin 1
    SET pin 2
    A08 pin 3
    A09 pin 4
    Alo pin 5
    Al1 pin 6
    A12 pin 7
    A13 pin 8
    A14 pin 9
    A15 pin 11
"Outputs and Macro Cell definitions
SRAM pin 12 = neg com feed_pin "5 Combinatorial outputs.
PORT pin 13 = neg com feed_pin
UART pin 14 = neg com feed_pin "Pins 12-16 have active low outputs.
EEPROM pin 15 = neg com feed_pin
EPROM pin 16 = neg com feed_pin
CLK8 pin 17 = pos reg feed_reg "3 Registered outputs.
CLK4 pin 18 = pos reg feed_reg
CLK2 pin 19 = pos reg feed_reg
"Internal Nodes
AC node 21 "Asynchronous Clear - not used.
SP node 22 "Synchronous Preset.
```

```
EQUATIONS
"Clock Divider
SP = SET "If SET=1 set all CLK outputs high.
CLK2 := !CLK2 "CLK divided by 2.
CLK4 := !CLK4 & CLK2 # "CLK divided by 4.
CLK8 := !CLK8 & CLK4 & CLK2 # "CLK divided by 8.
    CLK8 & !CLK4 #
    CLK8 & !CLK2
"Address Decoder (active low outputs)
/SRAM = !A15 & !A14 & !A13 "The '/' is actually ignored by APEEL.
                                    "Here, the '/' is inserted to:
                                    " (1) indicate that the output is active
                    " LOW, and
                            " (2) allow the user to match the output
                    " signal name with what's on his/her
                    " design.
                    "Note: '/' can be used instead of '!'.
/PORT = !A15 & A14 & !A13 & !A12 & !A11 & !A10 & !A09 & !A08
/UART = !A15 & A14 & !A13 & !A12 & !A11 & !A10 & !A09 & A08
/EEPROM = !A15 & A14 & !A13 & A12 & !A11
/EPROM = A15
```

```
TEST_VECTORS "for Clock Divider"
( CLK SET ->CLK8 CLK4 CLK2 )
\begin{tabular}{llllll} 
C & 1 & \(->\) & H & H & H \\
C & 0 & \(->\) & L & L & L
\end{tabular}
\begin{tabular}{llllll}
\(C\) & 0 & \(->\) & \(L\) & \(L\) & \(H\)
\end{tabular}
\begin{tabular}{llllll} 
C & 0 & \(->\) & L & \(H\) & L
\end{tabular}
\begin{tabular}{llllll}
\(C\) & 0 & \(->\) & L & H & H
\end{tabular}
\begin{tabular}{llllll}
\(C\) & 0 & \(\rightarrow\) & \(H\) & L & L
\end{tabular}
\begin{tabular}{llllll} 
C & 0 & \(->\) & \(H\) & L & H \\
\(C\) & 0 & \(->\) & \(H\) & \(H\) & L
\end{tabular}
\begin{tabular}{llllll} 
C & 0 & \(->\) & H & H & L \\
C & 0 & \(->\) & H & H & H \\
C & 0 & \(->\) & L & L & L
\end{tabular}
TEST_VECTORS "for Address Decoder"
( A1\overline{5} A14 A13 A12 A11 A10 A09 A08 -> EPROM EEPROM UART PORT SRAM )
\begin{tabular}{llllllllllllll}
0 & 0 & 0 & X & X & X & X & X & \(->\) & H & H & H & H & L \\
0 & 0 & 1 & X & X & X & X & X & \(->\) & H & H & H & H & H \\
0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & \(->\) & H & H & H & L & H \\
0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & \(->\) & H & H & L & H & H \\
0 & 1 & 0 & 1 & 0 & X & X & X & \(->\) & H & L & H & H & H \\
0 & 1 & 1 & 0 & X & X & X & X & \(->\) & H & H & H & H & H \\
1 & X & X & X & X & X & X & X & \(->\) & L & H & H & H & H
\end{tabular}
```


### 6.5 Bus Programmable 8 to 1 Multiplexer

DEVICE: PEEL18CV8
FILE NAME: V8BUSMUX.APL
This application implements an 8 to 1 multiplexor that can be interfaced to a $\mu \mathrm{P}$ bus. Any one of the 8 inputs ( $10-7$ ) can be selectively routed to the output (OUT) by writing (/WR and /CS $=0$ ) a 3-bit binary value to the data inputs (DIO-2). The value is stored into a 3-bit latch that controls the multiplexer selection. Because the latch utilizes internal asynchronous feedback (macro configuration \#8), the value can also be enabled onto the data outputs (DO0-2). The DI and DO (0-2) pins should be tied together for write/read bus operation. The truth table for the mux is depicted via the test vectors.


Figure 6.5 a - Pinout for V8BUSMUX.APL


Figure 6.5b - The multiplexer in a typical microprocessor system

```
TITLE 'APEEL FILE: PEEL18CV8 BUS PROGRAMMBLE 8 TO 1 MUX
DESIGNER: Robin Jigour
DATE: 9/13/87'
PEEL18CV8
    "PIN DEFINITIONS"
    "Inputs"
\begin{tabular}{ll} 
IO & pin 1 \\
I1 & pin 2 \\
I2 & pin 3 \\
I3 & pin 4 \\
I4 & pin 5 \\
DI0 & pin 6 \\
DI1 & pin 7 \\
DI2 & pin 8 \\
!WR & pin 9 \\
!CS & pin 11 \\
!RD & pin 12 \\
I7 & pin 17 \\
I6 & pin 18 \\
I5 & pin 19
\end{tabular}
"Outputs and Macro Cell definitions
DO2 pin 13 = pos com feed or "Internal feedback from the
DO1 pin 14 = pos com feed_or "input of the D flip-flop.
DOO pin 15 = pos com feed_or
MOUT pin 16 = pos com feed_pin
```


## EQUATIONS

```
DOO = DIO & WR & CS # "Set DO latch from bus write.
```

DOO = DIO \& WR \& CS \# "Set DO latch from bus write.
DOO \& !WR \# "Hold when not selected.
DOO \& !WR \# "Hold when not selected.
DOO \& !CS \#
DOO \& !CS \#
DIO \& DOO "Prevent hazard.
DIO \& DOO "Prevent hazard.
Enable DOO = RD \& CS "Enable DO output with bus read.

```
Enable DOO = RD & CS "Enable DO output with bus read.
```

```
DO1 = DII & WR & CS #
"Set D1 latch from bus write.
    DO1 & !WR #
    DO1 & !CS #
    DI1 & DO1
Enable DO1 = RD & CS
DO2 = DI2 & WR & CS #
    DO2 & !WR #
    DO2 & !CS #
    DI2 & DO2
Enable DO2 = RD & CS
MOUT = IO & !DO2 & !DO1 & !DOO
        I1 & !DO2 & !DO1 & DOO # "Select I1 when DO-2 = 1
        I2 & !DO2 & DO1 & !DOO # "Select I2 when DO-2 = 2
        I3 & !DO2 & DO1 & DOO # "Select I3 when DO-2 = 3
        I4 & DO2 & !DO1 & !DOO # "Select I4 when DO-2 = 4
        I5 & DO2 & !DO1 & DO0 # "Select I5 when DO-2 = 5
        I6 & DO2 & DO1 & !DOO # "Select I6 when DO-2 = 6
        I7 & DO2 & DO1 & DOO "Select I7 when DO-2 = 7
```

TEST VECTORS "Test programmable 8 to 1 mux"
( IO I1 I2 I3 I4 I5 I6 I7 DI2 DI1 DIO CS WR RD $\rightarrow$ DO2 DO1 DOO MOUT )

| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $\rightarrow$ | Z | Z | Z | H |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\rightarrow$ | Z | Z | Z | H |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | X | X | 0 | 0 | 0 | $\rightarrow$ | Z | Z | Z | L |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | X | X | 1 | 0 | 1 | $\rightarrow$ | L | L | L | H |


| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | $\rightarrow$ | Z | Z | Z | H |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $->$ | Z | Z | Z | H |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | X | X | 0 | 0 | 0 | $->$ | Z | Z | Z | L |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | X | X | X | 1 | 0 | 1 | $\rightarrow$ | L | H | L | H |


| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | $\rightarrow$ | Z | Z | Z | H |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | $->$ | Z | Z | Z | H |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | X | X | 0 | 0 | 0 | $\rightarrow$ | Z | Z | Z | L |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | X | X | X | 1 | 0 | 1 | $\rightarrow$ | H | L | H | H |


| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | $->$ | Z | Z | Z | H |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | $->$ | Z | Z | Z | H |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | X | X | 0 | 0 | 0 | $->$ | Z | Z | Z | L |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | X | X | X | 1 | 0 | 1 | $\rightarrow$ | H | H | H | H |

### 6.6 8-Bit Expandable Comparator

DEVICE: PEEL18CV8
FILE NAME: V8COMP.APL

This application uses the PEEL18CV8 as an expandable 8-bit (or dual 4-bit) comparator. The inputs are organized into four 4bit groups and are labeled A0-A3, B0-B3, C0-C3, and D0-D3. The comparison is done between inputs $A$ and $C$, and inputs $B$ and D. As an 8-bit comparator, both outputs must be tied together with a resistor pull-up (2-20K depending on system speed requirements). If the comparison is equal, the outputs will disable, allowing the resistor to pull the output high. If the comparison of is not equal an output will be asserted low pulling both outputs low. The application utilizes the individual output enables and internal feedback capability of the 18CV8 macro cell to allow expandability. (configuration 7 in figure 6 of the PEEL18CV8 data sheet). This configuration is used to implement a wired-AND function allowing additional comparators outputs to be tied together. Thus, two 18CV8s could create a 16 bit comparator, three a 24 bit comparator, and so on. A dual 4bit comparator can be achieved by using two pull-up resistors (one resistor for each output). Note, if expandability is not needed, the pull-up resistors can be removed for the dual 4-bit comparator by permanently enabling the outputs.


```
TITLE 'APEEL FILE: PEEL18CV8 EXPANADABLE 8-BIT (DUAL 4-BIT) COMPARATOR
DESIGNER: Robin Jigour and James Khong
DATE: 9/13/87'
PEEL18CV8
"PIN DEFINITIONS"
"Inputs"
A0 pin 1
A1 pin 2
A2 pin 3
A3 pin 4
B0 pin 5
B1 pin 6
B2 pin 7
B3 pin 8
C0 pin 9
C1 pin 11
C2 pin 12 "Use as inputs only.
C3 pin 13 "Pins 12-17 macro configurations
D0 pin 14 "are defaulted to 'pos com feed_pin'.
D1 pin 15
D2 pin 16
D3 pin 17
```

"Outputs Macro Cell definitions
A_EQ_C pin 18 = neg com feed_or "Internal feedback.
B_EQ_D pin $19=$ neg com feed_or
EQUATIONS


| $!B 1$ | $\&$ | $D 1$ | $\#$ | B1 \& | !D1 | $\#$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| !B2 | \& | D2 | $\#$ | B2 | \& | !D2 | \# |
| !B3 | \& | D3 | $\#$ | B3 | \& | !D3 | ) |

Enable B_EQ_D $=$ ! $B+E Q \_D$
"When $B$ does not $=D$ then
"B_EQ_D is 0
"Enable when $B$ does not $=D$.
"Disable when $B=D$.
TEST VECTORS
$\left(\begin{array}{llllllllll}A \overline{3} & A 2 & A 1 & A 0 & C 3 & C 2 & C 1 & C 0 & \rightarrow & A-E Q \_C \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & -> & Z \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & -> & \mathrm{L} \\ 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & -> & \mathrm{Z} \\ 0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & -> & \mathrm{L} \\ 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & -> & \mathrm{Z} \\ 0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & -> & \mathrm{L} \\ 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & -> & \mathrm{Z} \\ 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & -> & \mathrm{L} \\ 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & -> & \mathrm{Z} \\ 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & -> & \mathrm{L} \\ 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & -> & \mathrm{Z} \\ 1 & 0 & 1 & 1 & 1 & 0 & 1 & 0 & -> & \mathrm{L} \\ 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & -> & \mathrm{Z} \\ 1 & 1 & 0 & 1 & 1 & 1 & 0 & 0 & -> & \mathrm{L} \\ 1 & 1 & 1 & 0 & 1 & 1 & 1 & 0 & -> & \mathrm{Z} \\ 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & -> & \mathrm{L} \\ 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & -> & \mathrm{Z}\end{array}\right.$
TEST_VECTORS
( B0 B1 B2 B3 D0 D1 D2 D3 $\quad \rightarrow \quad$ B_EQ_D

| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $->$ | Z |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $->$ | L |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | $->$ | Z |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | $->$ | L |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | $->$ | Z |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $->$ | L |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | $->$ | Z |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | $->$ | L |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $->$ | Z |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | $->$ | L |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | $->$ | Z |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | $->$ | L |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | $->$ | Z |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | $->$ | L |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | $->$ | Z |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | $->$ | L |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $->$ | Z |

### 6.7 8-Bit Counter with Function Controls

DEVICE: PEEL18CV8
FILE NAME: V8FCNTR.APL
This application uses the PEEL18CV8 as an 8 bit counter with four control functions: hold, reset, repeat and output enable. The operation of each control listed below. The Synchronous Preset term was utilized to free-up a product term from the eighth bit of the counter. This allowed the hold function to be implemented. SRES (Synchronous Reset) - When SRES is set high the outputs (Q0-7) will go low after the next clock. When SRES is set high the counter will start counting up with each clock. HOLD (Hold Count) - When HOLD is set high the count will hold the present state. When HOLD is low the counter will resume. REP (Repeat Count) - When REP is set high, the counter repeat the count after reaching FF hex. When REP is set low, the counter will stop after one complete count. OE (Output Enable) - When OE is high the outputs will disable to high impedance. When low, the outputs are enabled. (TEST) - This input is used to preload the registers to simplify test vector operation.


Figure 6.7a - Pinout for V8FCNTR.DOC


Figure 6.7b - Block diagram for V8FCNTR.APL

```
TITLE 'APEEL FILE: PEEL18CV8 8-Bit Counter with Function Controls
DESIGNER: Robin Jigour and John Birkner
DATE: 9/14/87'
P18CV8
"PIN ASSIGNMENTS
    CLK pin 1
    TEST pin 2 "For test only, set Q0-Q5 to 1's.
    HOLD pin 7
    SRES pin 8
    REP pin 9
    !OE pin 11
"Outputs"
    Q7 pin 12 = pos reg feed_reg "All positive registered outputs.
    Q6 pin 13 = pos reg feed_reg
    Q5 pin 14 = pos reg feed_reg
    Q4 pin 15 = pos reg feed_reg
    Q3 pin 16 = pos reg feed_reg
    Q2 pin 17 = pos reg feed_reg
    Q1 pin 18 = pos reg feed_reg
    QO pin 19 = pos reg feed_reg
"Internal Nodes"
\begin{tabular}{lll} 
AC & node 21 & "Asynchronous Clear node. \\
SP & node 22 & "Synchronous Preset node.
\end{tabular}
EQUATIONS
AC = !SRES & !REP & !Q7 & !Q6 & !Q5 & !Q4 & !Q3 & !Q2 & !Q1 & !QO
    "If REP=1 repeat count else stop at count 00 hex.
SP = !SRES & Q7 & Q6 & Q5 & Q4 & Q3 & Q2 & Q1 & !QO
    "Free up product term on Q7.
QO = !SRES & !HOLD & !Q0 # "Count.
    !SRES & HOLD & QO # "Hold state.
    !SRES & TEST
Enable QO OE "Enable output.
```

```
Q1 = !SRES & !HOLD & !Q1 & QO #
        !SRES & !HOLD & Q1 & !QO #
    !SRES & HOLD & Q1 #
    !SRES & TEST
Enable Q1 = OE
Q2 = !SRES & !HOLD & !Q2 & Q1 & QO #
        !SRES & !HOLD & Q2 & !Q1 #
        !SRES & !HOLD & Q2 & !QO #
        !SRES & HOLD & Q2 #
        !SRES & TEST
Enable Q2 = OE
Q3 = !SRES & !HOLD & !Q3 & Q2 & Q1 & QO #
    !SRES & !HOLD & Q3 & !Q2 #
    !SRES & !HOLD & Q3 & !Q1 #
    !SRES & !HOLD & Q3 & !QO #
    !SRES & HOLD & Q3 #
    !SRES & TEST
Enable Q3 = OE
Q4 = !SRES & !HOLD & !Q4 & Q3 & Q2 & Q1 & QO #
    !SRES & !HOLD & Q4 & !Q3 #
    !SRES & !HOLD & Q4 & !Q2 
    !SRES & !HOLD & Q4 & !Q1
    !SRES & !HOLD & Q4 & !QO #
    !SRES & HOLD & Q4 #
        !SRES & TEST
Enable Q4 = OE
Q5 = !SRES & !HOLD & !Q5 & Q4 & Q3 & Q2 & Q1 & QO #
    !SRES & !HOLD & Q5 & !Q4
    !SRES & !HOLD & Q5 & !Q3 #
    !SRES & !HOLD & Q5 & !Q2 #
    !SRES & !HOLD & Q5 & !Q1 #
    !SRES & !HOLD & Q5 & !QO #
    !SRES & HOLD & Q5 #
    !SRES & TEST
Enable Q5 = OE
Q6 = !SRES & !HOLD & ! Q & Q & & Q & & Q & Q2 & Q1 & QO #
    !SRES & !HOLD & Q6 & !Q5 #
    !SRES & !HOLD & Q6 & !Q4 #
    !SRES & !HOLD & Q6 & !Q3 #
    !SRES & !HOLD & Q6 & !Q2 #
    !SRES & !HOLD & Q6 & !Q1 #
    !SRES & !HOLD & Q6 & !QO #
    !SRES & HOLD & Q6
Enable Q6 = OE
```

```
Q7 = 
\begin{tabular}{lllllll}
\(!\) SRES & \(\&\) & \(!H O L D\) & \(\&\) & \(Q 7\) & \(\&\) & \(!Q 6\) \\
\(!\) SRES & \(\&\) & \(!H O L D\) & \(\&\) & \(Q 7\) & \(\&\) & \(!Q 5\) \\
\(!\) SRES & \(\&\) & \(!H O L D\) & \(\&\) & \(Q 7\) & \(\&\) & \(!Q 4\) \\
\(!\) SRES & \(\&\) & \(!H O L D\) & \(\&\) & \(Q 7\) & \(\&\) & \(!Q 3\) \\
\(!\) SRES & \(\&\) & \(!H O L D\) & \(\&\) & \(Q 7\) & \(\&\) & \(!Q 2\) \\
\(!\) SRES & \(\&\) & \(!H O L D\) & \(\&\) & \(Q 7\) & \(\&\) & \(!Q 1\) \\
\(!\) SRES & \(\&\) & \(H O L D\) & \(\&\) & \(Q 7\) & &
\end{tabular}
Enable Q7 = OE
```

| TEST_VECTORS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ( CLK | TEST | HOLD | SRES | REP | OE | -> Q 7 | Q6 | Q5 | Q4 | Q3 | Q2 | Q1 | Q0 | ) |
| C | 0 | 0 | 1 | 0 | 1 | $\rightarrow \mathrm{X}$ | X | X | X | X | X | X | X |  |
| C | 0 | 0 | 1 | 0 | 1 | -> L | L | L | L | L | L | L | L |  |
| c | 0 | 0 | 0 | 1 | 1 | $\rightarrow$ L | L | L | L | L | L | L | H |  |
| c | 0 | 0 | 0 | 0 | 0 | -> Z | Z | Z | Z | Z | Z | Z | Z |  |
| c | 0 | 0 | 0 | 0 | 1 | -> L | L | L | L | L | L | H | H |  |
| c | 0 | 0 | 1 | 0 | 1 | -> L | L | L | L | L | L | L | L |  |
| C | 0 | 0 | 0 | 0 | 1 | -> L | L | L | L | L | L | L | L |  |
| C | 0 | 0 | 0 | 1 | 1 | -> L | L | L | L | L | L | L | H |  |
| c | 0 | 0 | 0 | 0 | 1 | $\rightarrow$ L | L | L | L | L | L | H | L |  |
| C | 1 | 0 | 0 | 0 | 1 | -> L | L | H | H | H | H | H | H |  |
| c | 0 | 0 | 0 | 0 | 1 | $\rightarrow$ L | H | L | L | L | L | L | L |  |
| C | 1 | 0 | 0 | 0 | 1 | -> L | H | H | H | H | H | H | H |  |
| c | 0 | 0 | 0 | 0 | 1 | $\rightarrow$ H | L | L | L | L | L | L | L |  |
| C | 1 | 0 | 0 | 0 | 1 | -> H | L | H | H | H | H | H | H |  |
| C | 0 | 0 | 0 | 0 | 1 | $\rightarrow \mathrm{H}$ | H | L | L | L | L | L | L |  |
| C | 0 | 0 | 0 | 0 | 1 | $\rightarrow \mathrm{H}$ | H | L | L | L | L | L | H |  |
| c | 0 | 0 | 0 | 0 | 1 | -> H | H | L | L | L | L | H | L |  |
| c | 0 | 1 | 0 | 0 | 1 | -> H | H | L | L | L | L | H | L |  |
| C | 0 | 1 | 0 | 0 | 1 | -> H | H | L | L | L | L | H | L |  |
| C | 1 | 0 | 0 | 0 | 1 | $\rightarrow \mathrm{H}$ | H | H | H | H | H | H | H |  |
| c | 0 | 1 | 0 | 0 | 1 | -> H | H | H | H | H | H | H | H |  |
| C | 0 | 1 | 0 | 0 | 1 | $\rightarrow$ H | H | H | H | H | H | H | H |  |
| c | 0 | 0 | 0 | 0 | 1 | -> L | L | L | L | L | L | L | L |  |
| C | 0 | 0 | 0 | 0 | 1 | -> L | L | L | L | L | L | L | L |  |
| c | 0 | 0 | 0 | 1 | 1 | -> L | L | L | L | L | L | L | H |  |

### 6.8 Change-of-State Port with Interrupt

## DEVICE PEEL18CV8 <br> FILE NAME: V8CPORT.APL

This application uses the PEEL18CV8 as an 8-bit input port of which 4 of its inputs can detect a change-of-state. When detected, the INTR output is set for interrupting a CPU. The state change is latched by four pseudo-buried registers which can be read by the CPU on D0-D3 as listed in the address table below. Once read, unless another change has occurred, the INTR will be reset. The D4 output can be used for status polling of any remaining state change. The 14-7 inputs do not detect state changes but can be read as a standard input port.

| Address |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| A0 | CS | RD | D0-3 |  | D4 |  |
| X | 1 | X | Hi-Z |  | Hi-Z |  |
| X | X | 1 | Hi-Z |  | Hi-Z |  |
| 0 | 0 | 0 | Read I0-I3 Change | I0-I3 Pending Change Status |  |  |
| 1 | 0 | 0 | Read I4-I7 Inputs | Don't care |  |  |



Figure 6.8a - System interface for change-of-state port


Figure 6.8b - Pinout for V8CPORT.APL


Figure 6.8 c - Block diagram showing internal functions of V8CPORT.APL

```
TITLE 'APEEL FILE: PEEL18CV8 CHANGE-OF-STATE INPUT PORT WITH INTERRUPT
DESIGNER: Robin Jigour, ICT
DATE: 9/4/87'
```

PEEL18CV8
"PIN DEFINITIONS"
"Inputs"

| CLK | pin 1 | "Must be connected to pin 14, INTR. |
| :---: | :---: | :---: |
| IO | pin 2 | "IO-I3 inputs can detect change-of-state. |
| I 1 | pin 3 |  |
| I2 | pin 4 |  |
| I3 | pin 5 |  |
| I 4 | pin 6 | "I4-I7 are standard inputs. |
| I 5 | pin 7 |  |
| I6 | pin 8 |  |
| I7 | pin 9 |  |
| A0 | pin 11 |  |
| ! CS | pin 12 | "Use as inputs only. |
| ! RD | pin 13 | "Default macro configuration $=$ pos com feed_pin. |

"Outputs"
INTR pin $14=$ pos com feed_or
D4 pin $15=$ pos com feed_or "Internal feedback.
D3 pin 16 pos com feed_reg
D2 pin 17 pos com feed_reg
D1 pin 18 pos com feed_reg
DO pin 19 pos com feed_reg "Pseudo buried registers.
EQUATIONS

```
DO = IO & !CS # "IO to DO register.
    IO & CS & !RD # "IO to DO register.
    DO & CS & RD & !AO # "Read DO register.
    I4 & CS & RD & A0 "Read I4.
    Enable DO = CS & RD "Enable onto data bus.
```

```
D1 = I1 & !CS # "Il to Dl register.
    I1 & CS & !RD # "Il to D1 register.
    D1 & CS & RD & !AO # "Read D1 register.
    I5 & CS & RD & AO "Read I5.
    Enable D1 = CS & RD "Enable onto data-bus.
D2 = I2 & !CS # "I2 to D2 register.
    I2 & CS & !RD # "I2 to D2 register.
    D2 & CS & RD & !A0 # "Read D2 register.
    I6 & CS & RD & AO "Read I6.
    Enable D2 = CS & RD "Enable onto data-bus.
D3 = I3 & !CS #
    I3 & CS & !RD # "I3 to D3 register.
    D3 & CS & RD & !AO # "Read D3 register.
    I7 & CS & RD & A0 "Read I7.
    Enable D3 = CS & RD "Enable onto data-bus.
D4 = IO & !DO # !IO & DO # "Compare IO-3 with DO-3 registers.
    I1 & !D1 # !I1 & D1 # "D4=1 if IO-3 and D0-3 are not equal.
    I2 & !D2 # !I2 & D2 #
    I3 & !D3 # !I3 & D3
    Enable D4 = CS & RD "Enable onto data-bus for status.
INTR = D4 & !CS # "Latch not-equal status uP interrupt and
        D4 & !RD # "PEEL clock. Clear interrupt when registers
        D4 & AO # "are read and there are no more input state
        INTR & !CS # "changes, that is, when D4, CS, RD and A0
        INTR & !RD # "are all 0.
        INTR & AO
```

$$
\begin{aligned}
& \text { TEST VECTORS "Test change-of-state input port IO-4 operation" } \\
& \text { ( CLK IO I1 I2 I3 A0 CS RD } \rightarrow \text { D0 D1 D2 D3 D4 INTR ) }
\end{aligned}
$$

### 6.9 8-Bit Loadable Up/Down Counter with Carry-out or Borrow-in

## DEVICE PEEL22CV10Z <br> FILE V10CNT8.APL

This application uses the PEEL22CV10 as an 8-bit Up/Down Loadable counter. The four controls are:

CLR (Synchronous Clear)-When CLR is set to High, all outputs (Q7-Q0 and CO_BI) will be set to Low on next clock.

UP (Up/Down control)-When UP is set to High, outputs Q7-Q0 will count up on each clock. When UP is set to Low, outputs Q7Q0 will count down.

LOAD (Load data)-When LOAD is set High, outputs Q7-Q0 will follow the data of D7-D0 on next clock and the output CO_BI will be set to Low.
!OE (Output Enable)-When OE is set to High, all outputs (Q7Q0 and CO_BI) will be High Impedance. When OE is set Low, all outputs will be enabled.

Note: After counting up 255, the count will go to 0 and the CO_BI will be set High on next clock. The High will remain on the CO_BI pin until LOAD or CLR goes High. The table below describes the operation:

## Operation Table

| CLK | CLR | UP | LOAD | !OE | D7-D0 | Q7-Q0 | C0_BI |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C | 1 | X | X | 0 | X | LOW | 0 |
| C | 0 | 1 | 0 | 0 | X | COUNT UP | 0 |
| C | 0 | 1 | 0 | 0 | X | $255 \rightarrow 0$ | 1 |
| C | 0 | 0 | 0 | 0 | X | COUNT DOWN | 0 |
| C | 0 | 0 | 0 | 0 | X | $0 \rightarrow 255$ | 1 |
| C | 0 | X | 1 | 0 | DATA IN | DATA IN | 0 |
| X | X | X | X | 1 | X | HIGH-Z | 0 |

[^1]

Figure 6.9 a - Block diagram for V10CNT8.APL


Figure 6.9 b - Pinout for V10CNT8.APL

```
TITLE 'APEEL FILE: PEEL22CV10 8-Bit Up/Down Loadable Counter with
            Carry-Out or Borrow-In.
DESIGNER: James Khong DATE: 6/9/88'
Peel22CV10
"PIN ASSIGNMENTS
\begin{tabular}{ll} 
CLK & pin 1 \\
CLR & pin 2 \\
D0 & pin 3 \\
D1 & pin 4 \\
D2 & pin 5 \\
D3 & pin 6 \\
D4 & pin 7 \\
D5 & pin 8 \\
D6 & pin 9 \\
D7 & pin 10 \\
UP & pin 11 \\
OE & pin 13 \\
LOAD & pin 23
\end{tabular}
                            "Used as input only. Default macro configuration
                            "is defaulted to 'pos com feed_pin'.
QO pin 14 = pos reg "All positive registered outputs.
Q1 pin 15 = pos reg
Q2 pin 16 = pos reg
Q3 pin 17 = pos reg
Q7 pin 18= pos reg
Q6 pin 19 = pos reg
Q5 pin 20 pos reg
Q4 pin 21 = pos reg
CO_BI pin 22 = pos reg "Carry-out / Borrow-In.
AC node 25 "Asynchronous Clear node - not used.
SP node 26 "Synchronous Preset node.
Equations
Enable Q7 = !OE
Enable Q6 = !OE
Enable Q5 = !OE
```





### 6.10 Change-of-State Port with Interrupt

DEVICE PEEL22CV10Z
FILE NAME: V10ZPORT.APL
This application uses the PEEL22CV10Z as an 8-bit input port of which all of its inputs can detect a change-of-state. When detected, the INTR output is set for interrupting a CPU. The state change is latched by eight pseudo-buried registers which can be read by the CPU on D0-D7 as listed in the address table below. Once read, unless another change has occurred, the INTR will be reset. The NEQ output can be used for status polling of any remaining state change. To reduce the average power consumption, the ZERO-POWER mode is used.

| Address |  |  |  | Data Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :--- |
| A0 | CS | RD | D0-7 | NEQ |  |
| X | 1 | X | Hi-Z | Hi-Z |  |
| X | X | 1 | Hi-Z |  | Hi-Z |
| 0 | 0 | 0 | Read IO-I7 Change | I0-I7 Pending Change Status |  |



Figure 6.10a - System Interface for V10ZPORT.APL


Figure 6.10b - Pinout for V10ZPORT.APL


Figure 6.10 c - Block diagram showing internal functions of V10ZPORT.APL

```
TITLE 'APEEL FILE: PEEL22CV1OZ CHANGE-OF-STATE INPUT PORT WITH INTERRUPT
DESIGNER: Robin Jigour, ICT
DATE: 5/1/87'
PEEL22CV1OZ
ZERO_POWER "The key word 'ZERO_POWER' is omitted for non zero-power mode.
    "For zero-power applications, this key word must be specified
    "after the part number declaration but prior to pin list
    "definition.
"PIN DEFINITIONS"
"Inputs"
CLK pin 1 "Must be connected to pin 18, INTR.
IO pin 2 "IO-I7 inputs can detect change-of-state.
I1 pin 3
I2 pin 4
I3 pin 5
!RD pin 6
!CS pin 7
I4 pin 8
I5 pin 9
I6 pin 10
I7 pin 11
A0 pin 13
"Outputs"
D7 pin 14 = pos com feed_reg "Pseudo buried registers.
D6 pin 15 = pos com feed_reg
D5 pin 16 = pos com feed_reg
D4 pin 17 = pos com feed_reg
INTR pin 18 = pos com feed_or
NEQ pin 19 = pos com feed_or
D3 pin 20 = pos com feed_reg
D2 pin 21 = pos com feed_reg
D1 pin 22 = pos com feed_reg
D0 pin 23 = pos com feed_reg
```


## EQUATIONS



```
D7 = I7 & !CS #
    I7 & CS & !RD #
    D7 & CS & RD & !AO #
    I7 & CS & RD & A0 "Read I7.
NEQ =
    I0 & !lD0 # ! I0 & & D0 
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline IO & \& & 0 & & ! IO & & D0 \\
\hline I1 & \& & ! D1 & \# & ! I1 & \& & D1 \\
\hline 2 & \& & ! D2 & \# & ! I2 & \& & 2 \\
\hline I3 & \& & ! D3 & \# & ! I3 & \& & D 3 \\
\hline I4 & \& & ! D4 & \# & ! I4 & \& & D4 \\
\hline I5 & \& & ! D5 & \# & ! I5 & \& & D 5 \\
\hline I6 & \& & ! D 6 & \# & ! I6 & & D 6 \\
\hline I7 & \& & ! D7 & \# & I7 & & 7 \\
\hline
\end{tabular}
```

"I7 to D7 register.
"Read D7 register.
Enable $D 7=C S \& R D \quad$ "Enable onto data-bus.
"I7 to D7 register.
"Compare $10-7$ with DO-7 registers.
"NEQ=1 if IO-7 and DO-7 are not equal.

| $I N T R=$ | $N E Q \&!C S \#$ |
| ---: | :--- |$\quad$| "Latch not-equal status for uP interrupt and |  |
| :--- | :--- |
|  | NEQ \& $!$ RD \# |

TEST_VECTORS "Test change-of-state input port IO-7 operation"
(CLK IO I1 I2 I3 I4 I5 I6 I7 A0 CS RD $\rightarrow$ D0 D1 D2 D3 D4 D5 D6 D7 NEQ INTR)

| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | 0 | X | -> | Z | Z | Z | Z | Z | Z | Z | Z | X | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | -> | X | X | X | X | X | X | X | X | L | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | 0 | 0 | -> | Z | Z | Z | Z | Z | Z | Z | Z | H | H |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | 0 | 0 | -> | Z | Z | Z | Z | Z | Z | Z | Z | L | H |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | -> | Z | Z | Z | Z | Z | Z | Z | Z | L | H |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | -> | H | L | L | L | L | L | L | L | L | L |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | -> | H | L | I | L | L | L | L | L | L | L |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | 0 | X | -> | Z | Z | Z | 2 | Z | Z | Z | Z | L | L |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | 0 | 0 | $\rightarrow$ | Z | Z | 2 | Z | Z | Z | Z | Z | H | H |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | 0 | 0 | $\rightarrow$ | Z | Z | Z | Z | Z | Z | 2 | Z | L | H |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | -> | Z | Z | Z | Z | Z | Z | 2 | Z | L | H |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $\rightarrow$ | L | L | L | L | L | L | L | L | L | L |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | 0 | X | -> | Z | Z | Z | Z | 2 | Z | 2 | Z | L | L |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | 0 | X | $\rightarrow$ | Z | Z | Z | Z | 2 | 2 | 2 | 2 | H | H |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | 0 | X | -> | Z | Z | 2 | Z | 2 | 2 | 2 | 2 | L | H |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | X | 0 | 0 | $\rightarrow$ | Z | Z | 2 | Z | Z | 2 | 2 | Z | H | H |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | -> | Z | Z | Z | Z | Z | Z | Z | Z | H | H |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | -> | H | L | L | L | I | L | L | L | H | L |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | X | 0 | 0 | -> | Z | Z | 2 | Z | 2 | Z | Z | Z | H | H |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | -> | Z | Z | Z | Z | Z | Z | Z | Z | L | H |


| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | -> | H | H | H | H | H | H | H | H | L | L |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | X | 0 | X | -> | Z | Z | Z | Z | Z | 2 | Z | Z | L | L |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | 0 | X | $\rightarrow$ | Z | Z | 2 | Z | 2 | Z | 2 | 2 | H | H |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | 0 | X | $\rightarrow$ | Z | Z | 2 | Z | Z | Z | Z | Z | L | H |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | -> | L | L | L | L | L | L | L | L | L | L |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | 0 | X | -> | Z | Z | Z | Z | Z | Z | Z | Z | L | L |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | -> | H | L | L | L | L | L | L | L | H | L |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | X | 0 | 0 | -> | Z | 2 | Z | 2 | Z | Z | Z | Z | H | H |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | -> | 2 | 2 | 2 | Z | Z | Z | Z | Z | L | H |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | -> | H | H | H | H | H | H | H | H | L | L |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | X | 0 | X | -> | Z | Z | Z | Z | 2 | 2 | Z | Z | L | L |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | 0 | X | -> | Z | Z | Z | Z | Z | Z | Z | Z | H | H |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | 0 | X |  | Z | Z | 2 | Z | Z | Z | Z | Z | L | H |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | L | L | L | L | L | L | L | L | L | L |
| - | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | 0 | X |  | Z | Z | 2 | Z | Z | Z | Z | Z | L | L |

### 6.1116 to 4 Priority Encoder

## DEVICE: PEEL173 <br> FILE NAME: PRI173.APL

This PEEL173 application implements a 16 to 4 priority encoder with high-impedance outputs. If any DO-DF input goes low, the GS (group strobe) output will go high and the binary value of the highest priority input will be placed on the E0-E3 (Encoded) outputs when enabled by OE (output enable). The DO input is highest priority and DF lowest. When the E0-E3 outputs are disabled (a function of OE or !GS) they assume a high-impedance state. This makes it possible to interface the encoded outputs onto a system bus where GS might serve as an interrupt line to a UP and OE as the chip select. The high-impedance control also allows multiple PEEL173 priority encoders to be bussed together for creating wider (32, 48 or 64 bit etc.) priority encoders. To add additional encoders, the highest priority OE must be tied low, and the GS must control the next highest priority OE. The multiple GS can be further encoded to identify which device is driving the E0-E3 lines.


Figure 6.11a - Pinout for PRI173.APL

Figure 6.11b - Block diagram for PRI173.APL

```
TITLE 'APEEL FILE: PEEL173 16 TO 4 PRIORITY ENCODER
DESIGNER: Robin Jigour, ICT
DATE: 10/15/87'
PEEL173
"PIN DEFINITIONS"
"Inputs"
D0 pin 1
pin 2
D2 pin 3
D3 pin 4
D4 pin 5
D5 pin 6
D6 pin 7
D7 pin 8
D8 pin 9
D9 pin 10
DA pin 11
DB pin 13
DC pin 14 "Pins 14-18, default polarity = pos.
DD pin 15
DE pin 16
DF pin 17
OE pin 18
"Outputs
E0 pin 19 = pos
E1 pin 20 = pos
E2 pin 21 = pos
E3 pin 22 = pos
GS pin 23= neg
```

EQUATIONS

```
GS = !(D0 & D1 & D2 & D3 & D4 & D5 & D6 & D7 & D8 & D9
    & DA & DB & DC & DD & DE & DF)
EO = DO & !D1 #
    D0 & D1 & D2 & !D3 #
    D0 & D1 & D2 & D3 & D4 & !D5 #
    D0 & D1 & D2 & D3 & D4 & D5 & D6 & !D7 #
    D0 & D1 & D2 & D3 & D4 & D5 & D6 & D7 & D8 & !D9 #
    DO & D1 & D2 & D3 & D4 & D5 & D6 & D7 & D8 & D9 & DA & !DB #
    DO & D1 & D2 & D3 & D4 & D5 & D6 & D7 & D8 & D9 & DA & DB & DC
        & !DD #
    DO & D1 & D2 & D3 & D4 & D5 & D6 & D7 & D8 & D9 & DA & DB & DC
        & DD & DE
Enable EO = !OE & GS
E1 = D0 & D1 & !D2 #
    DO & D1 & D2 & !D3 #
    D0 & D1 & D2 & D3 & D4 & D5 & !D6 #
    DO & D1 & D2 & D3 & D4 & D5 & D6 & !D7 #
    DO & D1 & D2 & D3 & D4 & D5 & D6 & D7 & D8 & D9 & !DA #
    D0 & D1 & D2 & D3 & D4 & D5 & D6 & D7 & D8 & D9 & DA & !DB #
    DO & D1 & D2 & D3 & D4 & D5 & D6 & D7 & D % & D9 & DA & DB & DC & DD
Enable El = !OE & GS
E2 = D0 & D1 & D2 & D3 & !D4 #
    D0 & D1 & D2 & D3 & D4 & !D5 #
    D0 & D1 & D2 & D3 & D4 & D5 & !D6 #
    D0 & D1 & D2 & D3 & D4 & D5 & D6 & !D7 #
    DO & D1 & D2 & D3 & D4 & D5 & D6 & D7 & D8 & D9 & DA & DB
Enable E2 = !OE & GS
E3 = D0 & D1 & D2 & D3 & D4 & D5 & D6 & D7
Enable E3 = !OE & GS
```

| TEST_VECTORS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | DA | DB | DC | DD | DE | DF | OE | $\rightarrow$ E3 | E2 | E1 | E0 | GS ) |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | $\rightarrow>2$ | 2 | 2 | Z | L |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | ->2 | 2 | 2 | Z | L |
| 0 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | 0 | $\rightarrow$ L | L | L | L | H |
| 1 | 0 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | 0 | $\rightarrow$ L | L | L | H | H |
| 1 | 1 | 0 | X | X | X | X | X | X | X | X | X | X | X | X | X | 0 | $\rightarrow$ L | L | H | L | H |
| 1 | 1 | 1 | 0 | X | X | X | X | X | X | X | X | X | X | X | X | 0 | ->L | L | H | H | H |
| 1 | 1 | 1 | 1 | 0 | X | X | X | X | X | X | X | X | X | X | X | 0 | ->L | H | L | L | H |
| 1 | 1 | 1 | 1 | 1 | 0 | X | X | X | X | X | X | X | X | X | X | 0 | $\rightarrow$ L | H | L | H | H |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | X | X | X | X | x | X | X | X | x | 0 | $\rightarrow$ L | H | H | L | H |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | X | X | X | X | X | X | X | X | 0 | $\rightarrow$ L | H | H | H | H |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | X | X | X | X | X | X | x | 0 | $\rightarrow$ H | L | L | L | H |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | X | X | X | X | X | X | 0 | $\rightarrow$ H | L | L | H | H |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | X | X | X | X | X | 0 | $\rightarrow$ H | L | H | L | H |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | X | X | X | X | 0 | $\rightarrow$ H | L | H | H | H |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | , | 0 | x | X | x | 0 | $\rightarrow$ H | H | L | L | H |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | x | x | 0 | $\rightarrow$ H | H | L | H | H |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | X | 0 | $\rightarrow \mathrm{H}$ | H | H | L | H |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | $\rightarrow$ H | H | H | H | H |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | $\rightarrow$ Z | 2 | 2 | Z | L |

### 6.12 8-Bit Greater-Than/Less-Than Magnitude Comparator

## DEVICE: PEEL273 <br> FILE NAME: MAG273.APL

This application uses the PEEL273 to implement a magnitude comparator that compares two groups of eight inputs (AO-7 and $B 0-7$ ) to provide both greater-then (AB) and less-then (A) outputs. The comparator can be cascaded by connecting the A_GT_B and A_LT_B outputs of up to eight PEEL273s to the An and Bn inputs a next level PEEL273. Thus nine PEEL273s would allow for a 64-bit magnitude comparator. Comparators, especially magnitude comparators use many exclusive-OR functions for testing for equality or inequality. Because of this, the sum-of-product equations for just one output of the magnitude comparator requires 2 to the $\mathrm{n}-1$ product terms per bit. With eight bits that comes to 255 product terms per sum, more then are available with even the PEEL273. However, by using multi-level logic many of the high order exclusive-OR functions (EQ4-EQ7) are first implemented and then used in the final magnitude comparator output equations, thus, reducing product terms to 39 .


Figure 6.12a - Pinout
Figure 6.12 b - Block diagram for MAG273.APL

```
TITLE 'APEEL FILE: PEEL273 8-BIT GREATER-THAN/LESS-THAN
    MAGNITUDE COMPARATOR
DESIGNER: Robin Jigour, ICT
DATE: 10/11/87'
PEEL273
"PIN DEFINITIONS"
"Inputs"
\begin{tabular}{lll} 
A0 & pin & 1 \\
A1 & pin & 2 \\
A2 & pin & 3 \\
A3 & pin & 4 \\
A4 & pin & 5 \\
A5 & pin & 6 \\
A6 & pin & 7 \\
A7 & pin & 8 \\
B7 & pin & 9 \\
B6 & pin 10 \\
B5 & pin 11 \\
B4 & pin 13 \\
B3 & pin 14 \\
B2 & pin 15 \\
B1 & pin 16 \\
B0 & pin 17
\end{tabular}
"Outputs
E4 pin 18= NEG "E4-E7 are used to minimize equation product terms.
E5 pin 19 = NEG
E6 pin 20 = NEG
E7 pin 21 = NEG
A_LT_B pin 22 = POS
A_GT_B pin 23 = POS
```


## EQUATIONS



A_GT_B $=$ A $7 \&: B 7$ \#
E7 \& A6 \& ! B6 \#
E7 \& E6 \& A5 \& ! B5 \#
E7 \& E6 \& E5 \& A4 \& ! B4 \#
E7 \& E6 \& E5 \& E4 \& A3 \& ! B3 \#
E 7 \& E 6 \& $\mathrm{E} 5 \& \mathrm{E} 4 \&!\mathrm{A} 3 \&!\mathrm{B} 3 \& \mathrm{~A} 2 \&!\mathrm{B} 2$ \#
E 7 \& E 6 \& E 5 \& E 4 \& A 3 \& B 3 \& $\mathrm{A} 2 \&$ : B 2 \#
E 7 \& E 6 \& E 5 \& E 4 \& $!\mathrm{A} 3 \&!\mathrm{B} 3 \&!\mathrm{A} 2 \&!\mathrm{B} 2 \& \mathrm{~A} 1 \&!\mathrm{B} 1$ \#
E 7 \& E 6 \& E 5 \& $\mathrm{E} 4 \&!\mathrm{A} 3 \&!\mathrm{B} 3 \& \mathrm{~A} 2 \& \mathrm{~B} 2 \& \mathrm{~A}$ \& ! B 1 \#
E 7 \& E 6 \& E 5 \& E 4 \& $\mathrm{A} 3 \& \mathrm{~B} 3 \&!\mathrm{A} 2 \&!\mathrm{B} 2 \& \mathrm{~A} 1 \&!\mathrm{B} 1$ \#
E 7 \& E 6 \& E 5 \& E 4 \& A 3 \& B 3 \& $\mathrm{A} 2 \& \mathrm{~B} 2 \& \mathrm{~A} 1$ \& B 1 \#
E 7 \& $\mathrm{E} 6 \& \mathrm{E} 5 \& \mathrm{E} 4 \&!\mathrm{A} 3 \&!\mathrm{B} 3 \&!\mathrm{A} 2 \&!\mathrm{B} 2 \&!\mathrm{A} 1 \&!\mathrm{B} 1 \& \mathrm{AO} \&!\mathrm{BO}$
$\mathrm{E} 7 \& \mathrm{E} 6 \& \mathrm{E} 5 \& \mathrm{E} 4 \&!\mathrm{A} 3 \&!\mathrm{B} 3 \&!\mathrm{A} 2 \&!\mathrm{B} 2 \& \mathrm{~A} 1 \& \mathrm{~B} 1 \& \mathrm{~A} 0 \&!\mathrm{B} 0$ \#
E 7 \& E 6 \& E 5 \& $\mathrm{E} 4 \&!\mathrm{A} 3 \&!\mathrm{B} 3 \& \mathrm{~A} 2 \& \mathrm{~B} 2 \&!\mathrm{A} 1 \&!\mathrm{B} 1 \& \mathrm{AO} \&!\mathrm{BO}$
E 7 \& E6 \& E5 \& E4 \& ! $\mathrm{A} 3 \&!\mathrm{B} 3$ \& $\mathrm{A} 2 \& \mathrm{~B} 2 \& \mathrm{~A} 1 \& \mathrm{~B} 1 \& \mathrm{AO} \&!\mathrm{BO}$
E 7 \& E 6 \& E 5 \& E 4 \& A 3 \& $\mathrm{B} 3 \&!\mathrm{A} 2 \&!\mathrm{B} 2 \&!\mathrm{A} 1 \&!\mathrm{B} 1 \& \mathrm{AO} \&!\mathrm{BO}$
E 7 \& E 6 \& E 5 \& E 4 \& A 3 \& B 3 \& $!\mathrm{A} 2 \&!\mathrm{B} 2 \& \mathrm{~A} 1 \& \mathrm{~B} 1 \& \mathrm{AO} \&!\mathrm{BO}$
E 7 \& E 6 \& $\mathrm{E} 5 \& \mathrm{E} 4 \& \mathrm{~A} 3 \& \mathrm{~B} 3 \& \mathrm{~A} 2 \& \mathrm{~B} 2 \&!\mathrm{A} 1 \&!\mathrm{B} 1 \& \mathrm{~A} 0$ \& B 0 \#
$\mathrm{E} 7 \& \mathrm{E} 6$ \& E 5 \& E 4 \& $\mathrm{A} 3 \& \mathrm{~B} 3 \& \mathrm{~A} 2 \& \mathrm{~B} 2 \& \mathrm{~A} 1 \& \mathrm{~B} 1 \& \mathrm{AO}$ \& B 0

$$
\begin{aligned}
& A_{-} L T \_B=!A_{-} G T \_B \&!E 7 \\
& \text { !A_GT_B \& ! E6 } \\
& !A_{-}^{-} G T-B \&!E 5 \\
& \text { !A_GT_B \& !E4 \# } \\
& !A_{-}^{-} G T-B \& A 3 \&!B 3 \\
& \text { ! A_GT_B \& ! A3 \& B3 } \\
& !A \_G T \_B \quad A 2 \&!B 2 \\
& !\text { A_GT_B \& ! A2 \& B2 } \\
& \text { !A_GT_B \& A1 \& ! B1 } \\
& !A^{-} G T-B \&!A 1 \& B 1 \\
& !A_{-} G T-B \& A O \&!B O \quad \# \\
& !A_{-} G T \_B \&!A 0 \& B 0
\end{aligned}
$$

| ( A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |  | T B | A LT B ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -> | L | L |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -> | H | L |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | -> | L | H |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | -> | L | L |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | -> | H | L |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | -> | L | H |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | -> | L | L |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | -> | H | L |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | -> | L | H |

### 6.13 10-Bit Expandable Equality Comparator

DEVICE: PEEL273
FILE NAME: EQU273.APL
This application uses the PEEL273 as an equality comparator for two 10-bit values (A0-9 and B0-9). When EXP (expand) is low, the PEEL273 works in a single mode, directly driving the EQU (equal) output high when $A=B$ and low when $A=/ B$. When EXP is high the EQU output simulates an open-drain output allowing expansion to multiple PEEL273 comparators with EQU outputs tied in parallel with a pull-up resistor (not to exceed 625 ohms). Thus, using two PEEL273s, a 20-bit equivalency comparator could be achieved. When using multiple comparators the EQU line will pull high only when all $A$ and $B$ inputs of each comparator are equal. The truth table is listed below:

| Inputs <br> A0-9 | B0-9 | EXP | Output <br> EQU |
| :--- | :---: | :---: | :---: |
| A $=$ | B | 0 | 1 |
| A $\neq$ | B | 0 | 0 |
| A $=$ | B | 1 | Z |
| A $\neq$ | B | 1 | 0 |



Figure 6.13a - Pinout for EQU273.APL


Figure 6.13b - Block diagram for EQU273.APL


TEST_VECTORS
(A9 A 8 A7 A6 A5 A4 A3 A2 A1 A0 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 EXP $->\mathrm{EQU}$ )

| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $->\mathrm{H}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $->L$ |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $->H$ |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | $->L$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | $->H$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | $->L$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $->\mathrm{L}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $->L$ |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | $->Z$ |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | $->L$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $->Z$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | $->L$ |

## Appendix A: Editor Commands

The PDK-1 provides two methods for controlling the editor: Keyboard commands, or pull-down menus. These commands are summarized in the sections that follow. For a step-by-step guide to using the editor, please refer to section 4.

## Keyboard Commands

The editor can be driven with commands issued from the keyboard. The commands are given by striking certain characters on the keyboard while holding down the Control key. In the sequences shown below, the " $\wedge$ " character represents the [Ctrl] key. For example, to execute the command $\wedge^{\wedge} \mathrm{K} \mathrm{B}$, hold down the [Ctrl] key while striking K, then B.

The keyboard commands of the PEEL editor are like those used by WordStar. For example, the "E D X S Diamond" (see figure A-1) can be used like the numeric key pad to move the cursor around the screen while the Control key is held down. Similarly, the letters adjacent to this diamond allow you to move the cursor from word to word, to scroll up and down through your file, etc


Figure A-1. "E D X S Diamond"
Control Key Pad Description

Command Command

| $\wedge$ |  |
| :---: | :---: |
| $\wedge$ S..............left arrow .............Left character |  |
| $\wedge$ D ..............right arrow ..........Right character |  |
| ^F...........................................Right word |  |
|  |  |
| $\wedge$ ^ ..............down arrow .........Down line |  |
| ^R ..............[PgUp].................Up page |  |
| ^C .............. [PgDn].................Down page |  |
| ^W .........................................Scroll up |  |
| $\wedge$ Z .........................................Scroll down |  |
| [Enter] ...................................New line |  |
| ^N..........................................Insert line |  |
| $\wedge \mathrm{G} . . . . . . . . . . . .$. [Del] ....................Delete character |  |
| ^I ...........................................Tab |  |
| $\wedge$ ¢ .......................................... Delete word |  |
| ^Y ..........................................Delete line |  |
| ^B ..........................................Reformat paragraph |  |
| $\wedge$ U ..........................................Abort current command |  |
|  | .Home or $\mathrm{Beg} / \mathrm{end}$ of line |

To enter a character using its ASCII number, hold the [ALT] key down while typing in the ASCII number on the key-pad.

Note that the keyboard command sequences do not work while in the pulldown menu mode

## Enter/Exit pull-Down Menu Mode

The PDK also provides a convenient system of pull-down menus to drive the editor.

General Pulldown Description
Command Command
[F10]
Enter pulldown window mode
[Esc] twice .............................Exit from pulldow window mode to edit mode

## Block Functions

| Control Command | Pulldown Command | Description |
| :---: | :---: | :---: |
| ${ }^{\wedge} \mathrm{K}^{\wedge}$ B...........Begin....................Begin block <br> $\wedge^{\wedge} \mathrm{K}^{\wedge} \mathrm{K} . . . . . . . .$. End $\qquad$ End block <br> $\wedge^{\wedge}{ }^{\wedge}$ C...........Copy $\qquad$ Copy block <br> $\wedge^{\wedge} \mathrm{K}^{\wedge} \mathrm{V}$ $\qquad$ Move $\qquad$ Move block <br> ^K^R...........Read $\qquad$ Read block <br> $\wedge^{\wedge}{ }^{\wedge}$ W $\qquad$ Write $\qquad$ Write block <br> $\wedge^{\wedge}{ }^{\wedge} \mathrm{Y}$ $\qquad$ Delete $\qquad$ Delete block <br> $\wedge^{\wedge}{ }^{\wedge} \mathrm{H}$ $\qquad$ Hide/show $\qquad$ Hide/display $\qquad$ Spell/check $\qquad$ Spell check |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

## Search Functions

Control Pulldown $\quad$ Description

Command Command
$\wedge^{\wedge} Q^{\wedge}$............Find ........................Find
${ }^{\wedge} \mathrm{Q}^{\wedge} \mathrm{A} . . . . . . .$. Find/Replace ....... Find and replace
${ }^{\wedge}$ L................Next........................Next Find or Find/Replace

## Go to Functions

| Control Command | Pulldown <br> Command | Description |
| :---: | :---: | :---: |
| $\wedge Q^{\wedge}$ R ...........T | Top of file . | Cursor to top of file |
| ${ }^{\wedge} \mathrm{Q}^{\wedge} \mathrm{C} . . . . . . . . . . \mathrm{E}$ | End of file. | ..Cursor to end of file |
| ${ }^{\wedge} \mathrm{Q}^{\wedge} \mathrm{B} . . . . . . . . . . \mathrm{B}$ | Begin block | Cursor to top of block |
| ${ }^{\wedge} \mathrm{Q}^{\wedge} \mathrm{K} . . . . . . . . . . \mathrm{E}$ | End block ... | ..Cursor to end of block |
| ${ }^{\wedge} \mathrm{O}^{\wedge} \mathrm{N}$.......... | Line ............ | ..Go to line number |
| $\wedge \mathrm{O}^{\wedge} \mathrm{I} . . . . . . . . . . . \mathrm{C}$ | Column ....... | . Go to column number |
| $\wedge Q^{\wedge} \mathrm{J} . . . . . . . . . . .$. | Go marker .. | .Go to marker number |
| $\wedge \mathrm{K}^{\wedge} \mathrm{M} . . . . . . . .$. S | Set marker.. | .Set marker number |

## Text format Functions

| Control Command | Pulldown Command | Description |
| :---: | :---: | :---: |
| $\wedge \mathrm{V}$.............Insert ..................Toggle insert mode |  |  |
| $\wedge{ }^{\wedge}$ ^W......... Word wrap ............Toggle word wrap |  |  |
| $\wedge \mathrm{Q}^{\wedge} \mathrm{I} . . . . . . . . .$. Auto indent ..........Toggle auto indent |  |  |
| $\wedge^{\wedge} \mathrm{O}^{\wedge} \mathrm{L} . . . . . . . .$. Left margin ......... Set left margin |  |  |
| ${ }^{\wedge} \mathrm{O}^{\wedge} \mathrm{R}$.......... Right margin........Set right margin |  |  |
| $\wedge K^{\wedge} \mathrm{T} . . . . . . . .$. Tab size...............Set tab spacing |  |  |
| $\wedge \mathrm{O}^{\wedge} \mathrm{S}$.......... Undo limit ...........Set undo limit |  |  |
|  | ave sett | Save text format |

## Window Functions

| Control Command | Pulldown Command | Description |
| :---: | :---: | :---: |
| ${ }^{\wedge} \mathrm{O}^{\wedge} \mathrm{G} . . . . . . . . .$. Select....................Select second window <br> ${ }^{\wedge} \mathrm{O}^{\wedge} \mathrm{O}$. $\qquad$ Open $\qquad$ second window <br> ${ }^{\wedge} \mathrm{O}^{\wedge} \mathrm{Y}$...........Close $\qquad$ |  |  |
|  |  |  |
|  |  |  |

## File Functions

| Control Command | Pulldown Command | Description |
| :---: | :---: | :---: |
| $\wedge \mathrm{K}^{\wedge} \mathrm{D} . . . . . . . . .$. Open ...................Close current and Open file |  |  |
|  |  |  |
| $\wedge \mathrm{K}^{\wedge} \mathrm{S}$..........Save ...................Save file |  |  |
| $\qquad$ save As. $\qquad$ Save file under another name$\qquad$ Directory $\qquad$ List directory |  |  |
|  |  |  |
| .................Logged dir..........Log directory of disk |  |  |
| .................Print...................Print file |  |  |
| ..................copY ...................Copy file |  |  |
| ..................Rename ...............Rename file |  |  |
| K^..............Erase...................Erase file |  |  |
|  |  |  |
| $\wedge \mathrm{K}^{\wedge} \mathrm{Q} . . . . . . . .$. Quit.....................Abandon file |  |  |

## Appendix B: Programming Support

Support as of Q2 1989. For additional information contact ICT or specific PLD programmer manufacturer.

## International CMOS Technology (408) 434-0678

|  | PDS-1 PEELTM Development System $\%$ |  |
| :--- | :--- | :--- |
| ICT Part Number | Software | Adapter |
| PEEL18CV8 | PDS-1 Software Version V1.20 or greater | Call ICT for PLCC Adapter |
| PEEL20CG10 | PDS-1 Software Version V3.20 or greater |  |
| PEEL22CV10 |  |  |
| PEEL22CV10Z |  |  |
| PEEL153 |  |  |
| PEEL253 | PDS-1 Software Version V2.20 or greater |  |
| PEEL173 |  |  |
| PEEL273 | PDS-1 Software Version V2.00 or greater |  |

Adams-MacDonald (408) 373-3607

|  | Sprint Plus $\%$ |
| :--- | :--- |
| ICT Part Number | Software |
| PEEL18CV8 | Version V3.10 |
| PEEL153 | Version V3.20 |
| PEEL253 |  |

## Advin Systems (408) 984-8600

|  | Sailor-PAL $\%$ |
| :--- | :--- |
| ICT Part Number | Software |
| PEEL18CV8 | Version 8.0 |
| PEEL22CV10 | Version 9.4 |

BP Microsystems (800) 225-2102

|  | PLD 1100 $\%$ |  |  |
| :--- | :--- | :---: | :---: |
| ICT Part Number | Software |  |  |
| PEEL18CV8 | Version 1.07 or greater |  |  |
| PEEL153 |  |  |  |
| PEEL253 |  |  |  |
| PEEL173 |  |  |  |
| PEEL273 | Please call BP Microsys |  |  |
| PEEL22CV10 |  |  |  |

* Systems and updates identifed by this symbol have been qualified by ICT for their ability to program the devices listed.
Contact ICT for information on systems not listed in this table.

Digelec (800) 367-8750, in California call (818) 887-3755

|  | Model 860 Programmer |
| :--- | :--- |
| ICT Part Number | Software |
| PEEL18CV8 | Version A-1.3 or greater |
| PEEL153 | Version A-1.4 or greater |
| PEEL173 | Version A-1.4 or greater |
| PEEL253 | Version A-1.4 or greater |
| PEEL273 | Version A-1.4 or greater |
| PEEL22CV10 | Please call Digelec |

DATA I/O (800) 426-1045

|  | Unisite 40 \% |  |  |
| :---: | :---: | :---: | :---: |
| ICT Part Number | Software | Family | Pinout |
| PEEL18CV8 | V1.4 or greater | 8D | 3A |
| PEEL20CG10 | V2.3 or greater |  | 56 |
| PEEL22CV10 |  |  | 28 |
| PEEL22CV10Z | V2.2 or greater |  | A3 |
| PEEL153 |  |  | 65 |
| PEEL253 |  |  | 85 |
| PEEL173 |  |  | 76 |
| PEEL273 |  |  | 86 |


|  | Model 29B Programmer * |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ICT Part Number | Module | Adapter/ Firmware | $\frac{\text { Family }}{8 \mathrm{D}}$ | Pinout |
| PEEL18CV8 | LogicPak ${ }^{\text {TM }}$ V04 | 303A-011A /V02 or greater |  | 3A |
| PEEL20CG10 |  | 303A-011A /V09 or greater |  | 56 |
| PEEL22CV10 |  | 303A-011A/ V06 or greater |  | 28 |
| PEEL22CV10Z |  |  |  | A3 |
| PEEL153 |  | 303A-011A/ V06 or greater |  | 65 |
| PEEL253 |  |  |  | 85 |
| PEEL173 |  | 303A-011A V04 or greater |  | 76 |
| PEEL273 |  |  |  | 86 |


|  | Model 60A * |  | Model 6OH <br> Firmware |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ICT Part Number | $\begin{aligned} & \text { Adapter } \\ & \hline \text { 360A-001 } \end{aligned}$ | Firmware Version V11 |  | Family | Pinout |
| PEEL18CV8 |  |  | Version V12 | 8D | 3A |
| PEEL20CG10 |  | Version V14 <br> (Summer <br> 1989 ) | Version V14 (Summer 1989) |  | 56 |
| PEEL22CV10 |  |  |  |  | 28 |
| PEEL22CV10 |  |  |  |  | A3 |
| PEEL153 |  | Please call Data I/O | Please call Data 1/O |  | 65 |
| PEEL253 |  |  |  |  | 85 |
| PEEL173 |  |  |  |  | 76 |
| PEEL273 |  |  |  |  | 86 |

INLAB (303) 460-0103

|  | Model 28U |
| :--- | :--- |
| ICT Part Number | Firmware |
| PEEL18CV8 | Version 11.02 or greater |
| PEEL22CV10 |  |
| PEEL153 |  |
| PEEL253 |  |
| PEEL173 |  |
| PEEL273 |  |

Kontron Electronics (800) 227-8834

|  | MPP-80S Portable Programmer with Universal Module UPMB | EPP-80 Base Programmer with Universal Module UPM/B |
| :---: | :---: | :---: |
| ICT Part Number | Firmware | Firmware |
| PEEL18CV8 | Version 2.1 or greater | Version 2.1 or greater |
| PEEL153 | Please call Kontron | Please call Kontron |
| PEEL253 |  |  |
| PEEL173 | Version 2.2 or greater | Version 2.2 or greater |
| PEEL273 |  |  |

## Logical Devices (305) 974-0975

|  | ALLPRO Programmer $\%$ |
| :--- | :--- |
| ICT Part Number | Software |
| PEEL18CV8 | Version 1.44 or greater $\%$ |
| PEEL20CG10 | Please call Logical Devices |
| PEEL22CV10 | Version 1.47c or greater |
| PEEL22CV10Z | Please call Logical Devices |
| PEEL153 | Version 1.47c or greater |
| PEEL253 | Please call Logical Devices |
| PEEL173 | Version 1.45 or greater $\%$ |
| PEEL273 |  |

## Stag Microsystems (408) 988-1118

|  | PPZ Programmer |  | ZL-30A Programmer |  |
| :---: | :---: | :---: | :---: | :---: |
| ICT Part Number | Module | Firmware | Module | Firmware |
| PEEL18CV8 | ZM2200 | Version 34 | 30A800 | Version 30A26 |
| PEEL153 |  | Version 37 |  | Version 30A32 |
| PEEL253 |  |  |  |  |
| PEEL173 |  |  |  |  |
| PEEL273 |  |  |  |  |
| PEEL22CV10 |  | Please call Stag |  | Please call Stag |

## System General (Taiwan) 886-2-7212613

|  | SGUP-85 $\%$ |
| :--- | :--- |
| ICT Part Number | Firmware |
| PEEL18CV8 | Version 3.0 or greater |
| PEEL22CV10 |  |
| PEEL22CV10Z | Version 3.1 or greater |
| PEEL153 |  |
| PEEL253 |  |
| PEEL173 |  |
| PEEL273 |  |

## PDS-1 PEEL ${ }^{\text {TM }}$ Development System

Features<br>- Development System for PEEL Devices<br>- Editor, logic assembler, translator, programmer, and tester all in one system<br>- Runs on PC-compatible computers<br>- Standard PLD Programmer Functions<br>- Program, Load, Verify, Secure<br>■ APEELTM Boolean Logic Assembler<br>- Supports all features of PEEL devices<br>- "PALASM*-like" equations<br>_ "ABEL*-like" macro cell definitions<br>- Logic simulation<br>- Translates Standard PLDs to PEEL Devices<br>- Loads PLD or reads JEDEC file<br>- Automatically translates to PEEL device<br>■ Built-in File Editor<br>- Edit source, JEDEC, or test-vector files<br>- Enhanced Logic-Test Capabilities<br>- Design verification with in socket<br>- Special features: step, loop, capture,<br>- Expandable and Accessible<br>- New support with software updates<br>- No copy protection

## General Description

The PEELTM Development System is a powerful, yet inexpensive, PC-based system for designing with PEEL (Programmable Electrically Erasable Logic) devices. The PDS-1 is a personal PLD work-station providing everything needed to implement your logic designs from concept to silicon. Several options for desiging with PEEL devices are available with the PDS-1. For example, an existing PLD design (i.e., PAL, GAL or EPLD JEDEC file) can be automatically translated and programmed into a PEEL device. Additionally, the translation capability allows you to use your present PLD logic assembler or compiler to design with PEEL devices.

To fully support the advanced features of PEEL devices, the PDS-1 also provides the tools needed to design from start to finish, including a built-in word processor for design entry and editing, the APEELTM boolean-logic assembler, a complete PEEL-device programmer and enhanced logic tester. The capabilities of the software-controlled programmer will be expanded as new devices are released by ICT. Registered owners are enrolled in the ICT software update service and receive programmer/development-software updates.


PDS-1, PEEL Development System



PEEL20CG10 Logic Array Diagram


PEEL22CV10 / PEEL22CV10Z Logic Array Diagram


## PEEL153 Logic Array Diagram




PEEL173 Logic Array Diagram


ICT North American
Sales

|  |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## Western Area Sales

2125 Lundy Avenue
San Jose, CA 95131
Tel: ...................... (408) 434-0678
Fax:
(408) 434-0688

## Central Area Sales

Barrington Pointe
2300 N. Barrington Road Suite 452
Hoffman Estates, IL 60195
Tel:
(312) 490-5389

FAX:
(312) 884-9423

## Eastern Area Sales

720 East Main Street
Moorestown, NJ 08057
Tel:
(609) 722-0442

FAX:
(609) 234-2308

## Sales Representatives

Alabama
Technology Marketing Associates
Huntsville
(205) 883-7893

## Arizona

Oasis Sales, Inc. . (602) 277-2714
California
Epsilon Marketing
Northern Calif. ...... (408) 241-8111
DynaRep, Inc.
Los Angeles
(805) 527-0072

Orange County:.... (714) 545-3255
Littlefield \& Smith
San Diego
(619) 455-0055

Colorado
Electrodyne
(303) 695-8903

Connecticut
Datatrack Engineering, Inc.
............................. (203) 271-1311

Florida
Technology Marketing Associates
Orlando $\qquad$ (407) 857-3760

Deerfield Beach.... (305) 427-1090
Largo
(813) 541-1591

Georgia
Technology Marketing Associates
(404) 446-3565

## Indiana

Electronic Sales \& Engineering
(317) 849-4260

## Illinois

Martan, Inc. .......... (312) 303-5660
lowa
Contact ICT .......... (312) 490-5389
Kansas
Contact ICT ......... (312) 490-5389

## Maine

Compass Technology, Inc.
(617) 933-3336

## Maryland

Conroy Sales Inc. (301) 296-2444
Massachusetts
Compass Technology, Inc.
(617) 933-3336

## Michigan

R.C. Nordstrom \& Company
(313) 559-7373

## Minnesota

George Russell \& Associates (612) 854-1166

## Missouri

Contact ICT
(312) 490-5389

## New Hampshire

Compass Technology, Inc.
(617) 933-3336

## New Jersey

Nexus Technology Sales, Inc.
North New Jersey. (201) 947-0151

[^2]Oasis Sales, Inc. .. (602) 277-2714
New York
Nexus Technology Sales, Inc.Metro NY(201) 947-0151
Pi'Tronics
NY State(315) 455-7346
North Carolina
Quantum Marketing
(919) 846-5728
Ohio
Thompson and AssociatesDayton(513) 435-7733
Beachwood ..... (216) 831-6277
Orient (614) 877-4304
Oregon
Contact ICT (408) 434-0678
Pennsylvania
Tritek Sales ..... (609) 429-1551
South Carolina
Quantum Marketing(704) 523-8822
Tennessee
Technology Marketing Associates
(205) 883-7893
TexasT.L. MarketingDallas(214) 484-6800
Austin ..... (512) 453-4586
Houston ..... (713) 589-2763

## Utah

Utah Component Sales, Inc.
(801) 268-8440

## Vermont

Compass Technology, Inc.
.............................(617) 933-3336
Washington
Contact ICT .......... (408) 434-0678
WisconsinMartan, Inc. .......... (414) 241-4955
CanadaBytewide MarketingMontreal(514) 636-4121
Ottawa ..... (613) 728-0031
Toronto (416) 675-1868

ICT North American
Distributor Network

| Alabama |  |
| :---: | :---: |
| Marshall Industries |  |
| Huntsville .............(205) | 881-9235 |
| Arizona |  |
| Marshall Industries |  |
| Phoenix................(602) | 496-0290 |
| California |  |
| Marshall Industries |  |
| El Monte...............(818) | 459-5500 |
| Chatsworth...........(818) | 407-4100 |
| Irvine ...................(714) | 458-5301 |
| San Diego ............(619) | 578-9600 |
| Rancho Cordova...(916) | 635-9700 |
| Milpitas................(408) | 942-4600 |

Western Microtechnology
Agoura Hills .......... (818) 356-0180
Orange..................(714) 637-0200
San Diego .............(619) 453-8430
Saratoga
(408) 725-1660

## Colorado

Marshall Industries
Thornton $\qquad$ (303) 451-8383

## Connecticut

Marshall Industries
Wallingford
(203) 265-3822

## Florida

Marshall Industries
Altamonte Springs (407) 767-8585
Ft. Lauderdale.......(305) 977-4880
St. Petersburg....... (813) 573-1399

## Georgia

Marshall Industries
Norcross.
(404) 923-5750

Illinois
Marshall Industries
Schaumburg.........(312) 490-0155

Indiana
Marshall Industries Indianapolis
(317) 297-0483

Kansas
Marshall Industries
Lenexa
(913) 492-3121

## Maryland

Marshall Industries Silver Springs (301) 622-1118

## Massachusetts

Marshall Industries
Wilmington
(508) 658-0810

Western Microtechnology
Burlington
(617) 273-2800

Michigan
Marshall Industries
Livonia
(313) 525-5850

Minnesota
Marshall Industries
Minneapolis $\qquad$ (612) 559-2211

Missouri
Marshall Industries
Bridgeton
(314) 291-4650

## New Jersey

Marshall Industries
Mt. Laurel
(609) 234-9100

Fairfield
(201) 882-0320

## New York

Marshall Industries
Hauppauge........... (516) 273-2424
Johnson City......... (607) 798-1611
Rochester............. (716) 235-7620
North Carolina
Marshall Industries
Raleigh
(919) 878-9882

Ohio
Marshall Industries
Dayton
(513) 898-4480

Westerville
(614) 891-7580

Solon
(216) 248-1788

Oregon
Marshall Industries
Beaverton.
(503) 644-5050

Western Microtechnology
Beaverton
(503) 629-2082

PennsIvania
Marshall Industries
Pittsburgh
(412) 963-0441

Texas
Marshall Industries
El Paso
(915) 593-0706

Carrollton...............(214) 233-5200
Houston................(713) 895-9200
Austin
(512) 837-1991

Brownsville ............(512) 542-4589
Insight Electronics
Austin.
(512) 467-0800

Ft. Worth
(817) 338-0800

Houston.................(713) 448-0800
Richardson............(214) 783-0800

## Utah

Marshall Industries
Salt Lake City.
(801) 485-1551

Washington
Marshall Industries
Bothell
(206) 486-5747

Western Microtechnology
Redmond.
(206) 881-6737

Wisconson
Marshall Industries
Waukesha
(414) 797-8400

Canada
Marshall Industries
Ontario
(416) 674-2161

Montreal
(514) 848-9112

Ottawa
(613) 564-0166

## ICT International Sales Representatives

## ICT European Sales

EMS, Ltd.
Cardinal Point
Newall Road
Heathrow TW6 2EX
England
Contact: Bob Critchlow
FAX: .....................44-1-564-7625

## West Germany

United Semiconductor
Engineering
(49) 89339292

Alfred Neye Enatechnik
(49) 41066120

## France

ASAP .......... (33) 16130438233
MISIL
(33) 145600021

United Kingdom
Sequoia Technololgy Limited (44) 0734311822

The Netherlands
Acal Auriema ........(31) 40816565
Denmark
PRC Components (45) 6623799
$\frac{\text { Norway }}{\text { Abemi A/S ................. } 472807200}$

Finland
Abemi Oy Ab ........ 35807556722

Italy
MicroELit S.P.A. ...... (39) 4817900
Belgium
Acal Auriema........ (32) 25236295
Spain
Anatronic, S.A. .............. 2424455
Switzerland
Inteltro AG
017414121
Sweden
Titan...
087549175
Israel
SegTec
972-3-556-7548
ICT Far East SalesExcel Associates Ltd.1502 Austin Tower,22-26A Austin Ave.Tsimshatsw, KowloonHong KongContact: Mauri MorinTel:037210900

Hong Kong, Korea, Singapore,
Excel Associates........ 037210900

## Tiawan

Jatron Electronics, Inc.
02-307-0152
Sertek International Inc.
02-501-0055
Australia
Reptechnic
621-436-3422
Japan
Motono International Co., Ltd.
03-404-5750
Tokyo Denshi Hanbai Co., Ltd.
03-348-3401
Sanei Electronic Industry Co., Ltd. .426-44-7338

Paltek Corporation .... 03-707-5455
Shin-Nichi Electronics Co., Ltd. 03-833-2431

PEEL ${ }^{\text {TM }}$ and APEEL ${ }^{\text {TM }}$ are trademarks of International CMOS Technology, Inc.
PAL® $®$ is a registered trademark of Advanced Micro Devices, Inc.
ABEL ${ }^{\text {TM }}$ is a trademark of DATA I/O Corporation
CUPL ${ }^{\text {TM }}$ is a trademark of Logical Devices



[^0]:    Assembly Completed...S=Simulation...Q=Quit..any other key to continue

[^1]:    C = Clock Pulse ( $0 \rightarrow 1$ )
    X = Don't Care

[^2]:    Tritek Sales
    South New Jersey (609) 429-1551

